
*** Running vivado
    with args -log display_demo_dvi.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_demo_dvi.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source display_demo_dvi.tcl -notrace
Command: synth_design -top display_demo_dvi -part xc7a200tsbg484-1 -incremental_mode off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26760
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1302.555 ; gain = 408.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_demo_dvi' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/demo/display_demo_dvi.sv:7]
INFO: [Synth 8-6157] synthesizing module 'display_clocks' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/display_clocks.sv:4]
	Parameter MULT_MASTER bound to: 37.125000 - type: double 
	Parameter DIV_MASTER bound to: 5 - type: integer 
	Parameter DIV_5X bound to: 2.000000 - type: double 
	Parameter DIV_1X bound to: 10 - type: integer 
	Parameter IN_PERIOD bound to: 10.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79972]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79972]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'display_clocks' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/display_clocks.sv:4]
INFO: [Synth 8-6157] synthesizing module 'display_timings' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/display_timings.sv:3]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter V_RES bound to: 720 - type: integer 
	Parameter H_FP bound to: 110 - type: integer 
	Parameter H_SYNC bound to: 40 - type: integer 
	Parameter H_BP bound to: 220 - type: integer 
	Parameter V_FP bound to: 5 - type: integer 
	Parameter V_SYNC bound to: 5 - type: integer 
	Parameter V_BP bound to: 20 - type: integer 
	Parameter H_POL bound to: 1 - type: integer 
	Parameter V_POL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_timings' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/display_timings.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_march' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/ray_march.sv:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_mult' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_mult' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mandelbulb_sdf' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mandelbulb_sdf.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_sdf_iteration' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_sdf_iteration.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mb_to_polar' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_to_polar' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_to_polar.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_arctan2' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_arctan2.sv:6]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_arctan2' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_arctan2.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_to_polar' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_to_polar.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_to_polar' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mb_dr_zr' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dr_zr' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/dr_zr.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_pow8' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-40904-DESKTOP-H9C91L2/realtime/mult_35_35_core_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_35_35_core' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-40904-DESKTOP-H9C91L2/realtime/mult_35_35_core_stub.v:5]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:27]
WARNING: [Synth 8-689] width (65) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:27]
WARNING: [Synth 8-689] width (70) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:28]
WARNING: [Synth 8-689] width (70) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:28]
WARNING: [Synth 8-689] width (70) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:29]
WARNING: [Synth 8-689] width (70) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_pow8' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:5]
INFO: [Synth 8-6157] synthesizing module 'approximate_multiplier' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:150]
INFO: [Synth 8-6155] done synthesizing module 'approximate_multiplier' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:150]
INFO: [Synth 8-6155] done synthesizing module 'dr_zr' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/dr_zr.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_dr_zr' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_to_cartesian' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_cartesian.sv:6]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_to_cartesian' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_to_cartesian.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_sin_cos' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-40904-DESKTOP-H9C91L2/realtime/mult_35_24_core_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_35_24_core' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-40904-DESKTOP-H9C91L2/realtime/mult_35_24_core_stub.v:5]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:82]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_sin_cos' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_to_cartesian' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_to_cartesian.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_to_cartesian' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_cartesian.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_sdf_iteration' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_sdf_iteration.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mb_log_dist' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_log_dist.sv:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cordic_inverse_number' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/cordic_inverse_number.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_MSB_index2' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_MSB_index2.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_MSB_index2' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_MSB_index2.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'cordic_inverse_number' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/cordic_inverse_number.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bkm_log2' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/bkm_log2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'bkm_log2' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/bkm_log2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mb_log_dist' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_log_dist.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'mandelbulb_sdf' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mandelbulb_sdf.sv:4]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'ray_march' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/ray_march.sv:5]
INFO: [Synth 8-6157] synthesizing module 'BRAM_to_HDMI' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/BRAM_to_HDMI.sv:5]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter V_RES bound to: 720 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-40904-DESKTOP-H9C91L2/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-40904-DESKTOP-H9C91L2/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_to_HDMI' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/BRAM_to_HDMI.sv:5]
INFO: [Synth 8-6157] synthesizing module 'dvi_generator' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/dvi_generator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder_dvi' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/tmds_encoder_dvi.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder_dvi' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/tmds_encoder_dvi.sv:3]
INFO: [Synth 8-6157] synthesizing module 'async_reset' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/async_reset.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'async_reset' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/async_reset.sv:3]
INFO: [Synth 8-6157] synthesizing module 'serializer_10to1' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/serializer_10to1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10to1' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/serializer_10to1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dvi_generator' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/dvi_generator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'display_demo_dvi' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/demo/display_demo_dvi.sv:7]
WARNING: [Synth 8-6014] Unused sequential element y_reg[27] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_arctan2.sv:80]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_reg_reg with 85100 registers
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[1][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[1][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[2][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[2][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[3][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[3][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[4][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[4][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[5][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[5][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[6][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[6][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[7][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[7][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[8][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[8][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[9][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[9][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[10][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[10][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[11][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[11][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[12][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[12][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[13][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[13][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[14][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[14][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[15][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[15][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[16][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[16][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[17][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[17][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[18][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[18][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[19][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[19][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[20][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[20][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[21][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[21][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[22][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[22][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[23][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[23][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[24][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[24][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[25][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[25][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[26][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[26][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[27][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[27][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[28][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[28][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[29][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[29][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[30][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[30][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[31][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[31][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[32][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[32][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[33][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[33][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[34][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[34][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[35][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[35][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[36][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[36][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[37][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[37][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[38][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[38][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[39][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[39][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[40][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[40][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[41][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[41][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[42][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[42][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[43][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[43][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[44][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[44][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[45][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[45][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[46][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[46][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[47][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[47][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[48][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[48][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[49][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_reg_reg with 33350 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_reg_reg with 96600 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  res_reg with 64400 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_out_reg with 10350 registers
WARNING: [Synth 8-3917] design display_demo_dvi has port hdmi_tx_rscl driven by constant 1
WARNING: [Synth 8-7129] Port lock in module BRAM_to_HDMI is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][64] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][63] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][62] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][61] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][60] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][59] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][58] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][57] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][56] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][55] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][54] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][53] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][52] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][51] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][50] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][49] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][48] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][47] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][46] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][45] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][44] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][43] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][42] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][41] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][40] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][39] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][38] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][37] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][36] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][35] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][34] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][33] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][32] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][31] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][30] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][29] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][28] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][27] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][26] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][25] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][24] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][23] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][22] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][21] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][20] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][19] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][18] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][17] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][16] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][15] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][14] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][13] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][12] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][11] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][10] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][9] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][8] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][7] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][6] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][5] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][4] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][3] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][2] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][1] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][0] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][64] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][63] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][62] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][61] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][60] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][59] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][58] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][57] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][56] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][55] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][54] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][53] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][52] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][51] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][50] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][49] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][48] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][47] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][46] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][45] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][44] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][43] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][42] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][41] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][40] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][39] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][38] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][37] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][36] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][35] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][34] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][33] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][32] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][31] in module mb_to_cartesian is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1631.137 ; gain = 736.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1631.137 ; gain = 736.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1631.137 ; gain = 736.668
---------------------------------------------------------------------------------

*** Running vivado
    with args -log display_demo_dvi.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_demo_dvi.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source display_demo_dvi.tcl -notrace
Command: synth_design -top display_demo_dvi -part xc7a200tsbg484-1 -incremental_mode off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41052
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1302.184 ; gain = 408.316
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_demo_dvi' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/demo/display_demo_dvi.sv:7]
INFO: [Synth 8-6157] synthesizing module 'display_clocks' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/display_clocks.sv:4]
	Parameter MULT_MASTER bound to: 37.125000 - type: double 
	Parameter DIV_MASTER bound to: 5 - type: integer 
	Parameter DIV_5X bound to: 2.000000 - type: double 
	Parameter DIV_1X bound to: 10 - type: integer 
	Parameter IN_PERIOD bound to: 10.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79972]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79972]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'display_clocks' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/display_clocks.sv:4]
INFO: [Synth 8-6157] synthesizing module 'display_timings' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/display_timings.sv:3]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter V_RES bound to: 720 - type: integer 
	Parameter H_FP bound to: 110 - type: integer 
	Parameter H_SYNC bound to: 40 - type: integer 
	Parameter H_BP bound to: 220 - type: integer 
	Parameter V_FP bound to: 5 - type: integer 
	Parameter V_SYNC bound to: 5 - type: integer 
	Parameter V_BP bound to: 20 - type: integer 
	Parameter H_POL bound to: 1 - type: integer 
	Parameter V_POL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_timings' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/display_timings.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ray_march' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/ray_march.sv:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_mult' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_mult' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:7]
INFO: [Synth 8-6157] synthesizing module 'mandelbulb_sdf' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mandelbulb_sdf.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_sdf_iteration' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_sdf_iteration.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mb_to_polar' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_to_polar' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_to_polar.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_arctan2' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_arctan2.sv:6]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_arctan2' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_arctan2.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_to_polar' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_to_polar.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_to_polar' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mb_dr_zr' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dr_zr' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/dr_zr.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_pow8' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-30292-DESKTOP-H9C91L2/realtime/mult_35_35_core_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_35_35_core' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-30292-DESKTOP-H9C91L2/realtime/mult_35_35_core_stub.v:5]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:27]
WARNING: [Synth 8-689] width (65) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:27]
WARNING: [Synth 8-689] width (70) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:28]
WARNING: [Synth 8-689] width (70) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:28]
WARNING: [Synth 8-689] width (70) of port connection 'A' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:29]
WARNING: [Synth 8-689] width (70) of port connection 'B' does not match port width (35) of module 'mult_35_35_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_pow8' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_pow8.sv:5]
INFO: [Synth 8-6157] synthesizing module 'approximate_multiplier' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:150]
INFO: [Synth 8-6155] done synthesizing module 'approximate_multiplier' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:150]
INFO: [Synth 8-6155] done synthesizing module 'dr_zr' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/dr_zr.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_dr_zr' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mb_to_cartesian' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_cartesian.sv:6]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_to_cartesian' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_to_cartesian.sv:5]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_sin_cos' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-30292-DESKTOP-H9C91L2/realtime/mult_35_24_core_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mult_35_24_core' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-30292-DESKTOP-H9C91L2/realtime/mult_35_24_core_stub.v:5]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:82]
WARNING: [Synth 8-689] width (65) of port connection 'A' does not match port width (35) of module 'mult_35_24_core' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_sin_cos' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_to_cartesian' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_to_cartesian.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'mb_to_cartesian' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_cartesian.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'mb_sdf_iteration' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_sdf_iteration.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mb_log_dist' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_log_dist.sv:5]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
INFO: [Synth 8-6157] synthesizing module 'cordic_inverse_number' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/cordic_inverse_number.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fixedpoint_MSB_index2' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_MSB_index2.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'fixedpoint_MSB_index2' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_MSB_index2.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'cordic_inverse_number' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/cordic_inverse_number.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bkm_log2' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/bkm_log2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'bkm_log2' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/bkm_log2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mb_log_dist' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_log_dist.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'mandelbulb_sdf' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mandelbulb_sdf.sv:4]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'ray_march' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/ray_march.sv:5]
INFO: [Synth 8-6157] synthesizing module 'BRAM_to_HDMI' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/BRAM_to_HDMI.sv:5]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter V_RES bound to: 720 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-30292-DESKTOP-H9C91L2/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/.Xil/Vivado-30292-DESKTOP-H9C91L2/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_to_HDMI' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/BRAM_to_HDMI.sv:5]
INFO: [Synth 8-6157] synthesizing module 'dvi_generator' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/dvi_generator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder_dvi' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/tmds_encoder_dvi.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder_dvi' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/tmds_encoder_dvi.sv:3]
INFO: [Synth 8-6157] synthesizing module 'async_reset' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/async_reset.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'async_reset' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/async_reset.sv:3]
INFO: [Synth 8-6157] synthesizing module 'serializer_10to1' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/serializer_10to1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10to1' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/serializer_10to1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dvi_generator' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/dvi_generator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'display_demo_dvi' (0#1) [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/rtl/demo/display_demo_dvi.sv:7]
WARNING: [Synth 8-6014] Unused sequential element y_reg[27] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_arctan2.sv:80]
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_reg_reg with 85100 registers
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[0][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[1][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[1][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[2][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[2][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[3][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[3][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[4][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[4][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[5][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[5][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[6][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[6][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[7][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[7][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[8][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[8][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[9][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[9][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[10][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[10][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[11][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[11][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[12][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[12][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[13][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[13][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[14][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[14][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[15][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[15][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[16][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[16][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[17][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[17][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[18][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[18][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[19][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[19][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[20][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[20][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[21][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[21][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[22][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[22][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[23][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[23][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[24][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[24][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[25][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[25][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[26][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[26][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[27][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[27][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[28][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[28][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[29][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[29][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[30][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[30][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[31][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[31][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[32][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[32][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[33][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[33][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[34][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[34][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[35][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[35][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[36][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[36][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[37][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[37][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[38][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[38][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[39][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[39][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[40][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[40][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[41][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[41][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[42][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[42][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[43][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[43][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[44][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[44][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[45][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[45][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[46][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[46][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[47][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[47][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[48][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[48][phi] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
WARNING: [Synth 8-6014] Unused sequential element msg_reg_reg[49][theta] was removed.  [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_to_polar.sv:27]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_reg_reg with 33350 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_reg_reg with 96600 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  res_reg with 64400 registers
WARNING: [Synth 8-11357] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  msg_out_reg with 10350 registers
WARNING: [Synth 8-3917] design display_demo_dvi has port hdmi_tx_rscl driven by constant 1
WARNING: [Synth 8-7129] Port lock in module BRAM_to_HDMI is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][64] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][63] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][62] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][61] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][60] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][59] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][58] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][57] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][56] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][55] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][54] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][53] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][52] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][51] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][50] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][49] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][48] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][47] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][46] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][45] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][44] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][43] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][42] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][41] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][40] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][39] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][38] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][37] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][36] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][35] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][34] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][33] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][32] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][31] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][30] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][29] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][28] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][27] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][26] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][25] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][24] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][23] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][22] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][21] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][20] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][19] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][18] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][17] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][16] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][15] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][14] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][13] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][12] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][11] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][10] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][9] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][8] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][7] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][6] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][5] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][4] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][3] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][2] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][1] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[x_iter][0] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][64] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][63] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][62] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][61] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][60] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][59] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][58] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][57] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][56] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][55] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][54] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][53] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][52] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][51] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][50] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][49] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][48] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][47] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][46] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][45] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][44] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][43] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][42] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][41] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][40] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][39] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][38] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][37] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][36] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][35] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][34] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][33] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][32] in module mb_to_cartesian is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[y_iter][31] in module mb_to_cartesian is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1630.305 ; gain = 736.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1630.305 ; gain = 736.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1630.305 ; gain = 736.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2902.609 ; gain = 91.613
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bth/framebuffer'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'bth/framebuffer'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc1/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/tc/tc/sc2/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc1/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/tc/tc/sc2/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc1/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/tc/tc/sc2/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_inv_two_pi'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_inv_two_pi'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_scale_factor'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_24_core_1/mult_35_24_core/mult_35_24_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/tc/tc/sc2/times_scale_factor'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_1'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_1'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_2'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_2'
Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_3'
Finished Parsing XDC File [c:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.gen/sources_1/ip/mult_35_35_core_1/mult_35_35_core/mult_35_35_core_in_context.xdc] for cell 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_3'
Parsing XDC File [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
Finished Parsing XDC File [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/constrs_1/imports/Downloads/Nexys-Video-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_demo_dvi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_demo_dvi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 4480.621 ; gain = 653.754
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.753 . Memory (MB): peak = 4484.395 ; gain = 2.902
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4484.418 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bth/framebuffer' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_1/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_2/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_3/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_1' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_2' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/dr_zr/drzr/p8/pw2_3' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc1/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc1/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc1/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc2/times_inv_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc2/times_scale_factor' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'raymarcher/ss/msdi_4/tc/tc/sc2/times_two_pi' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:31 ; elapsed = 00:02:40 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:31 ; elapsed = 00:02:40 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:51 ; elapsed = 00:03:13 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   65 Bit       Adders := 883   
	   2 Input   65 Bit       Adders := 570   
	   2 Input   42 Bit       Adders := 16    
	   2 Input   37 Bit       Adders := 8     
	   2 Input   36 Bit       Adders := 27    
	   2 Input   35 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 15    
	   8 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	  10 Input    5 Bit       Adders := 3     
	  12 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	              130 Bit    Registers := 144   
	               65 Bit    Registers := 14773 
	               42 Bit    Registers := 16    
	               37 Bit    Registers := 8     
	               36 Bit    Registers := 62    
	               35 Bit    Registers := 2     
	               34 Bit    Registers := 8     
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 829   
	               19 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1674  
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 58    
	                6 Bit    Registers := 841   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 850   
+---Multipliers : 
	              65x65  Multipliers := 18    
+---Muxes : 
	   2 Input   65 Bit        Muxes := 1356  
	   4 Input   65 Bit        Muxes := 16    
	   2 Input   36 Bit        Muxes := 35    
	   2 Input   35 Bit        Muxes := 8     
	   2 Input   34 Bit        Muxes := 16    
	   2 Input   33 Bit        Muxes := 17    
	   2 Input   32 Bit        Muxes := 19    
	   2 Input   31 Bit        Muxes := 17    
	   2 Input   30 Bit        Muxes := 17    
	   2 Input   29 Bit        Muxes := 16    
	   2 Input   28 Bit        Muxes := 16    
	   2 Input   27 Bit        Muxes := 16    
	   2 Input   26 Bit        Muxes := 16    
	   2 Input   25 Bit        Muxes := 16    
	   2 Input   24 Bit        Muxes := 16    
	   2 Input   23 Bit        Muxes := 16    
	   2 Input   22 Bit        Muxes := 16    
	   2 Input   21 Bit        Muxes := 16    
	   2 Input   20 Bit        Muxes := 36    
	   2 Input   19 Bit        Muxes := 16    
	   2 Input   18 Bit        Muxes := 16    
	   2 Input   17 Bit        Muxes := 16    
	   2 Input   16 Bit        Muxes := 19    
	   2 Input   15 Bit        Muxes := 16    
	   2 Input   14 Bit        Muxes := 16    
	   2 Input   13 Bit        Muxes := 16    
	   2 Input   12 Bit        Muxes := 16    
	   2 Input   11 Bit        Muxes := 18    
	   2 Input   10 Bit        Muxes := 25    
	   5 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 52    
	   2 Input    8 Bit        Muxes := 18    
	   2 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 20    
	   3 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 52    
	   3 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[7]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[6]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[5]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[4]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[3]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[2]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[1]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fmatan2scale/M_reg[0]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP fmatan2scale/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: Generating DSP fmatan2scale/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: Generating DSP fmatan2scale/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: Generating DSP fmatan2scale/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: Generating DSP fmatan2scale/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/.
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/.
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/.
DSP Report: Generating DSP fmatan2scale/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: Generating DSP fmatan2scale/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[5] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: Generating DSP fmatan2scale/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[6] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[5] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: Generating DSP fmatan2scale/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[0].
DSP Report: Generating DSP fmatan2scale/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[1].
DSP Report: Generating DSP fmatan2scale/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[2].
DSP Report: Generating DSP fmatan2scale/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[0] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[3].
DSP Report: Generating DSP fmatan2scale/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/.
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/.
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/.
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/.
DSP Report: Generating DSP fmatan2scale/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[1] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[4].
DSP Report: Generating DSP fmatan2scale/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[2] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[5] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[5].
DSP Report: Generating DSP fmatan2scale/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[3] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[4] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[6] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: register fmatan2scale/M_reg[5] is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[6].
DSP Report: operator fmatan2scale/ is absorbed into DSP fmatan2scale/M_reg[6].
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst3/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst2/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'approxmult_dst1/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst1/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/.
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/.
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[5] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[6] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[5] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[0] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst1/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/.
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/.
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/.
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[1] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[2] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[5] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst1/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[3] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[4] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[6] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: register approxmult_dst1/fm/M_reg[5] is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: operator approxmult_dst1/fm/ is absorbed into DSP approxmult_dst1/fm/M_reg[6].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst2/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/.
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/.
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[5] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[6] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[5] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[0] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst2/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/.
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/.
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/.
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[1] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[2] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[5] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst2/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[3] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[4] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[6] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: register approxmult_dst2/fm/M_reg[5] is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: operator approxmult_dst2/fm/ is absorbed into DSP approxmult_dst2/fm/M_reg[6].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[1], operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst3/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/.
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/.
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[5] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[6] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[5] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[0].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[1].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[2].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[0] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[3].
DSP Report: Generating DSP approxmult_dst3/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/.
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/.
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/.
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[1] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[4].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[2] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[5] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[5].
DSP Report: Generating DSP approxmult_dst3/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[3] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[4] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[6] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: register approxmult_dst3/fm/M_reg[5] is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: operator approxmult_dst3/fm/ is absorbed into DSP approxmult_dst3/fm/M_reg[6].
DSP Report: Generating DSP bth/addrb0, operation Mode is: C+A*(B:0x500).
DSP Report: operator bth/addrb0 is absorbed into DSP bth/addrb0.
DSP Report: operator bth/addrb1 is absorbed into DSP bth/addrb0.
WARNING: [Synth 8-3917] design display_demo_dvi has port hdmi_tx_rscl driven by constant 1
INFO: [Synth 8-4471] merging register 'msg_reg_reg[0][dr][64:0]' into 'drzr/dr_reg_reg[0][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[1][dr][64:0]' into 'drzr/dr_reg_reg[1][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[2][dr][64:0]' into 'drzr/dr_reg_reg[2][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[3][dr][64:0]' into 'drzr/dr_reg_reg[3][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[4][dr][64:0]' into 'drzr/dr_reg_reg[4][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[5][dr][64:0]' into 'drzr/dr_reg_reg[5][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[6][dr][64:0]' into 'drzr/dr_reg_reg[6][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[7][dr][64:0]' into 'drzr/dr_reg_reg[7][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[8][dr][64:0]' into 'drzr/dr_reg_reg[8][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[9][dr][64:0]' into 'drzr/dr_reg_reg[9][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[10][dr][64:0]' into 'drzr/dr_reg_reg[10][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[11][dr][64:0]' into 'drzr/dr_reg_reg[11][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[12][dr][64:0]' into 'drzr/dr_reg_reg[12][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[13][dr][64:0]' into 'drzr/dr_reg_reg[13][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[14][dr][64:0]' into 'drzr/dr_reg_reg[14][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[15][dr][64:0]' into 'drzr/dr_reg_reg[15][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[16][dr][64:0]' into 'drzr/dr_reg_reg[16][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[17][dr][64:0]' into 'drzr/dr_reg_reg[17][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[18][dr][64:0]' into 'drzr/dr_reg_reg[18][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/p8/res_reg[46] )
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][17]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__4'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][17]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__4'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][17]__3' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__4'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][17]__4' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][17]__2' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][17]__1 )
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][17]__1' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[1][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][17]__2' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][17]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[2][17]__1' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (valid2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[1][64] )
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[50]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[51]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[51]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[52]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[52]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[53]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[53]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[54]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[54]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[55]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[55]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[56]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[56]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[57]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[57]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[58]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[58]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[59]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[59]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[60]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[60]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[61]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[61]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[62]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[62]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[63]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[63]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[64]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/reg_num1_reg[64] )
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][16]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][0]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][1]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][2]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][3]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][4]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][5]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][6]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][7]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][8]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][9]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][10]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][11]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][12]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][13]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][17]__1 )
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][0]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][1]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][2]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][3]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][4]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][5]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][6]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][7]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][8]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][9]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][10]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][11]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][12]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][13]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[2][17]__2' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[2][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/approxmult_drzr/fm/M_reg[0][17]__1 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[3][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\drzr/zr_out_reg[4][64] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'res_reg[zr][46]' (FDE) to 'res_reg[zr][47]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][47]' (FDE) to 'res_reg[zr][48]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][48]' (FDE) to 'res_reg[zr][49]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][49]' (FDE) to 'res_reg[zr][50]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][50]' (FDE) to 'res_reg[zr][51]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][51]' (FDE) to 'res_reg[zr][52]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][52]' (FDE) to 'res_reg[zr][53]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][53]' (FDE) to 'res_reg[zr][54]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][54]' (FDE) to 'res_reg[zr][55]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][55]' (FDE) to 'res_reg[zr][56]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][56]' (FDE) to 'res_reg[zr][57]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][57]' (FDE) to 'res_reg[zr][58]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][58]' (FDE) to 'res_reg[zr][59]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][59]' (FDE) to 'res_reg[zr][60]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][60]' (FDE) to 'res_reg[zr][61]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][61]' (FDE) to 'res_reg[zr][62]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][62]' (FDE) to 'res_reg[zr][63]'
INFO: [Synth 8-3886] merging instance 'res_reg[zr][63]' (FDE) to 'res_reg[zr][64]'
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'msg_reg_reg[0][dr][64:0]' into 'drzr/dr_reg_reg[0][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[1][dr][64:0]' into 'drzr/dr_reg_reg[1][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[2][dr][64:0]' into 'drzr/dr_reg_reg[2][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[3][dr][64:0]' into 'drzr/dr_reg_reg[3][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[4][dr][64:0]' into 'drzr/dr_reg_reg[4][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[5][dr][64:0]' into 'drzr/dr_reg_reg[5][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[6][dr][64:0]' into 'drzr/dr_reg_reg[6][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[7][dr][64:0]' into 'drzr/dr_reg_reg[7][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[8][dr][64:0]' into 'drzr/dr_reg_reg[8][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[9][dr][64:0]' into 'drzr/dr_reg_reg[9][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[10][dr][64:0]' into 'drzr/dr_reg_reg[10][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[11][dr][64:0]' into 'drzr/dr_reg_reg[11][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[12][dr][64:0]' into 'drzr/dr_reg_reg[12][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[13][dr][64:0]' into 'drzr/dr_reg_reg[13][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[14][dr][64:0]' into 'drzr/dr_reg_reg[14][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[15][dr][64:0]' into 'drzr/dr_reg_reg[15][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[16][dr][64:0]' into 'drzr/dr_reg_reg[16][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[17][dr][64:0]' into 'drzr/dr_reg_reg[17][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[18][dr][64:0]' into 'drzr/dr_reg_reg[18][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][17]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__4'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][17]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__4'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][17]__3' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__4'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][17]__4' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][17]__2' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][17]__1' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[1][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][17]__2' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[1][17]' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[2][17]__1' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[2][17]__2'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[50]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[51]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[51]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[52]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[52]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[53]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[53]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[54]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[54]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[55]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[55]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[56]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[56]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[57]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[57]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[58]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[58]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[59]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[59]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[60]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[60]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[61]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[61]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[62]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[62]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[63]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/reg_num1_reg[63]' (FDE) to 'drzr/approxmult_drzr/fm/reg_num1_reg[64]'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][16]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][0]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][1]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][2]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][3]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Synth 8-3886] merging instance 'drzr/approxmult_drzr/fm/M_reg[0][4]__0' (FDE) to 'drzr/approxmult_drzr/fm/M_reg[0][17]__1'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'msg_reg_reg[0][dr][64:0]' into 'drzr/dr_reg_reg[0][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[1][dr][64:0]' into 'drzr/dr_reg_reg[1][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[2][dr][64:0]' into 'drzr/dr_reg_reg[2][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[3][dr][64:0]' into 'drzr/dr_reg_reg[3][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[4][dr][64:0]' into 'drzr/dr_reg_reg[4][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[5][dr][64:0]' into 'drzr/dr_reg_reg[5][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[6][dr][64:0]' into 'drzr/dr_reg_reg[6][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[7][dr][64:0]' into 'drzr/dr_reg_reg[7][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[8][dr][64:0]' into 'drzr/dr_reg_reg[8][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[9][dr][64:0]' into 'drzr/dr_reg_reg[9][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[10][dr][64:0]' into 'drzr/dr_reg_reg[10][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[11][dr][64:0]' into 'drzr/dr_reg_reg[11][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[12][dr][64:0]' into 'drzr/dr_reg_reg[12][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[13][dr][64:0]' into 'drzr/dr_reg_reg[13][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[14][dr][64:0]' into 'drzr/dr_reg_reg[14][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[15][dr][64:0]' into 'drzr/dr_reg_reg[15][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[16][dr][64:0]' into 'drzr/dr_reg_reg[16][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[17][dr][64:0]' into 'drzr/dr_reg_reg[17][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
INFO: [Synth 8-4471] merging register 'msg_reg_reg[18][dr][64:0]' into 'drzr/dr_reg_reg[18][64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/mb_dr_zr.sv:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[7]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[6]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[5]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[4]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[3]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[2]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[1]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'drzr/approxmult_drzr/fm/M_reg[0]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[0], operation Mode is: (A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[0].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[1].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[2].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[0] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[3].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/.
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[1] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[4].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[2] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[5].
DSP Report: Generating DSP drzr/approxmult_drzr/fm/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[3] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[4] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[6] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: register drzr/approxmult_drzr/fm/M_reg[5] is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
DSP Report: operator drzr/approxmult_drzr/fm/ is absorbed into DSP drzr/approxmult_drzr/fm/M_reg[6].
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[1]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[0]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[4]' and it is trimmed from '65' to '38' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
WARNING: [Synth 8-3936] Found unconnected internal register 'res_reg[2]' and it is trimmed from '65' to '32' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_sin_cos.sv:73]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'leadingone/n2_reg' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_MSB_index2.sv:19]
WARNING: [Synth 8-3936] Found unconnected internal register 'n2_reg' and it is trimmed from '65' to '64' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/fixedpoint_MSB_index2.sv:19]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'fm2/reg_num2_reg[64:0]' into 'fm1/reg_num2_reg[64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:29]
INFO: [Synth 8-4471] merging register 'fm3/reg_num2_reg[64:0]' into 'fm1/reg_num2_reg[64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:29]
INFO: [Synth 8-4471] merging register 'msg_out_reg[1][rayd_x][64:0]' into 'fm1/reg_num1_reg[64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/ray_march.sv:115]
INFO: [Synth 8-4471] merging register 'msg_out_reg[1][rayd_y][64:0]' into 'fm2/reg_num1_reg[64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/ray_march.sv:115]
INFO: [Synth 8-4471] merging register 'msg_out_reg[1][rayd_z][64:0]' into 'fm3/reg_num1_reg[64:0]' [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/imports/new/ray_march.sv:115]
WARNING: [Synth 8-3936] Found unconnected internal register 'fm3/M_reg[7]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
WARNING: [Synth 8-3936] Found unconnected internal register 'fm3/M_reg[6]' and it is trimmed from '130' to '97' bits. [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.srcs/sources_1/new/approximate_multiplier.sv:30]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP fm1/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: Generating DSP fm1/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: Generating DSP fm1/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: Generating DSP fm1/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: Generating DSP fm1/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: Generating DSP fm1/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: Generating DSP fm1/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: Generating DSP fm1/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[6] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: Generating DSP fm1/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[0].
DSP Report: Generating DSP fm1/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[1].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[1].
DSP Report: Generating DSP fm1/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[2].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[2].
DSP Report: Generating DSP fm1/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[3].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[3].
DSP Report: Generating DSP fm1/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: operator fm1/ is absorbed into DSP fm1/.
DSP Report: Generating DSP fm1/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[4].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[4].
DSP Report: Generating DSP fm1/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[5].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[5].
DSP Report: Generating DSP fm1/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[6] is absorbed into DSP fm1/M_reg[6].
DSP Report: register fm1/M_reg[5] is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: operator fm1/ is absorbed into DSP fm1/M_reg[6].
DSP Report: Generating DSP fm2/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: Generating DSP fm2/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: Generating DSP fm2/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: Generating DSP fm2/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: Generating DSP fm2/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: Generating DSP fm2/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: Generating DSP fm2/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: Generating DSP fm2/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[6] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: Generating DSP fm2/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[0].
DSP Report: Generating DSP fm2/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[1].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[1].
DSP Report: Generating DSP fm2/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[2].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[2].
DSP Report: Generating DSP fm2/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[0] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[3].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[3].
DSP Report: Generating DSP fm2/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: operator fm2/ is absorbed into DSP fm2/.
DSP Report: Generating DSP fm2/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm2/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[4].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[4].
DSP Report: Generating DSP fm2/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[2] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[5].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[5].
DSP Report: Generating DSP fm2/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm2/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[6] is absorbed into DSP fm2/M_reg[6].
DSP Report: register fm2/M_reg[5] is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: operator fm2/ is absorbed into DSP fm2/M_reg[6].
DSP Report: Generating DSP fm3/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: Generating DSP fm3/M_reg[1], operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: Generating DSP fm3/M_reg[2], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: Generating DSP fm3/M_reg[3], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: Generating DSP fm3/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: Generating DSP fm3/M_reg[4], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: Generating DSP fm3/M_reg[5], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: Generating DSP fm3/M_reg[6], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[6] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
DSP Report: Generating DSP fm3/M_reg[0], operation Mode is: (A2*B2)'.
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[0].
DSP Report: Generating DSP fm3/M_reg[1], operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[1].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[1].
DSP Report: Generating DSP fm3/M_reg[2], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[2].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[2].
DSP Report: Generating DSP fm3/M_reg[3], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[0] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[3].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[3].
DSP Report: Generating DSP fm3/, operation Mode is: PCIN+(A''*B'')'.
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: operator fm3/ is absorbed into DSP fm3/.
DSP Report: Generating DSP fm3/M_reg[4], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm1/M_reg[1] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[4].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[4].
DSP Report: Generating DSP fm3/M_reg[5], operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register fm1/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[2] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[5].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[5].
DSP Report: Generating DSP fm3/M_reg[6], operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register fm3/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[3] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm1/M_reg[4] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[6] is absorbed into DSP fm3/M_reg[6].
DSP Report: register fm3/M_reg[5] is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
DSP Report: operator fm3/ is absorbed into DSP fm3/M_reg[6].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:25 ; elapsed = 00:05:12 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------+------------+---------------+----------------+
|Module Name      | RTL Object | Depth x Width | Implemented As | 
+-----------------+------------+---------------+----------------+
|BRAM_to_HDMI     | rgb_table  | 32x8          | LUT            | 
|display_demo_dvi | p_0_out    | 32x8          | LUT            | 
+-----------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|display_demo_dvi         | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B2)')'     | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B2)')'     | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|BRAM_to_HDMI             | C+A*(B:0x500)         | 16     | 12     | 16     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B2)')'     | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B2)')'     | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B2)')'     | 18     | 14     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (A2*B'')'             | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A2*B'')'  | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A2*B2)')'      | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 14     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A2*B2)'              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN>>17)+(A2*B2)'   | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'       | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17)+(A''*B'')' | 18     | 14     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'    | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:41 ; elapsed = 00:05:47 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:38 ; elapsed = 00:07:49 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:00 ; elapsed = 00:09:35 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:34 ; elapsed = 00:10:42 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:34 ; elapsed = 00:10:42 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:53 ; elapsed = 00:11:25 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:53 ; elapsed = 00:11:25 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:54 ; elapsed = 00:11:28 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:55 ; elapsed = 00:11:29 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/act1/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/act1/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/act1/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/act1/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/act1/out_valid_reg_reg[36]                   | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/act2/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/act2/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/act2/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/act2/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/act2/out_valid_reg_reg[36]                   | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/phi_reg_reg[37][61]                          | 37     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/tp/z_reg_reg[36][64]                            | 38     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/msg_reg_reg[73][epsilon][64]                    | 75     | 623   | NO           | NO                 | NO                | 0      | 1869    | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/msg_reg_reg[73][r][64]                          | 75     | 65    | NO           | NO                 | YES               | 0      | 195     | 
|display_demo_dvi | raymarcher/ss/msdi_1/tp/msg_reg_reg[73][steps][5]                       | 74     | 7     | NO           | NO                 | YES               | 0      | 21      | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/msg_reg_reg[28][pos_y][64]                   | 29     | 701   | NO           | NO                 | NO                | 0      | 701     | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/drzr/p8/out_valid_reg_reg[18]                | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/drzr/dr_reg_reg[17][33]                      | 18     | 34    | NO           | NO                 | YES               | 0      | 34      | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]         | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/drzr/dr_reg_reg[18][64]                      | 19     | 31    | NO           | NO                 | YES               | 0      | 31      | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]__0      | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][49]         | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][33]         | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/msg_reg_reg[28][dr][64]                      | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/drzr/zr_out_reg[10][37]                      | 9      | 35    | NO           | NO                 | NO                | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/drzr/approxmult_drzr/fm/reg_out_valid_reg[8] | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/dr_zr/msg_reg_reg[28][threshold]                   | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/tc/sc1/x_reg[0][37]                             | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/tc/sc1/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/tc/sc1/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/tc/sc1/cos_sign_reg[33]                         | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/tc/sc2/scale_res_reg[9][37]                     | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/tc/sc2/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/tc/sc2/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/tc/sc2/cos_sign_reg[33]                         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/tc/out_rcos_reg[42][64]                         | 42     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/tc/phi_reg_reg[41][64]                          | 42     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/msg_reg_reg[83][pos_x][64]                      | 84     | 195   | NO           | NO                 | YES               | 0      | 585     | 
|display_demo_dvi | raymarcher/ss/msdi_1/tc/msg_reg_reg[83][r][64]                          | 84     | 500   | NO           | NO                 | NO                | 0      | 1500    | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/act1/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/act1/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/act1/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/act1/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/act1/out_valid_reg_reg[36]                   | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/act2/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/act2/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/act2/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/act2/out_valid_reg_reg[36]                   | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/phi_reg_reg[37][61]                          | 37     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/tp/z_reg_reg[36][64]                            | 37     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/msg_reg_reg[73][epsilon][64]                    | 74     | 623   | NO           | NO                 | NO                | 0      | 1869    | 
|display_demo_dvi | raymarcher/ss/msdi_2/tp/msg_reg_reg[73][r][64]                          | 74     | 72    | NO           | NO                 | YES               | 0      | 216     | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][pos_x][64]                   | 29     | 701   | NO           | NO                 | NO                | 0      | 701     | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/drzr/p8/out_valid_reg_reg[18]                | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/drzr/dr_reg_reg[17][33]                      | 18     | 34    | NO           | NO                 | YES               | 0      | 34      | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]         | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/drzr/dr_reg_reg[18][64]                      | 19     | 31    | NO           | NO                 | YES               | 0      | 31      | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]__0      | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][49]         | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][33]         | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][dr][64]                      | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/drzr/zr_out_reg[10][37]                      | 9      | 35    | NO           | NO                 | NO                | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/drzr/approxmult_drzr/fm/reg_out_valid_reg[8] | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/dr_zr/msg_reg_reg[28][threshold]                   | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/tc/sc1/x_reg[0][37]                             | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/tc/sc1/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/tc/sc1/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/tc/sc1/cos_sign_reg[33]                         | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/tc/sc2/scale_res_reg[9][37]                     | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/tc/sc2/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/tc/sc2/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/tc/sc2/cos_sign_reg[33]                         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/tc/out_rcos_reg[42][64]                         | 42     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/tc/phi_reg_reg[41][64]                          | 42     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/msg_reg_reg[83][rayd_y][64]                     | 84     | 500   | NO           | NO                 | NO                | 0      | 1500    | 
|display_demo_dvi | raymarcher/ss/msdi_2/tc/msg_reg_reg[83][pos_y][64]                      | 84     | 195   | NO           | NO                 | YES               | 0      | 585     | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/act1/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/act1/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/act1/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/act1/out_valid_reg_reg[36]                   | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/act2/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/act2/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/act2/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/act2/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/act2/out_valid_reg_reg[36]                   | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/phi_reg_reg[37][61]                          | 37     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/tp/z_reg_reg[36][64]                            | 37     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/msg_reg_reg[73][epsilon][64]                    | 74     | 623   | NO           | NO                 | NO                | 0      | 1869    | 
|display_demo_dvi | raymarcher/ss/msdi_3/tp/msg_reg_reg[73][r][64]                          | 74     | 72    | NO           | NO                 | YES               | 0      | 216     | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[28][epsilon][64]                 | 29     | 701   | NO           | NO                 | NO                | 0      | 701     | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/drzr/p8/out_valid_reg_reg[18]                | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/drzr/zr_out_reg[10][37]                      | 9      | 35    | NO           | NO                 | NO                | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[17][dr][33]                      | 18     | 34    | NO           | NO                 | YES               | 0      | 34      | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]         | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[18][dr][64]                      | 19     | 31    | NO           | NO                 | YES               | 0      | 31      | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]__0      | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][49]         | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][33]         | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[28][dr][64]                      | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/drzr/approxmult_drzr/fm/reg_out_valid_reg[8] | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/dr_zr/msg_reg_reg[28][threshold]                   | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/tc/sc1/x_reg[0][37]                             | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/tc/sc1/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/tc/sc1/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/tc/sc1/cos_sign_reg[33]                         | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/tc/sc2/scale_res_reg[9][37]                     | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/tc/sc2/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/tc/sc2/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/tc/sc2/cos_sign_reg[33]                         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/tc/out_rcos_reg[42][64]                         | 42     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/tc/phi_reg_reg[41][64]                          | 42     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/msg_reg_reg[83][pos_x][64]                      | 84     | 195   | NO           | NO                 | YES               | 0      | 585     | 
|display_demo_dvi | raymarcher/ss/msdi_3/tc/msg_reg_reg[83][march_depth][64]                | 84     | 500   | NO           | NO                 | NO                | 0      | 1500    | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/act1/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/act1/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/act1/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/act1/out_valid_reg_reg[36]                   | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/act2/z_delayed_reg[8][64]                    | 10     | 35    | NO           | YES                | YES               | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/act2/z_delayed_reg[8][0]                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/act2/fmatan2scale/M_reg[6][16]               | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/act2/fmatan2scale/M_reg[6][16]__0            | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/act2/out_valid_reg_reg[36]                   | 36     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/phi_reg_reg[37][61]                          | 37     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/tp/z_reg_reg[36][64]                            | 37     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/msg_reg_reg[73][epsilon][64]                    | 74     | 623   | NO           | NO                 | NO                | 0      | 1869    | 
|display_demo_dvi | raymarcher/ss/msdi_4/tp/msg_reg_reg[73][r][64]                          | 74     | 72    | NO           | NO                 | YES               | 0      | 216     | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/msg_reg_reg[28][pos_x][64]                   | 29     | 701   | NO           | NO                 | NO                | 0      | 701     | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/drzr/p8/out_valid_reg_reg[18]                | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/drzr/dr_reg_reg[17][33]                      | 18     | 34    | NO           | NO                 | YES               | 0      | 34      | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]         | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/drzr/dr_reg_reg[18][64]                      | 19     | 31    | NO           | NO                 | YES               | 0      | 31      | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm/M_reg[6][16]__0      | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][49]         | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm/M_reg[7][33]         | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/msg_reg_reg[28][dr][64]                      | 10     | 65    | NO           | NO                 | YES               | 65     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/drzr/zr_out_reg[10][37]                      | 9      | 35    | NO           | NO                 | NO                | 35     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/drzr/approxmult_drzr/fm/reg_out_valid_reg[8] | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/dr_zr/msg_reg_reg[28][threshold]                   | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/tc/sc1/x_reg[0][37]                             | 11     | 38    | NO           | NO                 | YES               | 38     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/tc/sc1/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/tc/sc1/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/tc/sc1/cos_sign_reg[33]                         | 34     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/tc/sc2/scale_res_reg[9][37]                     | 10     | 38    | NO           | NO                 | NO                | 38     | 0       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/tc/sc2/sin_sign_reg[41]                         | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/tc/sc2/out_valid_reg_reg[41]                    | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/tc/sc2/cos_sign_reg[33]                         | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/tc/out_rcos_reg[42][64]                         | 42     | 65    | NO           | NO                 | YES               | 0      | 130     | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/tc/phi_reg_reg[41][64]                          | 42     | 36    | NO           | NO                 | YES               | 0      | 72      | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/msg_reg_reg[83][epsilon][64]                    | 84     | 500   | NO           | NO                 | NO                | 0      | 1500    | 
|display_demo_dvi | raymarcher/ss/msdi_4/tc/msg_reg_reg[83][pos_x][64]                      | 84     | 195   | NO           | NO                 | YES               | 0      | 585     | 
|display_demo_dvi | raymarcher/ss/ld/invn/leadingone/out_valid_reg_reg[6]                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/invn/leadingone/accum_reg[5][5]                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/invn/leadingone/accum_reg[5][4]                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/invn/leadingone/accum_reg[5][3]                        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/invn/leadingone/accum_reg[5][2]                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/invn/back_shift_reg[27][6]                             | 27     | 7     | NO           | NO                 | YES               | 0      | 7       | 
|display_demo_dvi | raymarcher/ss/ld/invn/out_valid_reg_reg[34]                             | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/ld/lg2/leadingone/out_valid_reg_reg[6]                    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/lg2/leadingone/accum_reg[5][5]                         | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/lg2/leadingone/accum_reg[5][4]                         | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/lg2/leadingone/accum_reg[5][3]                         | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/lg2/leadingone/accum_reg[5][2]                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/lg2/out_valid_reg_reg[34]                              | 35     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|display_demo_dvi | raymarcher/ss/ld/lg2/num1_reg_reg[6][64]                                | 7      | 65    | NO           | NO                 | YES               | 65     | 0       | 
|display_demo_dvi | raymarcher/ss/ld/lg2/y_reg[13][0]                                       | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/lg2/back_shift_reg[27][6]                              | 28     | 7     | NO           | NO                 | YES               | 0      | 7       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst2/val_reg[1]                             | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst1/fm/M_reg[6][16]                        | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst1/fm/M_reg[6][16]__0                     | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst1/fm/M_reg[7][49]                        | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst1/fm/M_reg[7][33]                        | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst2/fm/M_reg[6][16]                        | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst2/fm/M_reg[6][16]__0                     | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst2/ou_reg[1][17]                          | 4      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst2/ou_reg[1][1]                           | 6      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/scaled_r_reg[34][33]                                   | 33     | 34    | NO           | NO                 | YES               | 0      | 34      | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst3/fm/M_reg[6][16]                        | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/ld/scaled_r_reg[35][64]                                   | 34     | 14    | NO           | NO                 | YES               | 0      | 28      | 
|display_demo_dvi | raymarcher/ss/ld/scaled_r_reg[35][50]                                   | 34     | 17    | NO           | NO                 | NO                | 0      | 34      | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst3/fm/M_reg[6][16]__0                     | 3      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst3/fm/M_reg[7][49]                        | 3      | 16    | NO           | NO                 | NO                | 16     | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst3/fm/M_reg[7][33]                        | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst1/fm/reg_out_valid_reg[8]                | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/ld/approxmult_dst3/fm/reg_out_valid_reg[8]                | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|display_demo_dvi | raymarcher/ss/res_reg[54][pos_x][64]                                    | 55     | 824   | NO           | NO                 | NO                | 0      | 1648    | 
|display_demo_dvi | raymarcher/ss/res_reg[54][dr][64]                                       | 48     | 66    | NO           | NO                 | NO                | 0      | 132     | 
|display_demo_dvi | raymarcher/ss/ld/invn/num1_reg_reg[6][51]                               | 7      | 65    | NO           | NO                 | YES               | 65     | 0       | 
|display_demo_dvi | raymarcher/msg_out_reg[8][march_depth][64]                              | 8      | 214   | NO           | NO                 | YES               | 214    | 0       | 
|display_demo_dvi | raymarcher/msg_out_reg[9][mem_addr][19]                                 | 9      | 26    | NO           | NO                 | YES               | 26     | 0       | 
|display_demo_dvi | raymarcher/delayed_msg0_reg[pos_x][64]                                  | 10     | 520   | NO           | NO                 | YES               | 520    | 0       | 
|display_demo_dvi | raymarcher/fm1/M_reg[6][16]                                             | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|display_demo_dvi | raymarcher/fm1/M_reg[6][16]__0                                          | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|display_demo_dvi | raymarcher/fm2/M_reg[6][16]                                             | 5      | 19    | NO           | NO                 | YES               | 19     | 0       | 
|display_demo_dvi | raymarcher/fm2/M_reg[6][16]__0                                          | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|display_demo_dvi | raymarcher/fm3/M_reg[6][16]                                             | 5      | 17    | NO           | NO                 | YES               | 17     | 0       | 
|display_demo_dvi | raymarcher/fm3/M_reg[6][16]__0                                          | 3      | 33    | NO           | NO                 | YES               | 33     | 0       | 
|display_demo_dvi | raymarcher/fm3/M_reg[7][33]                                             | 5      | 2     | NO           | NO                 | NO                | 2      | 0       | 
|display_demo_dvi | raymarcher/msg_out_reg[9][rayd_x][64]                                   | 6      | 93    | NO           | NO                 | YES               | 93     | 0       | 
|display_demo_dvi | raymarcher/msg_out_reg[9][rayd_x][50]                                   | 7      | 51    | NO           | NO                 | YES               | 51     | 0       | 
|display_demo_dvi | raymarcher/msg_out_reg[9][rayd_x][33]                                   | 5      | 51    | NO           | NO                 | YES               | 51     | 0       | 
|display_demo_dvi | raymarcher/fm1/reg_out_valid_reg[8]                                     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------+-------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|BRAM_to_HDMI             | C+A*B                  | 30     | 11     | 48     | -      | 20     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|ray_march__GC0           | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (A''*B')'              | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0           | (PCIN+(A'*B'')')'      | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A''*B')'              | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B')')'  | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A''*B')'              | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0           | (PCIN+(A'*B'')')'      | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A''*B')'              | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B')')'  | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A''*B')'              | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0           | (PCIN+(A'*B'')')'      | 17     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (A''*B')'              | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B')')'  | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|ray_march__GC0           | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A'*B')'               | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A'*B')')'       | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A'*B')'               | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A'*B')')'   | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 14     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A''*B)'               | 17     | 14     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A*B'')')'       | 17     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A''*B)'               | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B)')'   | 17     | 14     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B)')'       | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 14     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A'*B'')'              | 17     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B')')'      | 17     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A'*B'')'              | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A*B'')')'   | 0      | 17     | -      | -      | 0      | 0    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | PCIN+(A''*B'')'        | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (A'*B'')'              | 16     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B')')'      | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'     | 16     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17+(A''*B'')')' | 16     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (A'*B'')'              | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17+(A'*B'')')'  | 17     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'     | 16     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__1__GB0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 15     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A''*B)'               | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A*B'')')'       | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A''*B)'               | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B)')'   | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B)')'       | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 15     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A''*B)'               | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A*B'')')'       | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A''*B)'               | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B)')'   | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B)')'       | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | PCIN+(A''*B'')'        | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__2__GB0 | (A'*B'')'              | 16     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B')')'      | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'     | 16     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17+(A''*B'')')' | 16     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (A'*B'')'              | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17+(A'*B'')')'  | 17     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'     | 16     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__xdcDup__2__GB0 | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 15     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A''*B)'               | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A*B'')')'       | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A''*B)'               | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B)')'   | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B)')'       | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 15     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A''*B)'               | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A*B'')')'       | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A''*B)'               | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B)')'   | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B)')'       | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A'*B'')'              | 16     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B')')'      | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 16     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 16     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A'*B'')'              | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A'*B'')')'  | 17     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 16     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 15     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A''*B)'               | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A*B'')')'       | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A''*B)'               | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B)')'   | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B)')'       | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 15     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A''*B)'               | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A*B'')')'       | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A''*B)'               | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B)')'   | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B)')'       | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | PCIN+(A''*B'')'        | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__GB0            | (A'*B'')'              | 16     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B')')'      | 17     | 0      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'     | 16     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17+(A''*B'')')' | 16     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (A'*B'')'              | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17+(A'*B'')')'  | 17     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17+(A''*B'')')' | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | PCIN+(A''*B'')'        | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'     | 16     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN>>17+(A''*B'')')' | 17     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|mb_dr_zr__GB0            | (PCIN+(A''*B'')')'     | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 15     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A''*B)'               | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A*B'')')'       | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A''*B)'               | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B)')'   | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B)')'       | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 15     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (A''*B)'               | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN+(A*B'')')'       | 16     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 0      | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (A''*B)'               | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B)')'   | 17     | 15     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B)')'       | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 16     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN>>17+(A''*B'')')' | 17     | 0      | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 1    | 
|display_demo_dvi         | (PCIN+(A''*B'')')'     | 17     | 0      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |blk_mem_gen_0   |         1|
|2     |mult_35_35_core |        12|
|3     |mult_35_24_core |        24|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |blk_mem_gen     |      1|
|2     |mult_35_24_core |     24|
|26    |mult_35_35_core |     12|
|38    |BUFG            |      3|
|39    |CARRY4          |  22777|
|40    |DSP48E1         |    271|
|53    |LUT1            |   4659|
|54    |LUT2            |  29598|
|55    |LUT3            |  55946|
|56    |LUT4            |   2611|
|57    |LUT5            |   1154|
|58    |LUT6            |   1564|
|59    |MMCME2_BASE     |      1|
|60    |OSERDESE2       |      8|
|62    |SRL16E          |   3032|
|63    |SRLC32E         |  23322|
|64    |FDPE            |      3|
|65    |FDRE            | 110000|
|66    |FDSE            |    204|
|67    |IBUF            |      8|
|68    |OBUF            |      1|
|69    |OBUFDS          |      4|
+------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:55 ; elapsed = 00:11:30 . Memory (MB): peak = 4490.102 ; gain = 3596.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 461 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:28 ; elapsed = 00:09:12 . Memory (MB): peak = 4490.102 ; gain = 736.438
Synthesis Optimization Complete : Time (s): cpu = 00:06:55 ; elapsed = 00:11:31 . Memory (MB): peak = 4490.102 ; gain = 3596.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4490.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23053 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 4490.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Synth Design complete, checksum: 6d8fe9c9
INFO: [Common 17-83] Releasing license: Synthesis
375 Infos, 367 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:22 ; elapsed = 00:12:23 . Memory (MB): peak = 4490.102 ; gain = 4026.652
INFO: [Common 17-1381] The checkpoint 'C:/Users/hausd/Dateien/Xilinx_proj/bsc_mandelbulb2/bsc_mandelbulb2.runs/synth_1/display_demo_dvi.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 4490.102 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file display_demo_dvi_utilization_synth.rpt -pb display_demo_dvi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 04:50:44 2024...
