verilog xil_defaultlib --include "../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/ec67/hdl" --include "../../../../Ultra96_Simple.srcs/sources_1/bd/UART_TEST/ipshared/e257/hdl" \
"../../../bd/UART_TEST/sim/UART_TEST.v" \
"../../../bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v" \

verilog xil_defaultlib "glbl.v"

nosort
