
--Ascynchronous FLIPFLOP with Enable that can be used with any width;
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity flopenr is
generic(width: integer);
port(clk,reset,en:in std_logic;
     d:in std_logic_vector (width-1 downto 0);
     q:out std_logic_vector (width-1 downto 0));
end entity;

architecture rtl of flopenr is
begin
 process (clk,reset)
 begin
  if (reset = '1') then
   q<=(others=>'0');
  else 
  if (en='1') then
   q<=d;
 end if;
 end if;
end process;
end rtl;
