{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 09:05:58 2023 " "Info: Processing started: Thu Sep 07 09:05:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off compteur2bcd -c compteur2bcd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off compteur2bcd -c compteur2bcd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "H " "Info: Assuming node \"H\" is an undefined clock" {  } { { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "H" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "H register cpt_value\[1\] register cpt_value\[1\] 442.67 MHz 2.259 ns Internal " "Info: Clock \"H\" has Internal fmax of 442.67 MHz between source register \"cpt_value\[1\]\" and destination register \"cpt_value\[1\]\" (period= 2.259 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.045 ns + Longest register register " "Info: + Longest register to register delay is 2.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt_value\[1\] 1 REG LCFF_X64_Y7_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt_value[1] } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.438 ns) 0.771 ns cpt_value\[0\]~23 2 COMB LCCOMB_X64_Y7_N26 1 " "Info: 2: + IC(0.333 ns) + CELL(0.438 ns) = 0.771 ns; Loc. = LCCOMB_X64_Y7_N26; Fanout = 1; COMB Node = 'cpt_value\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { cpt_value[1] cpt_value[0]~23 } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 1.161 ns cpt_value\[0\]~24 3 COMB LCCOMB_X64_Y7_N4 3 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 1.161 ns; Loc. = LCCOMB_X64_Y7_N4; Fanout = 3; COMB Node = 'cpt_value\[0\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cpt_value[0]~23 cpt_value[0]~24 } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.659 ns) 2.045 ns cpt_value\[1\] 4 REG LCFF_X64_Y7_N13 4 " "Info: 4: + IC(0.225 ns) + CELL(0.659 ns) = 2.045 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { cpt_value[0]~24 cpt_value[1] } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 60.98 % ) " "Info: Total cell delay = 1.247 ns ( 60.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.798 ns ( 39.02 % ) " "Info: Total interconnect delay = 0.798 ns ( 39.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { cpt_value[1] cpt_value[0]~23 cpt_value[0]~24 cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { cpt_value[1] {} cpt_value[0]~23 {} cpt_value[0]~24 {} cpt_value[1] {} } { 0.000ns 0.333ns 0.240ns 0.225ns } { 0.000ns 0.438ns 0.150ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 3.487 ns + Shortest register " "Info: + Shortest clock path from clock \"H\" to destination register is 3.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns H 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.537 ns) 3.487 ns cpt_value\[1\] 2 REG LCFF_X64_Y7_N13 4 " "Info: 2: + IC(2.088 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { H cpt_value[1] } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.12 % ) " "Info: Total cell delay = 1.399 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 59.88 % ) " "Info: Total interconnect delay = 2.088 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { H cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H source 3.487 ns - Longest register " "Info: - Longest clock path from clock \"H\" to source register is 3.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns H 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.537 ns) 3.487 ns cpt_value\[1\] 2 REG LCFF_X64_Y7_N13 4 " "Info: 2: + IC(2.088 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { H cpt_value[1] } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.12 % ) " "Info: Total cell delay = 1.399 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 59.88 % ) " "Info: Total interconnect delay = 2.088 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { H cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { H cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.045 ns" { cpt_value[1] cpt_value[0]~23 cpt_value[0]~24 cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.045 ns" { cpt_value[1] {} cpt_value[0]~23 {} cpt_value[0]~24 {} cpt_value[1] {} } { 0.000ns 0.333ns 0.240ns 0.225ns } { 0.000ns 0.438ns 0.150ns 0.659ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { H cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cpt_value\[1\] C H 0.536 ns register " "Info: tsu for register \"cpt_value\[1\]\" (data pin = \"C\", clock pin = \"H\") is 0.536 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.059 ns + Longest pin register " "Info: + Longest pin to register delay is 4.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns C 1 PIN PIN_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; PIN Node = 'C'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.420 ns) 2.785 ns cpt_value\[0\]~23 2 COMB LCCOMB_X64_Y7_N26 1 " "Info: 2: + IC(1.366 ns) + CELL(0.420 ns) = 2.785 ns; Loc. = LCCOMB_X64_Y7_N26; Fanout = 1; COMB Node = 'cpt_value\[0\]~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.786 ns" { C cpt_value[0]~23 } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.175 ns cpt_value\[0\]~24 3 COMB LCCOMB_X64_Y7_N4 3 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 3.175 ns; Loc. = LCCOMB_X64_Y7_N4; Fanout = 3; COMB Node = 'cpt_value\[0\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cpt_value[0]~23 cpt_value[0]~24 } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.659 ns) 4.059 ns cpt_value\[1\] 4 REG LCFF_X64_Y7_N13 4 " "Info: 4: + IC(0.225 ns) + CELL(0.659 ns) = 4.059 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { cpt_value[0]~24 cpt_value[1] } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 54.89 % ) " "Info: Total cell delay = 2.228 ns ( 54.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.831 ns ( 45.11 % ) " "Info: Total interconnect delay = 1.831 ns ( 45.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.059 ns" { C cpt_value[0]~23 cpt_value[0]~24 cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.059 ns" { C {} C~combout {} cpt_value[0]~23 {} cpt_value[0]~24 {} cpt_value[1] {} } { 0.000ns 0.000ns 1.366ns 0.240ns 0.225ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 3.487 ns - Shortest register " "Info: - Shortest clock path from clock \"H\" to destination register is 3.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns H 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.537 ns) 3.487 ns cpt_value\[1\] 2 REG LCFF_X64_Y7_N13 4 " "Info: 2: + IC(2.088 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { H cpt_value[1] } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.12 % ) " "Info: Total cell delay = 1.399 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 59.88 % ) " "Info: Total interconnect delay = 2.088 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { H cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.059 ns" { C cpt_value[0]~23 cpt_value[0]~24 cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.059 ns" { C {} C~combout {} cpt_value[0]~23 {} cpt_value[0]~24 {} cpt_value[1] {} } { 0.000ns 0.000ns 1.366ns 0.240ns 0.225ns } { 0.000ns 0.999ns 0.420ns 0.150ns 0.659ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { H cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "H S\[2\] cpt_value\[2\] 7.655 ns register " "Info: tco from clock \"H\" to destination pin \"S\[2\]\" through register \"cpt_value\[2\]\" is 7.655 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H source 3.487 ns + Longest register " "Info: + Longest clock path from clock \"H\" to source register is 3.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns H 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.537 ns) 3.487 ns cpt_value\[2\] 2 REG LCFF_X64_Y7_N15 4 " "Info: 2: + IC(2.088 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X64_Y7_N15; Fanout = 4; REG Node = 'cpt_value\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { H cpt_value[2] } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.12 % ) " "Info: Total cell delay = 1.399 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 59.88 % ) " "Info: Total interconnect delay = 2.088 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { H cpt_value[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[2] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.918 ns + Longest register pin " "Info: + Longest register to pin delay is 3.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt_value\[2\] 1 REG LCFF_X64_Y7_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y7_N15; Fanout = 4; REG Node = 'cpt_value\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt_value[2] } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(2.788 ns) 3.918 ns S\[2\] 2 PIN PIN_AB21 0 " "Info: 2: + IC(1.130 ns) + CELL(2.788 ns) = 3.918 ns; Loc. = PIN_AB21; Fanout = 0; PIN Node = 'S\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.918 ns" { cpt_value[2] S[2] } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 71.16 % ) " "Info: Total cell delay = 2.788 ns ( 71.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 28.84 % ) " "Info: Total interconnect delay = 1.130 ns ( 28.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.918 ns" { cpt_value[2] S[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.918 ns" { cpt_value[2] {} S[2] {} } { 0.000ns 1.130ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { H cpt_value[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[2] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.918 ns" { cpt_value[2] S[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.918 ns" { cpt_value[2] {} S[2] {} } { 0.000ns 1.130ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cpt_value\[1\] C H 1.021 ns register " "Info: th for register \"cpt_value\[1\]\" (data pin = \"C\", clock pin = \"H\") is 1.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "H destination 3.487 ns + Longest register " "Info: + Longest clock path from clock \"H\" to destination register is 3.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns H 1 CLK PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'H'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.537 ns) 3.487 ns cpt_value\[1\] 2 REG LCFF_X64_Y7_N13 4 " "Info: 2: + IC(2.088 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { H cpt_value[1] } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.12 % ) " "Info: Total cell delay = 1.399 ns ( 40.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 59.88 % ) " "Info: Total interconnect delay = 2.088 ns ( 59.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { H cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.732 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns C 1 PIN PIN_N25 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 10; PIN Node = 'C'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.366 ns) 2.732 ns cpt_value\[1\] 2 REG LCFF_X64_Y7_N13 4 " "Info: 2: + IC(1.367 ns) + CELL(0.366 ns) = 2.732 ns; Loc. = LCFF_X64_Y7_N13; Fanout = 4; REG Node = 'cpt_value\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.733 ns" { C cpt_value[1] } "NODE_NAME" } } { "compteur2bcd.vhd" "" { Text "C:/Users/Etudiant/Desktop/BE/compteur2bcd/compteur2bcd.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 49.96 % ) " "Info: Total cell delay = 1.365 ns ( 49.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 50.04 % ) " "Info: Total interconnect delay = 1.367 ns ( 50.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { C cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { C {} C~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { H cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { H {} H~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 2.088ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { C cpt_value[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { C {} C~combout {} cpt_value[1] {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 09:05:59 2023 " "Info: Processing ended: Thu Sep 07 09:05:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
