<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>tjlw.systems.org</spirit:vendor>
  <spirit:library>tjlw</spirit:library>
  <spirit:name>PWM_Reader_8CH</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>PWM_Reader_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="PWM_Reader_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.PWM_READER_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.PWM_READER_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.PWM_READER_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PWM_Reader_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PWM_READER_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PWM_Reader_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_reader_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PWM_READER_AXI_CLK.ASSOCIATED_BUSIF">PWM_Reader_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PWM_READER_AXI_CLK.ASSOCIATED_RESET">pwm_reader_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clock</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>PWM_Reader_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>PWM_Reader_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.PWM_READER_AXI.PWM_READER_AXI_REG.OFFSET_BASE_PARAM">C_PWM_Reader_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.PWM_READER_AXI.PWM_READER_AXI_REG.OFFSET_HIGH_PARAM">C_PWM_Reader_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>PWM_Reader_8CH_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>423bed20</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>PWM_Reader_8CH_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>423bed20</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d5bb8c35</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>85295218</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clock</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>channel_1_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>channel_2_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>channel_3_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>channel_4_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>channel_5_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>channel_6_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>channel_7_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>channel_8_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PWM_Reader_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PWM_Reader_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_PWM_Reader_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PWM_Reader_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_PWM_Reader_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_reader_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_PWM_Reader_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C PWM Reader AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_PWM_Reader_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_PWM_Reader_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C PWM Reader AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_PWM_Reader_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>freq</spirit:name>
        <spirit:displayName>Freq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.freq">100000000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/PWM_Reader_8CH.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PWM_Reader_8CH_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2545d7cf</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/PWM_Reader_8CH.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PWM_Reader_8CH_v2_0_PWM_Reader_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PWM_Reader_8CH_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/PWM_Reader_8CH_v1_0/data/PWM_Reader_8CH.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PWM_Reader_8CH_v1_0/data/PWM_Reader_8CH.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PWM_Reader_8CH_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PWM_Reader_8CH_v1_0/src/PWM_Reader_8CH.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PWM_Reader_8CH_v1_0/src/PWM_Reader_8CH.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PWM_Reader_8CH_v1_0/src/PWM_Reader_8CH_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PWM_Reader_8CH_v2_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_85295218</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI PWM Reader</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_PWM_Reader_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C PWM Reader AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PWM_Reader_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PWM_Reader_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_PWM_Reader_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C PWM Reader AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PWM_Reader_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PWM_Reader_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_PWM_Reader_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C PWM Reader AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PWM_Reader_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PWM_Reader_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_PWM_Reader_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C PWM Reader AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_PWM_Reader_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_PWM_Reader_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PWM_Reader_8CH_v2_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>freq</spirit:name>
      <spirit:displayName>Freq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.freq">100000000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>PWM_Reader_8CH_v2.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:PWM_Reader_8CH:2.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2019-06-23T00:12:54Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@158c1ecb_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae36696_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a77872_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29287c85_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78878927_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5086658a_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b49bbb3_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e487d18_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@288ab2b6_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44945622_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1781a0_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5996b61e_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5752eb_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7547cf1f_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dddb780_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87000f2_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587a8f0b_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165b2e35_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@240bcf3a_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93d1b3d_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17251fac_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7831bb_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e62a4ea_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df1f5d1_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7843514c_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a6e01a_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfda62a_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1139397d_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270742cf_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbd9b0a_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45386ba2_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cda182_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1b0181_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b3db4d_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdcb16e_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d2ae6a_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dffa1d5_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24672327_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b1bd61_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5632f775_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5e1a7a_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4571f97a_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d24ae25_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63131e3e_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1122a997_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413f5802_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d22e42_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a48753_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180ea0dc_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b84617_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b64e630_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17258610_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765f5076_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699cefca_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a540016_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436650d7_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb06954_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285fc21e_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5260bf_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4594ffe6_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7bf34_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df80e2f_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b39081_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b26f1b7_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69703c1f_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7419fd3e_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f62fe23_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128d729f_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4d943_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8cc61c_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@894e0ca_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df8528c_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30f10988_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b6fffa_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cfef9c_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543f7709_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8ed8f1_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd86aba_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219e87c1_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780daa23_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@262a7d9c_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5fda5f_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebbc0a4_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336e457b_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4428885f_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b9379b_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79473cf5_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651edce2_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69244090_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@983797d_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c4b1db_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247cdc_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483afe5f_ARCHIVE_LOCATION">/media/sf_Projects/ZynqRobotController/FPGA/ip_repo/PWM_Reader_8CH_2.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="08359809"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="2280f43c"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5550c55c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9b151b69"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a1beace7"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="782006a9"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
