# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../rl_project_2020.srcs/sources_1/new/10539341.vhd" \
"../../../../rl_project_2020.srcs/autogen/new/autogen_tb_telegram.vhd" \

# Do not sort compile order
nosort
