Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb.qsys --synthesis=VERILOG --output-directory=/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/msgdma_bbb --family="Arria 10" --part=10AX115N2F40E2LG
Progress: Loading build/msgdma_bbb.qsys
Progress: Reading input file
Progress: Adding clk [altera_generic_component 1.0]
Progress: Parameterizing module clk
Progress: Adding csr [altera_generic_component 1.0]
Progress: Parameterizing module csr
Progress: Adding dma_read_master [altera_generic_component 1.0]
Progress: Parameterizing module dma_read_master
Progress: Adding dma_write_master [altera_generic_component 1.0]
Progress: Parameterizing module dma_write_master
Progress: Adding magic_number_rom [altera_generic_component 1.0]
Progress: Parameterizing module magic_number_rom
Progress: Adding modular_sgdma_dispatcher_0 [altera_generic_component 1.0]
Progress: Parameterizing module modular_sgdma_dispatcher_0
Progress: Adding msgdma_bbb_afu_id_avmm_slave_0 [altera_generic_component 1.0]
Progress: Parameterizing module msgdma_bbb_afu_id_avmm_slave_0
Progress: Adding pipe_stage_dma_read [altera_generic_component 1.0]
Progress: Parameterizing module pipe_stage_dma_read
Progress: Adding pipe_stage_dma_write [altera_generic_component 1.0]
Progress: Parameterizing module pipe_stage_dma_write
Progress: Adding pipe_stage_host_rd [altera_generic_component 1.0]
Progress: Parameterizing module pipe_stage_host_rd
Progress: Adding pipe_stage_host_wr [altera_generic_component 1.0]
Progress: Parameterizing module pipe_stage_host_wr
Progress: Adding pipe_stage_mem [altera_generic_component 1.0]
Progress: Parameterizing module pipe_stage_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: msgdma_bbb.clk: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: msgdma_bbb.pipe_stage_host_wr: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: msgdma_bbb.pipe_stage_mem: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Info: msgdma_bbb: "Transforming system: msgdma_bbb"
Info: msgdma_bbb: "Naming system components in system: msgdma_bbb"
Info: msgdma_bbb: "Processing generation queue"
Info: msgdma_bbb: "Generating: msgdma_bbb"
Info: msgdma_bbb: "Generating: msgdma_bbb_clk"
Info: msgdma_bbb: "Generating: msgdma_bbb_csr"
Info: msgdma_bbb: "Generating: dma_core_dma_read_master"
Info: msgdma_bbb: "Generating: dma_core_dma_write_master"
Info: msgdma_bbb: "Generating: msgdma_bbb_magic_number_rom_0"
Info: msgdma_bbb: "Generating: dma_core_modular_sgdma_dispatcher_0"
Info: msgdma_bbb: "Generating: msgdma_bbb_afu_id_avmm_slave_0"
Info: msgdma_bbb: "Generating: dma_core_pipe_stage_dma_read"
Info: msgdma_bbb: "Generating: dma_core_pipe_stage_dma_write"
Info: msgdma_bbb: "Generating: msgdma_bbb_pipe_stage_m"
Info: msgdma_bbb: "Generating: msgdma_bbb_mm_bridge_1"
Info: msgdma_bbb: "Generating: msgdma_bbb_mm_bridge_0"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_191_jmxhaza"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_191_32dta6a"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_191_shqzigy"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_mm_interconnect_191_iuu5b4y"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_master_translator_191_g7h47bq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_slave_translator_191_x56fcki"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_master_agent_191_mpbm6tq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_slave_agent_191_ncfkfri"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_7nsl54q"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_bjgub5i"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_k5ic25a"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_qypc7ni"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_traffic_limiter_191_kcba44q"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_burst_adapter_191_swp6qdq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_ukvrogq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_37uvtri"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_vtbwn6q"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_3dzcbwq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_width_adapter_191_xe36m3y"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_width_adapter_191_tiejfvy"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_width_adapter_191_zq7vway"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_width_adapter_191_rngqqti"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_acw7igi"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_c35n5ai"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_ryksocy"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_ai6ulwa"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_router_191_7mgzb3i"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_5js56xy"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_b4filfy"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_br63msi"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_fkmy6zy"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_osdbpdq"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_demultiplexer_191_kazjgxy"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_jurlxwy"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_multiplexer_191_2n4vlwy"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_traffic_limiter_191_bbthvuy"
Info: msgdma_bbb: "Generating: msgdma_bbb_altera_merlin_traffic_limiter_191_oslblqy"
Info: msgdma_bbb: "Generating: msgdma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq"
Info: msgdma_bbb: Done "msgdma_bbb" with 52 modules, 72 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
