Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Fri Feb  3 23:45:09 2023
| Host             : coding running 64-bit Ubuntu 20.04.5 LTS
| Command          : report_power -file noelvmp_power_routed.rpt -pb noelvmp_power_summary_routed.pb -rpx noelvmp_power_routed.rpx
| Design           : noelvmp
| Device           : xc7a100ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.413        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.327        |
| Device Static (W)        | 0.086        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 98.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        8 |       --- |             --- |
| Slice Logic              |     0.070 |    77016 |       --- |             --- |
|   LUT as Logic           |     0.067 |    48956 |     63400 |           77.22 |
|   CARRY4                 |     0.001 |     1324 |     15850 |            8.35 |
|   Register               |     0.001 |    18927 |    126800 |           14.93 |
|   F7/F8 Muxes            |    <0.001 |     1050 |     63400 |            1.66 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |       24 |     19000 |            0.13 |
|   Others                 |     0.000 |      358 |       --- |             --- |
| Signals                  |     0.104 |    67466 |       --- |             --- |
| Block RAM                |     0.014 |       70 |       135 |           51.85 |
| PLL                      |     0.100 |        1 |         6 |           16.67 |
| DSPs                     |     0.005 |       18 |       240 |            7.50 |
| I/O                      |     0.004 |       26 |       210 |           12.38 |
| Static Power             |     0.086 |          |           |                 |
| Total                    |     0.413 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.249 |       0.238 |      0.011 |
| Vccaux    |       1.800 |     0.070 |       0.053 |      0.016 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+----------------------------+-----------------+
| Clock            | Domain                     | Constraint (ns) |
+------------------+----------------------------+-----------------+
| CLKFBIN          | clockers0/CLKFBIN          |            10.0 |
| clkm_clockers    | clockers0/clkm_clockers    |            25.0 |
| eth_ref_clockers | clockers0/eth_ref_clockers |            40.0 |
| eth_rx_clk       | eth_rx_clk                 |            40.0 |
| eth_tx_clk       | eth_tx_clk                 |            40.0 |
| sys_clk_pin      | CLK100MHZ                  |            10.0 |
+------------------+----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| noelvmp                 |     0.327 |
|   clockers0             |     0.100 |
|   core0                 |     0.222 |
|     eth0.e1             |     0.008 |
|       m100.u0           |     0.008 |
|     noelv0              |     0.213 |
|       ac0               |     0.002 |
|       ahbtrace0         |     0.002 |
|       cpuloop[0].core   |     0.203 |
|       dm0               |     0.002 |
|   eth0.pci_p_clk5_r_pad |     0.003 |
|     xcv.x0              |     0.003 |
+-------------------------+-----------+


