`include "defines.v"
module inst_rom(
	input	wire				ce,
	input	wire[`InstAddrBus]	addr,	
	output	reg[`InstBus]		inst
);

	//ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½ï¿½ï¿½ï¿½é£¬ï¿½ï¿½Ð¡ï¿½ï¿½InstMemNumï¿½ï¿½Ôªï¿½Ø¿ï¿½ï¿½ï¿½ï¿½ï¿½InstBus
	//reg[`InstBus]	inst_mem[0:`InstMemNum-1];
	reg[`InstBus]	inst_mem[0:50];
	reg[4:0] n;
	
	//Ê¹ï¿½ï¿½ï¿½Ä¼ï¿½inst_rom.dataï¿½ï¿½Ê¼ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½æ´¢ï¿½ï¿½
	/*initial	begin
		$readmemh("inst_rom.txt",inst_mem);
		//for(n=0;n<=5;n=n+1)   					//ï¿½Ñ°Ë¸ï¿½ï¿½æ´¢ï¿½ï¿½Ôªï¿½ï¿½ï¿½ï¿½ï¿½Ö¶ï¿½ï¿½ï¿½È¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ë¸ï¿½ï¿½ï¿½Ô?ï¿½ï¿½ï¿½ï¿½xÌ¬ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð»á¿´ï¿½ï¿½
		//$display("%b",inst_mem[n]);
	end*/
	
	initial begin 
		inst_mem[0] = 32'h04222821;
		inst_mem[1] = 32'h04A33822;
		inst_mem[2] = 32'h04434025;
		inst_mem[3] = 32'h04224824;
		inst_mem[4] = 32'h04445023;
		inst_mem[5] = 32'h0C2B0001;
		inst_mem[6] = 32'h10220001;
		inst_mem[7] = 32'h00000000;
		inst_mem[8] = 32'h00000000;
		inst_mem[9] = 32'h2C270001;
		inst_mem[10] = 32'h05676021;
		inst_mem[11] = 32'h1C410001;
		inst_mem[12] = 32'h14000026;
		inst_mem[13] = 32'h00000000;
		inst_mem[14] = 32'h00000000;
		inst_mem[15] = 32'h2C2B0001;
	end
	
	//ï¿½ï¿½ï¿½ï¿½Î»ï¿½Åºï¿½ï¿½ï¿½Ð§Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Äµï¿½Ö·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½æ´?ï¿½ï¿½ROMï¿½Ð¶ï¿½Ó¦ï¿½ï¿½Ôªï¿½ï¿½
	always@ (*) begin
		if(ce == `ChipDisable) begin
			inst <= `ZeroWord;
		end else begin
			inst <= inst_mem[addr[`InstMemNumLog2+1:2]];
		end
	end
	
	
	
endmodule