<def f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='52' type='bool llvm::LaneBitmask::any() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='97' u='c' c='_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='482' u='c' c='_ZNK12_GLOBAL__N_115DetectDeadLanes12isUndefInputERKN4llvm14MachineOperandEPb'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='953' u='c' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EEENS_11LaneBitmaskESt8functionIFvRNS0_8SubRangeE7910524'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='972' u='c' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='981' u='c' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='373' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='429' u='c' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='784' u='c' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1029' u='c' c='_ZN4llvm13LiveIntervals8HMEditor11updateRangeERNS_9LiveRangeEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1395' u='c' c='_ZN4llvm13LiveIntervals8HMEditor17findLastUseBeforeENS_9SlotIndexEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='162' u='c' c='_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='169' u='c' c='_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='251' u='c' c='_ZNK4llvm13LiveRangeEdit9useIsKillERKNS_12LiveIntervalERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='87' u='c' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalEjT_'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='463' u='c' c='_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='333' u='c' c='_ZNK4llvm10LiveRegSet8appendToERT_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1106' u='c' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1122' u='c' c='_ZN4llvm17ScheduleDAGMILive19updatePressureDiffsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='530' u='c' c='_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1737' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1752' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1761' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1780' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeEjbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2271' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2417' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2436' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2459' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2534' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2538' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='951' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1387' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1926' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2267' u='c' c='_ZNK12_GLOBAL__N_18JoinVals3Val10isAnalyzedEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2573' u='c' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2743' u='c' c='_ZN12_GLOBAL__N_18JoinVals17computeAssignmentEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2812' u='c' c='_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2826' u='c' c='_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrEjjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3330' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='54' u='c' c='_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='68' u='c' c='_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='142' u='c' c='_ZN4llvm18RegPressureTracker19increaseRegPressureEjNS_11LaneBitmaskES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='368' u='c' c='_ZL11addRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='394' u='c' c='_ZL14removeRegLanesRN4llvm15SmallVectorImplINS_16RegisterMaskPairEEES1_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='699' u='c' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='763' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='788' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='818' u='c' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='901' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='909' u='c' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='419' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='431' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='477' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='481' u='c' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='451' u='c' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='574' u='c' c='_ZN4llvm11SplitEditor9buildCopyEjjNS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='595' u='c' c='_ZN4llvm11SplitEditor9buildCopyEjjNS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='369' u='c' c='_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='125' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='280' u='c' c='_ZN4llvm11getLiveRegsENS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='500' u='c' c='_ZN4llvm12GCNRPTracker13printLiveRegsERNS_11raw_ostreamERKNS_8DenseMapIjNS_11LaneBitmaskENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS4_EEEERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='175' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEjN4llvm11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='234' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='401' u='c' c='_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEEjjRKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='240' u='c' c='_ZN4llvm18HexagonBlockRanges10getLiveInsERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBlockRanges.cpp' l='246' u='c' c='_ZN4llvm18HexagonBlockRanges10getLiveInsERKNS_17MachineBasicBlockERKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='380' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEjN4llvm11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='80' u='c' c='_ZNK4llvm3rdf11RegisterRefcvbEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.h' l='439' u='c' c='_ZN4llvm3rdf13LaneMaskIndex19getIndexForLaneMaskENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.h' l='444' u='c' c='_ZNK4llvm3rdf13LaneMaskIndex19getIndexForLaneMaskENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFGraph.cpp' l='983' u='c' c='_ZNK4llvm3rdf13DataFlowGraph11restrictRefENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFLiveness.cpp' l='867' u='c' c='_ZN4llvm3rdf8Liveness10resetKillsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='63' u='c' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='141' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='147' u='c' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='246' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='261' u='c' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='276' u='c' c='_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='107' u='c' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='117' u='c' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1490' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
