{"titles": ["On topology reconfiguration for defect-tolerant NoC-based homogeneous manycore systems", "Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology", "Vertical interconnects squeezing in symmetric 3D mesh network-on-chip", "Thermal-constrained task allocation for interconnect energy reduction in 3-D homogeneous MPSoCs", "Wear rate leveling: lifetime enhancement of PRAM with endurance variation", "Fault tolerance mechanism in chip many-core processors", "A resilient on-chip router design through data path salvaging", "Economizing TSV resources in 3-D network-on-chip design", "ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing", "\u7528\u4e8e\u7247\u4e0a\u7f51\u7edc\u7684\u5bb9\u9519\u901a\u4fe1\u7b97\u6cd5", "Address remapping for static nuca in noc-based degradable chip-multiprocessors", "Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors", "Wrapper chain design for testing TSVs minimization in circuit-partitioned 3D SoC", "Hungarian algorithm based virtualization to maintain application timing similarity for defect-tolerant noc", "M-IVC: Using multiple input vectors to minimize aging-induced delay", "The \u03a6-stack for smart web of things", "An elastic architecture adaptable to various application scenarios", "An Elastic Architecture Adaptable to Various Application Scenarios", "An elastic architecture adaptable to millions of application scenarios", "Data Remapping for Static NUCA in Degradable Chip Multiprocessors", "TSV Minimization for Circuit\u2014Partitioned 3D SoC Test Wrapper Design", "A greedy approach to tolerate defect cores for multimedia applications", "Data Remapping for Static NUCA in Degradable Chip Multiprocessors", "A General-Purpose Many-Accelerator Architecture Based on Dataflow Graph Clustering of Applications", "A clustering-based scheme for concurrent trace in debugging NoC-based multicore systems", "\u6570\u5b57\u96c6\u6210\u7535\u8def\u5bb9\u9519\u8bbe\u8ba1", "Variation-aware scheduling for chip multiprocessors with thread level redundancy", "PSI conscious write scheduling: Architectural support for reliable power delivery in 3-D die-stacked PCM", "Feedback-Controlled Security-Aware and Energy-Efficient Scheduling for Real-Time Embedded Systems", "RevivePath: Resilient Network-on-Chip Design Through Data Path Salvaging of Router", "Linear Symmetric Quantization of Neural Networks for Low-precision Integer Hardware", "Ecosystem of Things: Hardware, Software, and Architecture", "\u65f6\u5e8f\u654f\u611f\u7684 3D IC \u7ed1\u5b9a\u4f18\u5316\u65b9\u6cd5", "Elastic CGRA: Circumventing Hard-faults Through Instruction Migration", "Resilient Neural Network Training for Accelerators with Computing Errors", "Accelerating Generative Neural Networks on Unmodified Deep Learning Processors--A Software Approach", "Flex memory: Exploiting and managing abundant off-chip optical bandwidth", "A routing algorithm for random error tolerance in network-on-chip", "You Only Search Once: A Fast Automation Framework for Single-Stage DNN/Accelerator Co-design", "Towards best-effort approximation: applying NAS to general-purpose approximate computing", "OBFS: OpenCL Based BFS Optimizations on Software Programmable FPGAs", "Reinventing Memory System Design for Many-Accelerator Architecture", "\u4e00\u79cd\u53ef\u9002\u5e94\u591a\u79cd\u5e94\u7528\u573a\u666f\u7684\u53ef\u91cd\u5851\u4f53\u7cfb\u7ed3\u6784", "\u4e00\u79cd\u9762\u5411\u591a\u52a0\u901f\u5668\u67b6\u6784\u7684\u65b0\u578b\u5185\u5b58\u7cfb\u7edf\u8bbe\u8ba1", "Reinventing Memory System Design for Many-Accelerator Architecture", "TSV Minimization for Circuit-Partitioned 3D SoC Test Wrapper Design", "\u57fa\u4e8e\u6570\u636e\u901a\u8def\u633d\u56de\u7684\u53ef\u9760\u7247\u4e0a\u7f51\u7edc\u8bbe\u8ba1\u6280\u672f", "\u53ef\u91cd\u5851\u5904\u7406\u5668: \u7528\u6237\u53ef\u5b9a\u4e49\u7684\u52a0\u901f\u5668\u4e2d\u5904\u7406\u5668\u67b6\u6784", "Performance-asymmetry-aware scheduling for Chip Multiprocessors with static core coupling", "\u4e00\u79cd\u57fa\u4e8e\u6570\u636e\u901a\u8def\u633d\u6551\u7684\u9ad8\u53ef\u9760\u7247\u4e0a\u4e92\u8054\u7f51\u7edc\u8bbe\u8ba1", "\u4e00\u79cd\u7528\u4e8e\u7247\u4e0a\u5bb9\u9519\u901a\u4fe1\u7684\u968f\u673a\u8def\u7531\u7b97\u6cd5", "Topology Reconfiguration Problem for Core-Level Redundancy in Homogeneous Chip Many-Core Processors", "Thermal-aware Task Scheduling for Communication Energy Minimization on Homogeneous NoC-based 3D MPSoCs", "Dynamic Buffer Regulator for 3D Mesh Network-on-Chip", "Variation-Aware Die-to-Die Bonding in Circuit-Partitioned 3D Integrated Circuits", "Speculative Non-Stop: A Novel Symptom-based Fault Detection Architecture for Chip Multiprocessors"], "ids": ["8cea2f5b-48cc-4bbc-bbd5-cf9634832984", "bedce9e2-e1fd-4a73-81c2-9dd9c8cd0395", "dc6ce871-e785-4b3c-aed7-3d2dc029d598", "f81d02f0-b5aa-4b4b-a7a8-61dd682c4ee1", "14c35a5a-fc9c-4405-b515-709773582e62", "1f8f1198-9761-4b94-94a6-9e21e12b07fe", "cc09a7a1-c7e4-4342-9869-1816aa347473", "18608304-65ed-4ded-abdc-f065eceeea07", "0a97509b-43c4-438a-b093-7dd5410b733b", "6133d54a-8093-4135-ba54-16ab8c41ee36", "d937f558-c411-45ad-bd1a-6cf2f5b7bbf0", "9a1a0c98-5e7f-4dc0-b95e-0021c95ddc87", "db0e8e54-57ec-4bed-b69c-15ac21dacf36", "2febd677-a7c6-4962-bb59-c1a6983359da", "7f20529b-1418-4af3-9731-ff59edc3bc7c", "7f20529b-1418-4af3-9731-ff59edc3bc7c", "58d8f1fa-7568-43a6-8580-b206c5605446", "8d190941-69df-4042-bc1b-77a571f1cd5e", "1549863c-77d4-4106-a9d7-b9c6e7807155", "8d190941-69df-4042-bc1b-77a571f1cd5e", "3086ffb3-e2f2-41cd-9dd2-9b6c0abe93bd", "0880791f-e387-48db-8cb4-473a74e531a4", "3376acbe-19c6-4df1-adb7-d5c9ccb83e72", "243230a3-1c06-486a-9bf3-e8c7d3197efd", "bfa97c0e-287d-470a-8936-6ba3d46690f1", "2333d906-8940-4677-875f-d578204ea948", "6a1cfd6e-fff4-4491-be1f-3268b47cdc84", "55588c99-b2af-4d0b-907e-4add0cd99b7f", "acc2faf4-4df3-4349-b57f-051d0ee42758", "acc2faf4-4df3-4349-b57f-051d0ee42758", "e887baa8-e1e6-4058-93d2-727bb58ca79d"]}