# Program 1: 
### Statement: <# Week 6 - SystemVerilog Assignment
- Upload the SystemVerilog programs written last lab class, in `.sv` format. The problem statements are as follows:
	1. Write a SV program for Asynchronous Reset Flip Flop
	2. Write a SV program for Synchronous Reset Flip Flop
	3. Write a SV program for 3:1 MUX
	4. Write a SV program for 2:1 MUX
	5. Write a SV program for Adder
	6. Write a SV program for Instruction Fetch Stage
	7. Write a SV program for Instruction Memory>

### Name of file:
<adder.sv>
<INS_FETCH.sv>
<MEM.sv>
<MUX.sv>
<PC.sv>

### RTL Snapshot
<adder.png>
<INS_FETCH.png>
<MEM.png>
<MUX.png>
<PC.png>
