// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "05/05/2023 21:41:26"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module part3 (
	KEY,
	SW,
	CLOCK_50,
	LEDR,
	reg0,
	reg1,
	reg2,
	reg3,
	reg4,
	reg5,
	reg6,
	reg7);
input 	[0:0] KEY;
input 	[9:0] SW;
input 	CLOCK_50;
output 	[9:0] LEDR;
output 	[15:0] reg0;
output 	[15:0] reg1;
output 	[15:0] reg2;
output 	[15:0] reg3;
output 	[15:0] reg4;
output 	[15:0] reg5;
output 	[15:0] reg6;
output 	[15:0] reg7;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[0]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[1]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[2]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[3]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[4]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[6]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[7]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[8]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[9]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[10]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[11]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[12]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[13]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[14]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg0[15]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[0]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[1]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[3]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[4]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[5]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[7]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[8]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[9]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[10]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[11]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[12]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[13]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[14]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg1[15]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[2]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[4]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[6]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[7]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[8]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[9]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[10]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[11]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[12]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[13]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[14]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg2[15]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[0]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[1]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[2]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[3]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[4]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[5]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[6]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[7]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[8]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[9]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[10]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[11]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[12]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[13]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[14]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg3[15]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[1]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[2]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[3]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[4]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[5]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[6]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[7]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[8]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[9]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[10]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[11]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[12]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[13]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[14]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg4[15]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[0]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[1]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[2]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[3]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[4]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[5]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[6]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[7]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[9]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[10]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[11]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[12]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[13]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[14]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg5[15]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[0]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[1]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[3]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[5]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[6]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[7]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[8]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[9]	=>  Location: PIN_M14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[10]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[11]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[12]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[13]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[14]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg6[15]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[1]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[2]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[3]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[4]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[5]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[6]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[7]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[8]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[9]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[10]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[11]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[12]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[13]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[14]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg7[15]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \reg0[0]~output_o ;
wire \reg0[1]~output_o ;
wire \reg0[2]~output_o ;
wire \reg0[3]~output_o ;
wire \reg0[4]~output_o ;
wire \reg0[5]~output_o ;
wire \reg0[6]~output_o ;
wire \reg0[7]~output_o ;
wire \reg0[8]~output_o ;
wire \reg0[9]~output_o ;
wire \reg0[10]~output_o ;
wire \reg0[11]~output_o ;
wire \reg0[12]~output_o ;
wire \reg0[13]~output_o ;
wire \reg0[14]~output_o ;
wire \reg0[15]~output_o ;
wire \reg1[0]~output_o ;
wire \reg1[1]~output_o ;
wire \reg1[2]~output_o ;
wire \reg1[3]~output_o ;
wire \reg1[4]~output_o ;
wire \reg1[5]~output_o ;
wire \reg1[6]~output_o ;
wire \reg1[7]~output_o ;
wire \reg1[8]~output_o ;
wire \reg1[9]~output_o ;
wire \reg1[10]~output_o ;
wire \reg1[11]~output_o ;
wire \reg1[12]~output_o ;
wire \reg1[13]~output_o ;
wire \reg1[14]~output_o ;
wire \reg1[15]~output_o ;
wire \reg2[0]~output_o ;
wire \reg2[1]~output_o ;
wire \reg2[2]~output_o ;
wire \reg2[3]~output_o ;
wire \reg2[4]~output_o ;
wire \reg2[5]~output_o ;
wire \reg2[6]~output_o ;
wire \reg2[7]~output_o ;
wire \reg2[8]~output_o ;
wire \reg2[9]~output_o ;
wire \reg2[10]~output_o ;
wire \reg2[11]~output_o ;
wire \reg2[12]~output_o ;
wire \reg2[13]~output_o ;
wire \reg2[14]~output_o ;
wire \reg2[15]~output_o ;
wire \reg3[0]~output_o ;
wire \reg3[1]~output_o ;
wire \reg3[2]~output_o ;
wire \reg3[3]~output_o ;
wire \reg3[4]~output_o ;
wire \reg3[5]~output_o ;
wire \reg3[6]~output_o ;
wire \reg3[7]~output_o ;
wire \reg3[8]~output_o ;
wire \reg3[9]~output_o ;
wire \reg3[10]~output_o ;
wire \reg3[11]~output_o ;
wire \reg3[12]~output_o ;
wire \reg3[13]~output_o ;
wire \reg3[14]~output_o ;
wire \reg3[15]~output_o ;
wire \reg4[0]~output_o ;
wire \reg4[1]~output_o ;
wire \reg4[2]~output_o ;
wire \reg4[3]~output_o ;
wire \reg4[4]~output_o ;
wire \reg4[5]~output_o ;
wire \reg4[6]~output_o ;
wire \reg4[7]~output_o ;
wire \reg4[8]~output_o ;
wire \reg4[9]~output_o ;
wire \reg4[10]~output_o ;
wire \reg4[11]~output_o ;
wire \reg4[12]~output_o ;
wire \reg4[13]~output_o ;
wire \reg4[14]~output_o ;
wire \reg4[15]~output_o ;
wire \reg5[0]~output_o ;
wire \reg5[1]~output_o ;
wire \reg5[2]~output_o ;
wire \reg5[3]~output_o ;
wire \reg5[4]~output_o ;
wire \reg5[5]~output_o ;
wire \reg5[6]~output_o ;
wire \reg5[7]~output_o ;
wire \reg5[8]~output_o ;
wire \reg5[9]~output_o ;
wire \reg5[10]~output_o ;
wire \reg5[11]~output_o ;
wire \reg5[12]~output_o ;
wire \reg5[13]~output_o ;
wire \reg5[14]~output_o ;
wire \reg5[15]~output_o ;
wire \reg6[0]~output_o ;
wire \reg6[1]~output_o ;
wire \reg6[2]~output_o ;
wire \reg6[3]~output_o ;
wire \reg6[4]~output_o ;
wire \reg6[5]~output_o ;
wire \reg6[6]~output_o ;
wire \reg6[7]~output_o ;
wire \reg6[8]~output_o ;
wire \reg6[9]~output_o ;
wire \reg6[10]~output_o ;
wire \reg6[11]~output_o ;
wire \reg6[12]~output_o ;
wire \reg6[13]~output_o ;
wire \reg6[14]~output_o ;
wire \reg6[15]~output_o ;
wire \reg7[0]~output_o ;
wire \reg7[1]~output_o ;
wire \reg7[2]~output_o ;
wire \reg7[3]~output_o ;
wire \reg7[4]~output_o ;
wire \reg7[5]~output_o ;
wire \reg7[6]~output_o ;
wire \reg7[7]~output_o ;
wire \reg7[8]~output_o ;
wire \reg7[9]~output_o ;
wire \reg7[10]~output_o ;
wire \reg7[11]~output_o ;
wire \reg7[12]~output_o ;
wire \reg7[13]~output_o ;
wire \reg7[14]~output_o ;
wire \reg7[15]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \SW[1]~input_o ;
wire \U6|Q~1_combout ;
wire \U3|Mux4~0_combout ;
wire \U3|Tstep_Q~11_combout ;
wire \U3|Tstep_Q.T5~q ;
wire \SW[9]~input_o ;
wire \U1|Q~0_combout ;
wire \U1|Q~q ;
wire \U2|Q~0_combout ;
wire \U2|Q~q ;
wire \U3|Tstep_Q~12_combout ;
wire \U3|Tstep_Q~13_combout ;
wire \U3|Tstep_Q.T0~q ;
wire \U3|Tstep_Q~17_combout ;
wire \U3|Tstep_Q.T1~q ;
wire \U3|Tstep_Q~16_combout ;
wire \U3|Tstep_Q.T2~q ;
wire \U3|Tstep_Q~14_combout ;
wire \U3|Tstep_Q.T3~q ;
wire \U3|Selector5~0_combout ;
wire \U3|reg_ADDR|Q[3]~0_combout ;
wire \SW[2]~input_o ;
wire \U6|Q~2_combout ;
wire \U3|reg_A|Q[15]~0_combout ;
wire \U3|AddSub~0_combout ;
wire \U3|reg_4|Q[2]~feeder_combout ;
wire \U3|Selector6~0_combout ;
wire \U3|Selector3~1_combout ;
wire \U3|reg_5|Q[3]~feeder_combout ;
wire \U3|decX|Y[7]~0_combout ;
wire \U3|reg_pc|Q[0]~16_combout ;
wire \U3|reg_pc|Q[4]~26 ;
wire \U3|reg_pc|Q[5]~27_combout ;
wire \U3|Mux18~6_combout ;
wire \U3|reg_pc|Q[1]~18_combout ;
wire \U3|reg_6|Q[6]~0_combout ;
wire \U3|Mux18~0_combout ;
wire \U3|reg_5|Q[5]~feeder_combout ;
wire \U3|Mux18~1_combout ;
wire \U3|Add0~22_combout ;
wire \U3|reg_A|Q[6]~feeder_combout ;
wire \U3|reg_4|Q[6]~feeder_combout ;
wire \U3|reg_pc|Q[5]~28 ;
wire \U3|reg_pc|Q[6]~29_combout ;
wire \U3|Mux17~6_combout ;
wire \U3|Mux17~0_combout ;
wire \U3|Mux17~1_combout ;
wire \U3|Add0~26_combout ;
wire \U3|Add0~24 ;
wire \U3|Add0~27_combout ;
wire \U3|ALU_and~0_combout ;
wire \U3|Add0~29_combout ;
wire \U3|reg_G|Q[3]~0_combout ;
wire \SW[6]~input_o ;
wire \U6|Q~6_combout ;
wire \U3|reg_3|Q[7]~feeder_combout ;
wire \U3|reg_3|Q[5]~0_combout ;
wire \U3|reg_1|Q[6]~0_combout ;
wire \U3|reg_2|Q[10]~0_combout ;
wire \U3|reg_0|Q[7]~feeder_combout ;
wire \U3|reg_0|Q[2]~2_combout ;
wire \U3|Mux16~2_combout ;
wire \U3|Mux16~3_combout ;
wire \U3|Mux23~7_combout ;
wire \U3|Mux23~8_combout ;
wire \SW[7]~input_o ;
wire \U6|Q~7_combout ;
wire \U3|reg_DOUT|Q[1]~feeder_combout ;
wire \U3|reg_DOUT|Q[3]~0_combout ;
wire \U3|reg_DOUT|Q[2]~feeder_combout ;
wire \U3|reg_DOUT|Q[3]~feeder_combout ;
wire \U3|reg_DOUT|Q[4]~feeder_combout ;
wire \U3|reg_DOUT|Q[5]~feeder_combout ;
wire \U3|reg_DOUT|Q[6]~feeder_combout ;
wire \U3|reg_DOUT|Q[7]~feeder_combout ;
wire \U3|reg_3|Q[8]~feeder_combout ;
wire \U3|reg_0|Q[8]~feeder_combout ;
wire \U3|Mux15~2_combout ;
wire \U3|Mux15~3_combout ;
wire \U3|reg_pc|Q[6]~30 ;
wire \U3|reg_pc|Q[7]~31_combout ;
wire \U3|reg_5|Q[7]~feeder_combout ;
wire \U3|Mux16~0_combout ;
wire \U3|Mux16~1_combout ;
wire \U3|Mux16~6_combout ;
wire \U3|reg_pc|Q[7]~32 ;
wire \U3|reg_pc|Q[8]~33_combout ;
wire \U3|Add0~34_combout ;
wire \U3|Add0~30_combout ;
wire \U3|Add0~28 ;
wire \U3|Add0~32 ;
wire \U3|Add0~35_combout ;
wire \U3|Add0~37_combout ;
wire \U3|reg_1|Q[9]~feeder_combout ;
wire \U3|reg_0|Q[9]~feeder_combout ;
wire \U3|Mux14~2_combout ;
wire \U3|Mux14~3_combout ;
wire \U3|reg_4|Q[9]~feeder_combout ;
wire \U3|reg_pc|Q[8]~34 ;
wire \U3|reg_pc|Q[9]~35_combout ;
wire \U3|Add0~38_combout ;
wire \U3|Add0~36 ;
wire \U3|Add0~39_combout ;
wire \U3|Add0~41_combout ;
wire \DIN[9]~9_combout ;
wire \U3|Mux14~5_combout ;
wire \SW[8]~input_o ;
wire \U6|Q~8_combout ;
wire \U3|reg_0|Q[10]~feeder_combout ;
wire \U3|Mux13~2_combout ;
wire \U3|reg_3|Q[10]~feeder_combout ;
wire \U3|Mux13~3_combout ;
wire \U3|reg_4|Q[10]~feeder_combout ;
wire \U3|reg_pc|Q[9]~36 ;
wire \U3|reg_pc|Q[10]~37_combout ;
wire \U3|Mux13~7_combout ;
wire \U3|Mux13~0_combout ;
wire \U3|Mux13~1_combout ;
wire \U3|Mux13~4_combout ;
wire \U3|Add0~42_combout ;
wire \U3|Add0~40 ;
wire \U3|Add0~43_combout ;
wire \U3|Add0~45_combout ;
wire \U3|Mux13~5_combout ;
wire \DIN[10]~10_combout ;
wire \U3|Mux13~6_combout ;
wire \U3|reg_0|Q~12_combout ;
wire \U3|reg_DOUT|Q[10]~feeder_combout ;
wire \U3|reg_4|Q[11]~feeder_combout ;
wire \U3|reg_pc|Q[10]~38 ;
wire \U3|reg_pc|Q[11]~39_combout ;
wire \SW[3]~input_o ;
wire \U6|Q~3_combout ;
wire \U3|reg_DOUT|Q[12]~feeder_combout ;
wire \U3|reg_pc|Q[11]~40 ;
wire \U3|reg_pc|Q[12]~41_combout ;
wire \U3|reg_DOUT|Q[14]~feeder_combout ;
wire \U3|reg_pc|Q[13]~44 ;
wire \U3|reg_pc|Q[14]~45_combout ;
wire \DIN[14]~14_combout ;
wire \U3|Add0~58_combout ;
wire \DIN[13]~13_combout ;
wire \SW[5]~input_o ;
wire \U6|Q~5_combout ;
wire \DIN[5]~5_combout ;
wire \U3|reg_IR|Q~13_combout ;
wire \U3|reg_IR|Q[3]~1_combout ;
wire \U3|Mux10~5_combout ;
wire \U3|Mux10~7_combout ;
wire \U3|Add0~50_combout ;
wire \U3|Add0~46_combout ;
wire \U3|Add0~44 ;
wire \U3|Add0~48 ;
wire \U3|Add0~52 ;
wire \U3|Add0~55_combout ;
wire \U3|Add0~57_combout ;
wire \U3|Mux10~6_combout ;
wire \U3|Add0~54_combout ;
wire \U3|Add0~56 ;
wire \U3|Add0~59_combout ;
wire \U3|Add0~61_combout ;
wire \U3|Mux9~5_combout ;
wire \U3|Mux9~6_combout ;
wire \U3|Mux9~7_combout ;
wire \U3|reg_pc|Q[14]~46 ;
wire \U3|reg_pc|Q[15]~47_combout ;
wire \U3|Add0~62_combout ;
wire \U3|Add0~60 ;
wire \U3|Add0~63_combout ;
wire \U3|Add0~65_combout ;
wire \U3|reg_IR|Q~15_combout ;
wire \DIN[15]~15_combout ;
wire \U3|Mux8~5_combout ;
wire \U3|Mux8~6_combout ;
wire \U3|Mux8~7_combout ;
wire \U3|Mux8~0_combout ;
wire \U3|reg_4|Q[15]~feeder_combout ;
wire \U3|Mux8~1_combout ;
wire \U3|reg_3|Q[15]~feeder_combout ;
wire \U3|reg_0|Q[15]~feeder_combout ;
wire \U3|Mux8~2_combout ;
wire \U3|Mux8~3_combout ;
wire \U3|Mux8~4_combout ;
wire \U3|reg_0|Q~17_combout ;
wire \SW[4]~input_o ;
wire \U6|Q~4_combout ;
wire \DIN[4]~4_combout ;
wire \U3|reg_IR|Q~12_combout ;
wire \U3|Add0~51_combout ;
wire \U3|Add0~53_combout ;
wire \U3|Mux11~5_combout ;
wire \DIN[12]~12_combout ;
wire \U3|Mux11~6_combout ;
wire \U3|Mux11~7_combout ;
wire \U3|reg_pc|Q[12]~42 ;
wire \U3|reg_pc|Q[13]~43_combout ;
wire \U3|Mux10~0_combout ;
wire \U3|reg_4|Q[13]~feeder_combout ;
wire \U3|Mux10~1_combout ;
wire \U3|reg_0|Q[13]~feeder_combout ;
wire \U3|Mux10~2_combout ;
wire \U3|reg_1|Q[13]~feeder_combout ;
wire \U3|Mux10~3_combout ;
wire \U3|Mux10~4_combout ;
wire \U3|reg_0|Q~15_combout ;
wire \DIN[3]~3_combout ;
wire \U3|reg_IR|Q~11_combout ;
wire \DIN[11]~11_combout ;
wire \U3|Mux12~5_combout ;
wire \U3|Add0~47_combout ;
wire \U3|Add0~49_combout ;
wire \U3|Mux12~6_combout ;
wire \U3|Mux12~7_combout ;
wire \U3|Mux12~0_combout ;
wire \U3|Mux12~1_combout ;
wire \U3|reg_1|Q[11]~feeder_combout ;
wire \U3|reg_0|Q[11]~feeder_combout ;
wire \U3|Mux12~2_combout ;
wire \U3|Mux12~3_combout ;
wire \U3|Mux12~4_combout ;
wire \U3|reg_0|Q~13_combout ;
wire \DIN[8]~8_combout ;
wire \U3|reg_IR|Q~16_combout ;
wire \U3|Mux14~6_combout ;
wire \U3|Mux14~7_combout ;
wire \U3|Mux14~0_combout ;
wire \U3|Mux14~1_combout ;
wire \U3|Mux14~4_combout ;
wire \U3|reg_0|Q~11_combout ;
wire \SW[0]~input_o ;
wire \U6|Q~0_combout ;
wire \DIN[0]~0_combout ;
wire \U3|reg_IR|Q~8_combout ;
wire \U3|Mux15~5_combout ;
wire \U3|Mux15~6_combout ;
wire \U3|Mux15~7_combout ;
wire \U3|Mux15~0_combout ;
wire \U3|reg_4|Q[8]~feeder_combout ;
wire \U3|Mux15~1_combout ;
wire \U3|Mux15~4_combout ;
wire \U3|reg_0|Q~10_combout ;
wire \U3|reg_DOUT|Q[8]~feeder_combout ;
wire \DIN[7]~7_combout ;
wire \U3|Mux16~4_combout ;
wire \U3|Add0~31_combout ;
wire \U3|Add0~33_combout ;
wire \U3|Mux16~5_combout ;
wire \U3|reg_0|Q~9_combout ;
wire \U3|reg_ADDR|Q[7]~feeder_combout ;
wire \DIN[6]~6_combout ;
wire \U3|reg_IR|Q~14_combout ;
wire \U3|reg_0|Q[6]~feeder_combout ;
wire \U3|Mux17~2_combout ;
wire \U3|reg_3|Q[6]~feeder_combout ;
wire \U3|Mux17~3_combout ;
wire \U3|Mux17~4_combout ;
wire \U3|Mux17~5_combout ;
wire \U3|reg_0|Q~8_combout ;
wire \U3|reg_ADDR|Q[6]~feeder_combout ;
wire \U3|reg_IR|Q~4_combout ;
wire \U3|Selector3~4_combout ;
wire \U3|Selector3~0_combout ;
wire \U3|Selector4~0_combout ;
wire \U3|Selector3~5_combout ;
wire \U3|Mux23~4_combout ;
wire \U3|reg_3|Q[4]~feeder_combout ;
wire \U3|reg_0|Q[4]~feeder_combout ;
wire \U3|Mux19~2_combout ;
wire \U3|Mux19~3_combout ;
wire \U3|Mux19~4_combout ;
wire \U3|Mux19~6_combout ;
wire \U3|Mux20~8_combout ;
wire \U3|reg_5|Q[1]~feeder_combout ;
wire \U3|Mux22~2_combout ;
wire \U3|Mux22~3_combout ;
wire \U3|reg_3|Q[1]~feeder_combout ;
wire \U3|reg_0|Q[1]~feeder_combout ;
wire \U3|Mux22~4_combout ;
wire \U3|Mux22~5_combout ;
wire \U3|Mux22~6_combout ;
wire \U3|reg_A|Q[1]~feeder_combout ;
wire \U3|Mux23~2_combout ;
wire \U3|reg_4|Q[0]~feeder_combout ;
wire \U3|Mux23~3_combout ;
wire \U3|Add0~0_combout ;
wire \U3|Decoder8~0_combout ;
wire \U3|Add0~2_cout ;
wire \U3|Add0~4 ;
wire \U3|Add0~7_combout ;
wire \U3|Mux22~8_combout ;
wire \U3|Add0~9_combout ;
wire \U3|Mux22~7_combout ;
wire \U3|Add0~6_combout ;
wire \U3|Add0~8 ;
wire \U3|Add0~12 ;
wire \U3|Add0~15_combout ;
wire \U3|Add0~17_combout ;
wire \U3|reg_0|Q[3]~feeder_combout ;
wire \U3|Mux20~4_combout ;
wire \U3|reg_3|Q[3]~feeder_combout ;
wire \U3|Mux20~5_combout ;
wire \U3|Mux20~6_combout ;
wire \U3|Mux20~7_combout ;
wire \U3|Add0~14_combout ;
wire \U3|Add0~16 ;
wire \U3|Add0~19_combout ;
wire \U3|Add0~21_combout ;
wire \U3|Mux19~5_combout ;
wire \U3|Add0~18_combout ;
wire \U3|Add0~20 ;
wire \U3|Add0~23_combout ;
wire \U3|Add0~25_combout ;
wire \U3|reg_3|Q[5]~feeder_combout ;
wire \U3|reg_0|Q[5]~feeder_combout ;
wire \U3|Mux18~2_combout ;
wire \U3|Mux18~3_combout ;
wire \U3|Mux18~4_combout ;
wire \U3|Mux18~5_combout ;
wire \U3|reg_0|Q~7_combout ;
wire \U3|reg_ADDR|Q[5]~feeder_combout ;
wire \U3|reg_IR|Q~9_combout ;
wire \U3|decX|Y[7]~1_combout ;
wire \U3|reg_pc|Q[0]~17 ;
wire \U3|reg_pc|Q[1]~19_combout ;
wire \U3|reg_pc|Q[1]~20 ;
wire \U3|reg_pc|Q[2]~21_combout ;
wire \U3|Mux21~8_combout ;
wire \U3|reg_pc|Q[2]~22 ;
wire \U3|reg_pc|Q[3]~23_combout ;
wire \U3|reg_pc|Q[3]~24 ;
wire \U3|reg_pc|Q[4]~25_combout ;
wire \U3|Mux19~0_combout ;
wire \U3|reg_4|Q[4]~feeder_combout ;
wire \U3|Mux19~1_combout ;
wire \U3|reg_0|Q~6_combout ;
wire \U3|reg_ADDR|Q[4]~feeder_combout ;
wire \U3|reg_IR|Q~5_combout ;
wire \U3|reg_5|Q[2]~0_combout ;
wire \U3|Mux20~2_combout ;
wire \U3|Mux20~3_combout ;
wire \U3|reg_0|Q~5_combout ;
wire \U3|reg_ADDR|Q[3]~feeder_combout ;
wire \U3|reg_IR|Q~7_combout ;
wire \U3|reg_0|Q[2]~1_combout ;
wire \U3|reg_4|Q[5]~0_combout ;
wire \U3|Mux21~2_combout ;
wire \U3|Mux21~3_combout ;
wire \U3|Add0~10_combout ;
wire \U3|Add0~11_combout ;
wire \U3|Add0~13_combout ;
wire \U3|reg_3|Q[2]~feeder_combout ;
wire \U3|reg_0|Q[2]~feeder_combout ;
wire \U3|Mux21~4_combout ;
wire \U3|Mux21~5_combout ;
wire \U3|Mux21~6_combout ;
wire \U3|Mux21~7_combout ;
wire \U3|reg_0|Q~4_combout ;
wire \U3|reg_ADDR|Q[2]~feeder_combout ;
wire \DIN[2]~2_combout ;
wire \U3|reg_IR|Q~10_combout ;
wire \U3|Selector2~2_combout ;
wire \U3|Selector2~0_combout ;
wire \U3|Selector2~1_combout ;
wire \U3|Selector2~3_combout ;
wire \U3|Mux23~11_combout ;
wire \U3|reg_0|Q~3_combout ;
wire \U3|reg_ADDR|Q[1]~feeder_combout ;
wire \U3|reg_IR|Q~0_combout ;
wire \U3|Selector7~0_combout ;
wire \U3|Selector7~1_combout ;
wire \U3|Selector7~2_combout ;
wire \U3|Tstep_Q~15_combout ;
wire \U3|Tstep_Q.T4~q ;
wire \U3|reg_W|Q~0_combout ;
wire \U3|reg_W|Q~q ;
wire \comb~0_combout ;
wire \DIN[1]~1_combout ;
wire \U3|reg_IR|Q~6_combout ;
wire \U3|Selector3~7_combout ;
wire \U3|Selector3~8_combout ;
wire \U3|reg_0|Q[14]~feeder_combout ;
wire \U3|Mux9~2_combout ;
wire \U3|reg_3|Q[14]~feeder_combout ;
wire \U3|Mux9~3_combout ;
wire \U3|Mux9~0_combout ;
wire \U3|reg_4|Q[14]~feeder_combout ;
wire \U3|Mux9~1_combout ;
wire \U3|Mux9~4_combout ;
wire \U3|reg_0|Q~16_combout ;
wire \U3|reg_ADDR|Q[14]~feeder_combout ;
wire \U3|reg_ADDR|Q[15]~feeder_combout ;
wire \Equal0~0_combout ;
wire \U3|reg_IR|Q~2_combout ;
wire \U3|Selector3~3_combout ;
wire \U3|Selector3~6_combout ;
wire \U3|Selector4~1_combout ;
wire \U3|Selector4~2_combout ;
wire \U3|reg_0|Q[12]~feeder_combout ;
wire \U3|Mux11~2_combout ;
wire \U3|reg_3|Q[12]~feeder_combout ;
wire \U3|Mux11~3_combout ;
wire \U3|reg_4|Q[12]~feeder_combout ;
wire \U3|Mux11~0_combout ;
wire \U3|Mux11~1_combout ;
wire \U3|Mux11~4_combout ;
wire \U3|reg_0|Q~14_combout ;
wire \U3|reg_ADDR|Q[12]~feeder_combout ;
wire \U3|reg_IR|Q~3_combout ;
wire \U3|Selector3~2_combout ;
wire \U3|Selector1~0_combout ;
wire \U3|Selector1~1_combout ;
wire \U3|Mux23~12_combout ;
wire \U3|Add0~3_combout ;
wire \U3|Add0~5_combout ;
wire \U3|reg_1|Q[0]~feeder_combout ;
wire \U3|Mux23~5_combout ;
wire \U3|reg_0|Q[0]~feeder_combout ;
wire \U3|Mux23~6_combout ;
wire \U3|Mux23~9_combout ;
wire \U3|Mux23~10_combout ;
wire \U3|reg_0|Q~0_combout ;
wire \U3|reg_DOUT|Q[0]~feeder_combout ;
wire \U5|Q~0_combout ;
wire \U5|Q[0]~1_combout ;
wire \U5|Q~2_combout ;
wire \U5|Q~3_combout ;
wire \U5|Q~4_combout ;
wire \U5|Q~5_combout ;
wire \U5|Q~6_combout ;
wire \U5|Q~7_combout ;
wire \U5|Q~8_combout ;
wire \U5|Q~9_combout ;
wire [15:0] \U3|reg_pc|Q ;
wire [15:0] \U3|reg_G|Q ;
wire [15:0] \U4|altsyncram_component|auto_generated|q_a ;
wire [15:0] \U3|reg_1|Q ;
wire [8:0] \U5|Q ;
wire [15:0] \U3|reg_4|Q ;
wire [15:0] \U3|reg_0|Q ;
wire [15:0] \U3|reg_2|Q ;
wire [15:0] \U3|reg_3|Q ;
wire [15:0] \U3|reg_ADDR|Q ;
wire [15:0] \U3|reg_5|Q ;
wire [15:0] \U3|reg_IR|Q ;
wire [15:0] \U3|reg_6|Q ;
wire [15:0] \U3|reg_DOUT|Q ;
wire [8:0] \U6|Q ;
wire [15:0] \U3|reg_A|Q ;

wire [17:0] \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \U4|altsyncram_component|auto_generated|q_a [0] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \U4|altsyncram_component|auto_generated|q_a [1] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \U4|altsyncram_component|auto_generated|q_a [2] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \U4|altsyncram_component|auto_generated|q_a [3] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \U4|altsyncram_component|auto_generated|q_a [4] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \U4|altsyncram_component|auto_generated|q_a [5] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \U4|altsyncram_component|auto_generated|q_a [6] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \U4|altsyncram_component|auto_generated|q_a [7] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \U4|altsyncram_component|auto_generated|q_a [8] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \U4|altsyncram_component|auto_generated|q_a [9] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \U4|altsyncram_component|auto_generated|q_a [10] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \U4|altsyncram_component|auto_generated|q_a [11] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \U4|altsyncram_component|auto_generated|q_a [12] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \U4|altsyncram_component|auto_generated|q_a [13] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \U4|altsyncram_component|auto_generated|q_a [14] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \U4|altsyncram_component|auto_generated|q_a [15] = \U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y48_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\U5|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\U5|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\U5|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\U5|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\U5|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\U5|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\U5|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\U5|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\U5|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\U2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \reg0[0]~output (
	.i(\U3|reg_0|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[0]~output .bus_hold = "false";
defparam \reg0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N23
fiftyfivenm_io_obuf \reg0[1]~output (
	.i(\U3|reg_0|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[1]~output .bus_hold = "false";
defparam \reg0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \reg0[2]~output (
	.i(\U3|reg_0|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[2]~output .bus_hold = "false";
defparam \reg0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \reg0[3]~output (
	.i(\U3|reg_0|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[3]~output .bus_hold = "false";
defparam \reg0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \reg0[4]~output (
	.i(\U3|reg_0|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[4]~output .bus_hold = "false";
defparam \reg0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \reg0[5]~output (
	.i(\U3|reg_0|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[5]~output .bus_hold = "false";
defparam \reg0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \reg0[6]~output (
	.i(\U3|reg_0|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[6]~output .bus_hold = "false";
defparam \reg0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \reg0[7]~output (
	.i(\U3|reg_0|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[7]~output .bus_hold = "false";
defparam \reg0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N16
fiftyfivenm_io_obuf \reg0[8]~output (
	.i(\U3|reg_0|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[8]~output .bus_hold = "false";
defparam \reg0[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \reg0[9]~output (
	.i(\U3|reg_0|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[9]~output .bus_hold = "false";
defparam \reg0[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N9
fiftyfivenm_io_obuf \reg0[10]~output (
	.i(\U3|reg_0|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[10]~output .bus_hold = "false";
defparam \reg0[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \reg0[11]~output (
	.i(\U3|reg_0|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[11]~output .bus_hold = "false";
defparam \reg0[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \reg0[12]~output (
	.i(\U3|reg_0|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[12]~output .bus_hold = "false";
defparam \reg0[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \reg0[13]~output (
	.i(\U3|reg_0|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[13]~output .bus_hold = "false";
defparam \reg0[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \reg0[14]~output (
	.i(\U3|reg_0|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[14]~output .bus_hold = "false";
defparam \reg0[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \reg0[15]~output (
	.i(\U3|reg_0|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg0[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg0[15]~output .bus_hold = "false";
defparam \reg0[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N30
fiftyfivenm_io_obuf \reg1[0]~output (
	.i(\U3|reg_1|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[0]~output .bus_hold = "false";
defparam \reg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N9
fiftyfivenm_io_obuf \reg1[1]~output (
	.i(\U3|reg_1|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[1]~output .bus_hold = "false";
defparam \reg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \reg1[2]~output (
	.i(\U3|reg_1|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[2]~output .bus_hold = "false";
defparam \reg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \reg1[3]~output (
	.i(\U3|reg_1|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[3]~output .bus_hold = "false";
defparam \reg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \reg1[4]~output (
	.i(\U3|reg_1|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[4]~output .bus_hold = "false";
defparam \reg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \reg1[5]~output (
	.i(\U3|reg_1|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[5]~output .bus_hold = "false";
defparam \reg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \reg1[6]~output (
	.i(\U3|reg_1|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[6]~output .bus_hold = "false";
defparam \reg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N16
fiftyfivenm_io_obuf \reg1[7]~output (
	.i(\U3|reg_1|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[7]~output .bus_hold = "false";
defparam \reg1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N2
fiftyfivenm_io_obuf \reg1[8]~output (
	.i(\U3|reg_1|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[8]~output .bus_hold = "false";
defparam \reg1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \reg1[9]~output (
	.i(\U3|reg_1|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[9]~output .bus_hold = "false";
defparam \reg1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N23
fiftyfivenm_io_obuf \reg1[10]~output (
	.i(\U3|reg_1|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[10]~output .bus_hold = "false";
defparam \reg1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \reg1[11]~output (
	.i(\U3|reg_1|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[11]~output .bus_hold = "false";
defparam \reg1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N23
fiftyfivenm_io_obuf \reg1[12]~output (
	.i(\U3|reg_1|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[12]~output .bus_hold = "false";
defparam \reg1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N2
fiftyfivenm_io_obuf \reg1[13]~output (
	.i(\U3|reg_1|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[13]~output .bus_hold = "false";
defparam \reg1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \reg1[14]~output (
	.i(\U3|reg_1|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[14]~output .bus_hold = "false";
defparam \reg1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \reg1[15]~output (
	.i(\U3|reg_1|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg1[15]~output .bus_hold = "false";
defparam \reg1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \reg2[0]~output (
	.i(\U3|reg_2|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[0]~output .bus_hold = "false";
defparam \reg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N30
fiftyfivenm_io_obuf \reg2[1]~output (
	.i(\U3|reg_2|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[1]~output .bus_hold = "false";
defparam \reg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \reg2[2]~output (
	.i(\U3|reg_2|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[2]~output .bus_hold = "false";
defparam \reg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N23
fiftyfivenm_io_obuf \reg2[3]~output (
	.i(\U3|reg_2|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[3]~output .bus_hold = "false";
defparam \reg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \reg2[4]~output (
	.i(\U3|reg_2|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[4]~output .bus_hold = "false";
defparam \reg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \reg2[5]~output (
	.i(\U3|reg_2|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[5]~output .bus_hold = "false";
defparam \reg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \reg2[6]~output (
	.i(\U3|reg_2|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[6]~output .bus_hold = "false";
defparam \reg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y36_N24
fiftyfivenm_io_obuf \reg2[7]~output (
	.i(\U3|reg_2|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[7]~output .bus_hold = "false";
defparam \reg2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \reg2[8]~output (
	.i(\U3|reg_2|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[8]~output .bus_hold = "false";
defparam \reg2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \reg2[9]~output (
	.i(\U3|reg_2|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[9]~output .bus_hold = "false";
defparam \reg2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \reg2[10]~output (
	.i(\U3|reg_2|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[10]~output .bus_hold = "false";
defparam \reg2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \reg2[11]~output (
	.i(\U3|reg_2|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[11]~output .bus_hold = "false";
defparam \reg2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
fiftyfivenm_io_obuf \reg2[12]~output (
	.i(\U3|reg_2|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[12]~output .bus_hold = "false";
defparam \reg2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N9
fiftyfivenm_io_obuf \reg2[13]~output (
	.i(\U3|reg_2|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[13]~output .bus_hold = "false";
defparam \reg2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N23
fiftyfivenm_io_obuf \reg2[14]~output (
	.i(\U3|reg_2|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[14]~output .bus_hold = "false";
defparam \reg2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \reg2[15]~output (
	.i(\U3|reg_2|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg2[15]~output .bus_hold = "false";
defparam \reg2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \reg3[0]~output (
	.i(\U3|reg_3|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[0]~output .bus_hold = "false";
defparam \reg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \reg3[1]~output (
	.i(\U3|reg_3|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[1]~output .bus_hold = "false";
defparam \reg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \reg3[2]~output (
	.i(\U3|reg_3|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[2]~output .bus_hold = "false";
defparam \reg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N30
fiftyfivenm_io_obuf \reg3[3]~output (
	.i(\U3|reg_3|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[3]~output .bus_hold = "false";
defparam \reg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N16
fiftyfivenm_io_obuf \reg3[4]~output (
	.i(\U3|reg_3|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[4]~output .bus_hold = "false";
defparam \reg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \reg3[5]~output (
	.i(\U3|reg_3|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[5]~output .bus_hold = "false";
defparam \reg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \reg3[6]~output (
	.i(\U3|reg_3|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[6]~output .bus_hold = "false";
defparam \reg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \reg3[7]~output (
	.i(\U3|reg_3|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[7]~output .bus_hold = "false";
defparam \reg3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N23
fiftyfivenm_io_obuf \reg3[8]~output (
	.i(\U3|reg_3|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[8]~output .bus_hold = "false";
defparam \reg3[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \reg3[9]~output (
	.i(\U3|reg_3|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[9]~output .bus_hold = "false";
defparam \reg3[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \reg3[10]~output (
	.i(\U3|reg_3|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[10]~output .bus_hold = "false";
defparam \reg3[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N2
fiftyfivenm_io_obuf \reg3[11]~output (
	.i(\U3|reg_3|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[11]~output .bus_hold = "false";
defparam \reg3[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \reg3[12]~output (
	.i(\U3|reg_3|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[12]~output .bus_hold = "false";
defparam \reg3[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \reg3[13]~output (
	.i(\U3|reg_3|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[13]~output .bus_hold = "false";
defparam \reg3[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \reg3[14]~output (
	.i(\U3|reg_3|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[14]~output .bus_hold = "false";
defparam \reg3[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y39_N16
fiftyfivenm_io_obuf \reg3[15]~output (
	.i(\U3|reg_3|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg3[15]~output .bus_hold = "false";
defparam \reg3[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \reg4[0]~output (
	.i(\U3|reg_4|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[0]~output .bus_hold = "false";
defparam \reg4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \reg4[1]~output (
	.i(\U3|reg_4|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[1]~output .bus_hold = "false";
defparam \reg4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N23
fiftyfivenm_io_obuf \reg4[2]~output (
	.i(\U3|reg_4|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[2]~output .bus_hold = "false";
defparam \reg4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N2
fiftyfivenm_io_obuf \reg4[3]~output (
	.i(\U3|reg_4|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[3]~output .bus_hold = "false";
defparam \reg4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \reg4[4]~output (
	.i(\U3|reg_4|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[4]~output .bus_hold = "false";
defparam \reg4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \reg4[5]~output (
	.i(\U3|reg_4|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[5]~output .bus_hold = "false";
defparam \reg4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \reg4[6]~output (
	.i(\U3|reg_4|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[6]~output .bus_hold = "false";
defparam \reg4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \reg4[7]~output (
	.i(\U3|reg_4|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[7]~output .bus_hold = "false";
defparam \reg4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \reg4[8]~output (
	.i(\U3|reg_4|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[8]~output .bus_hold = "false";
defparam \reg4[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N16
fiftyfivenm_io_obuf \reg4[9]~output (
	.i(\U3|reg_4|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[9]~output .bus_hold = "false";
defparam \reg4[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \reg4[10]~output (
	.i(\U3|reg_4|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[10]~output .bus_hold = "false";
defparam \reg4[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \reg4[11]~output (
	.i(\U3|reg_4|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[11]~output .bus_hold = "false";
defparam \reg4[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N9
fiftyfivenm_io_obuf \reg4[12]~output (
	.i(\U3|reg_4|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[12]~output .bus_hold = "false";
defparam \reg4[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \reg4[13]~output (
	.i(\U3|reg_4|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[13]~output .bus_hold = "false";
defparam \reg4[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N2
fiftyfivenm_io_obuf \reg4[14]~output (
	.i(\U3|reg_4|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[14]~output .bus_hold = "false";
defparam \reg4[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
fiftyfivenm_io_obuf \reg4[15]~output (
	.i(\U3|reg_4|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg4[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg4[15]~output .bus_hold = "false";
defparam \reg4[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
fiftyfivenm_io_obuf \reg5[0]~output (
	.i(\U3|reg_5|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[0]~output .bus_hold = "false";
defparam \reg5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \reg5[1]~output (
	.i(\U3|reg_5|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[1]~output .bus_hold = "false";
defparam \reg5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N16
fiftyfivenm_io_obuf \reg5[2]~output (
	.i(\U3|reg_5|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[2]~output .bus_hold = "false";
defparam \reg5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \reg5[3]~output (
	.i(\U3|reg_5|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[3]~output .bus_hold = "false";
defparam \reg5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N2
fiftyfivenm_io_obuf \reg5[4]~output (
	.i(\U3|reg_5|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[4]~output .bus_hold = "false";
defparam \reg5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N2
fiftyfivenm_io_obuf \reg5[5]~output (
	.i(\U3|reg_5|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[5]~output .bus_hold = "false";
defparam \reg5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N16
fiftyfivenm_io_obuf \reg5[6]~output (
	.i(\U3|reg_5|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[6]~output .bus_hold = "false";
defparam \reg5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N9
fiftyfivenm_io_obuf \reg5[7]~output (
	.i(\U3|reg_5|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[7]~output .bus_hold = "false";
defparam \reg5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \reg5[8]~output (
	.i(\U3|reg_5|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[8]~output .bus_hold = "false";
defparam \reg5[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \reg5[9]~output (
	.i(\U3|reg_5|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[9]~output .bus_hold = "false";
defparam \reg5[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \reg5[10]~output (
	.i(\U3|reg_5|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[10]~output .bus_hold = "false";
defparam \reg5[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N16
fiftyfivenm_io_obuf \reg5[11]~output (
	.i(\U3|reg_5|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[11]~output .bus_hold = "false";
defparam \reg5[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \reg5[12]~output (
	.i(\U3|reg_5|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[12]~output .bus_hold = "false";
defparam \reg5[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N9
fiftyfivenm_io_obuf \reg5[13]~output (
	.i(\U3|reg_5|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[13]~output .bus_hold = "false";
defparam \reg5[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N9
fiftyfivenm_io_obuf \reg5[14]~output (
	.i(\U3|reg_5|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[14]~output .bus_hold = "false";
defparam \reg5[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N23
fiftyfivenm_io_obuf \reg5[15]~output (
	.i(\U3|reg_5|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg5[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg5[15]~output .bus_hold = "false";
defparam \reg5[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N16
fiftyfivenm_io_obuf \reg6[0]~output (
	.i(\U3|reg_6|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[0]~output .bus_hold = "false";
defparam \reg6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \reg6[1]~output (
	.i(\U3|reg_6|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[1]~output .bus_hold = "false";
defparam \reg6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \reg6[2]~output (
	.i(\U3|reg_6|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[2]~output .bus_hold = "false";
defparam \reg6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \reg6[3]~output (
	.i(\U3|reg_6|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[3]~output .bus_hold = "false";
defparam \reg6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \reg6[4]~output (
	.i(\U3|reg_6|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[4]~output .bus_hold = "false";
defparam \reg6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \reg6[5]~output (
	.i(\U3|reg_6|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[5]~output .bus_hold = "false";
defparam \reg6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N24
fiftyfivenm_io_obuf \reg6[6]~output (
	.i(\U3|reg_6|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[6]~output .bus_hold = "false";
defparam \reg6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N23
fiftyfivenm_io_obuf \reg6[7]~output (
	.i(\U3|reg_6|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[7]~output .bus_hold = "false";
defparam \reg6[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \reg6[8]~output (
	.i(\U3|reg_6|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[8]~output .bus_hold = "false";
defparam \reg6[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N16
fiftyfivenm_io_obuf \reg6[9]~output (
	.i(\U3|reg_6|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[9]~output .bus_hold = "false";
defparam \reg6[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \reg6[10]~output (
	.i(\U3|reg_6|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[10]~output .bus_hold = "false";
defparam \reg6[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \reg6[11]~output (
	.i(\U3|reg_6|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[11]~output .bus_hold = "false";
defparam \reg6[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N23
fiftyfivenm_io_obuf \reg6[12]~output (
	.i(\U3|reg_6|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[12]~output .bus_hold = "false";
defparam \reg6[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \reg6[13]~output (
	.i(\U3|reg_6|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[13]~output .bus_hold = "false";
defparam \reg6[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \reg6[14]~output (
	.i(\U3|reg_6|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[14]~output .bus_hold = "false";
defparam \reg6[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \reg6[15]~output (
	.i(\U3|reg_6|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg6[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg6[15]~output .bus_hold = "false";
defparam \reg6[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y31_N16
fiftyfivenm_io_obuf \reg7[0]~output (
	.i(\U3|reg_pc|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[0]~output .bus_hold = "false";
defparam \reg7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \reg7[1]~output (
	.i(\U3|reg_pc|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[1]~output .bus_hold = "false";
defparam \reg7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \reg7[2]~output (
	.i(\U3|reg_pc|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[2]~output .bus_hold = "false";
defparam \reg7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N9
fiftyfivenm_io_obuf \reg7[3]~output (
	.i(\U3|reg_pc|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[3]~output .bus_hold = "false";
defparam \reg7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N9
fiftyfivenm_io_obuf \reg7[4]~output (
	.i(\U3|reg_pc|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[4]~output .bus_hold = "false";
defparam \reg7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N9
fiftyfivenm_io_obuf \reg7[5]~output (
	.i(\U3|reg_pc|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[5]~output .bus_hold = "false";
defparam \reg7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \reg7[6]~output (
	.i(\U3|reg_pc|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[6]~output .bus_hold = "false";
defparam \reg7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \reg7[7]~output (
	.i(\U3|reg_pc|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[7]~output .bus_hold = "false";
defparam \reg7[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \reg7[8]~output (
	.i(\U3|reg_pc|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[8]~output .bus_hold = "false";
defparam \reg7[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \reg7[9]~output (
	.i(\U3|reg_pc|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[9]~output .bus_hold = "false";
defparam \reg7[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \reg7[10]~output (
	.i(\U3|reg_pc|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[10]~output .bus_hold = "false";
defparam \reg7[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N23
fiftyfivenm_io_obuf \reg7[11]~output (
	.i(\U3|reg_pc|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[11]~output .bus_hold = "false";
defparam \reg7[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N9
fiftyfivenm_io_obuf \reg7[12]~output (
	.i(\U3|reg_pc|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[12]~output .bus_hold = "false";
defparam \reg7[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \reg7[13]~output (
	.i(\U3|reg_pc|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[13]~output .bus_hold = "false";
defparam \reg7[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \reg7[14]~output (
	.i(\U3|reg_pc|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[14]~output .bus_hold = "false";
defparam \reg7[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \reg7[15]~output (
	.i(\U3|reg_pc|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg7[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg7[15]~output .bus_hold = "false";
defparam \reg7[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .listen_to_nsleep_signal = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N4
fiftyfivenm_lcell_comb \U6|Q~1 (
// Equation(s):
// \U6|Q~1_combout  = (\KEY[0]~input_o  & \SW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\U6|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \U6|Q~1 .lut_mask = 16'hF000;
defparam \U6|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N17
dffeas \U6|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U6|Q~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|Q[1] .is_wysiwyg = "true";
defparam \U6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N4
fiftyfivenm_lcell_comb \U3|Mux4~0 (
// Equation(s):
// \U3|Mux4~0_combout  = (\U3|reg_IR|Q [15] & \U3|reg_IR|Q [13])

	.dataa(gnd),
	.datab(\U3|reg_IR|Q [15]),
	.datac(gnd),
	.datad(\U3|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\U3|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux4~0 .lut_mask = 16'hCC00;
defparam \U3|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
fiftyfivenm_lcell_comb \U3|Tstep_Q~11 (
// Equation(s):
// \U3|Tstep_Q~11_combout  = (\KEY[0]~input_o  & (\U3|Tstep_Q.T4~q  & !\U3|Selector7~2_combout ))

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|Tstep_Q.T4~q ),
	.datac(\U3|Selector7~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|Tstep_Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Tstep_Q~11 .lut_mask = 16'h0808;
defparam \U3|Tstep_Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N19
dffeas \U3|Tstep_Q.T5 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Tstep_Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Tstep_Q.T5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Tstep_Q.T5 .is_wysiwyg = "true";
defparam \U3|Tstep_Q.T5 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
fiftyfivenm_lcell_comb \U1|Q~0 (
// Equation(s):
// \U1|Q~0_combout  = (\KEY[0]~input_o  & \SW[9]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\SW[9]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U1|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \U1|Q~0 .lut_mask = 16'hA0A0;
defparam \U1|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N31
dffeas \U1|Q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U1|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U1|Q .is_wysiwyg = "true";
defparam \U1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
fiftyfivenm_lcell_comb \U2|Q~0 (
// Equation(s):
// \U2|Q~0_combout  = (\U1|Q~q  & \KEY[0]~input_o )

	.dataa(\U1|Q~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U2|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \U2|Q~0 .lut_mask = 16'hA0A0;
defparam \U2|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N29
dffeas \U2|Q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U2|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U2|Q .is_wysiwyg = "true";
defparam \U2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
fiftyfivenm_lcell_comb \U3|Tstep_Q~12 (
// Equation(s):
// \U3|Tstep_Q~12_combout  = ((\U3|Tstep_Q.T5~q ) # ((!\U3|Tstep_Q.T0~q  & !\U2|Q~q ))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|Tstep_Q.T5~q ),
	.datac(\U3|Tstep_Q.T0~q ),
	.datad(\U2|Q~q ),
	.cin(gnd),
	.combout(\U3|Tstep_Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Tstep_Q~12 .lut_mask = 16'hDDDF;
defparam \U3|Tstep_Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N22
fiftyfivenm_lcell_comb \U3|Tstep_Q~13 (
// Equation(s):
// \U3|Tstep_Q~13_combout  = (!\U3|Tstep_Q~12_combout  & (((!\U3|Tstep_Q.T4~q  & !\U3|Tstep_Q.T3~q )) # (!\U3|Selector7~2_combout )))

	.dataa(\U3|Tstep_Q~12_combout ),
	.datab(\U3|Tstep_Q.T4~q ),
	.datac(\U3|Selector7~2_combout ),
	.datad(\U3|Tstep_Q.T3~q ),
	.cin(gnd),
	.combout(\U3|Tstep_Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Tstep_Q~13 .lut_mask = 16'h0515;
defparam \U3|Tstep_Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N23
dffeas \U3|Tstep_Q.T0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Tstep_Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Tstep_Q.T0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Tstep_Q.T0 .is_wysiwyg = "true";
defparam \U3|Tstep_Q.T0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
fiftyfivenm_lcell_comb \U3|Tstep_Q~17 (
// Equation(s):
// \U3|Tstep_Q~17_combout  = (\U2|Q~q  & (!\U3|Tstep_Q.T0~q  & \KEY[0]~input_o ))

	.dataa(\U2|Q~q ),
	.datab(gnd),
	.datac(\U3|Tstep_Q.T0~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U3|Tstep_Q~17_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Tstep_Q~17 .lut_mask = 16'h0A00;
defparam \U3|Tstep_Q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N29
dffeas \U3|Tstep_Q.T1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Tstep_Q~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Tstep_Q.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Tstep_Q.T1 .is_wysiwyg = "true";
defparam \U3|Tstep_Q.T1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
fiftyfivenm_lcell_comb \U3|Tstep_Q~16 (
// Equation(s):
// \U3|Tstep_Q~16_combout  = (\KEY[0]~input_o  & \U3|Tstep_Q.T1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|Tstep_Q.T1~q ),
	.cin(gnd),
	.combout(\U3|Tstep_Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Tstep_Q~16 .lut_mask = 16'hF000;
defparam \U3|Tstep_Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N27
dffeas \U3|Tstep_Q.T2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Tstep_Q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Tstep_Q.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Tstep_Q.T2 .is_wysiwyg = "true";
defparam \U3|Tstep_Q.T2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
fiftyfivenm_lcell_comb \U3|Tstep_Q~14 (
// Equation(s):
// \U3|Tstep_Q~14_combout  = (\U3|Tstep_Q.T2~q  & \KEY[0]~input_o )

	.dataa(\U3|Tstep_Q.T2~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|Tstep_Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Tstep_Q~14 .lut_mask = 16'hA0A0;
defparam \U3|Tstep_Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N5
dffeas \U3|Tstep_Q.T3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|Tstep_Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Tstep_Q.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Tstep_Q.T3 .is_wysiwyg = "true";
defparam \U3|Tstep_Q.T3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N22
fiftyfivenm_lcell_comb \U3|Selector5~0 (
// Equation(s):
// \U3|Selector5~0_combout  = (\U3|reg_IR|Q [15] & (\U3|Tstep_Q.T3~q  & !\U3|reg_IR|Q [14]))

	.dataa(gnd),
	.datab(\U3|reg_IR|Q [15]),
	.datac(\U3|Tstep_Q.T3~q ),
	.datad(\U3|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\U3|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector5~0 .lut_mask = 16'h00C0;
defparam \U3|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N24
fiftyfivenm_lcell_comb \U3|reg_ADDR|Q[3]~0 (
// Equation(s):
// \U3|reg_ADDR|Q[3]~0_combout  = (\U3|Selector5~0_combout ) # ((!\KEY[0]~input_o ) # (!\U3|Tstep_Q.T0~q ))

	.dataa(\U3|Selector5~0_combout ),
	.datab(\U3|Tstep_Q.T0~q ),
	.datac(gnd),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U3|reg_ADDR|Q[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_ADDR|Q[3]~0 .lut_mask = 16'hBBFF;
defparam \U3|reg_ADDR|Q[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N9
dffeas \U3|reg_ADDR|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N18
fiftyfivenm_lcell_comb \U6|Q~2 (
// Equation(s):
// \U6|Q~2_combout  = (\SW[2]~input_o  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U6|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \U6|Q~2 .lut_mask = 16'hC0C0;
defparam \U6|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N19
dffeas \U6|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U6|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|Q[2] .is_wysiwyg = "true";
defparam \U6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
fiftyfivenm_lcell_comb \U3|reg_A|Q[15]~0 (
// Equation(s):
// \U3|reg_A|Q[15]~0_combout  = ((\U3|reg_IR|Q [14] & (\U3|Tstep_Q.T3~q  & !\U3|Mux4~0_combout ))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|reg_IR|Q [14]),
	.datac(\U3|Tstep_Q.T3~q ),
	.datad(\U3|Mux4~0_combout ),
	.cin(gnd),
	.combout(\U3|reg_A|Q[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[15]~0 .lut_mask = 16'h55D5;
defparam \U3|reg_A|Q[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N29
dffeas \U3|reg_A|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N4
fiftyfivenm_lcell_comb \U3|AddSub~0 (
// Equation(s):
// \U3|AddSub~0_combout  = (\U3|Tstep_Q.T4~q  & (!\U3|reg_IR|Q [15] & (\U3|reg_IR|Q [14] & \U3|reg_IR|Q [13])))

	.dataa(\U3|Tstep_Q.T4~q ),
	.datab(\U3|reg_IR|Q [15]),
	.datac(\U3|reg_IR|Q [14]),
	.datad(\U3|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\U3|AddSub~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|AddSub~0 .lut_mask = 16'h2000;
defparam \U3|AddSub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
fiftyfivenm_lcell_comb \U3|reg_4|Q[2]~feeder (
// Equation(s):
// \U3|reg_4|Q[2]~feeder_combout  = \U3|reg_0|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~4_combout ),
	.cin(gnd),
	.combout(\U3|reg_4|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_4|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N30
fiftyfivenm_lcell_comb \U3|Selector6~0 (
// Equation(s):
// \U3|Selector6~0_combout  = (\U3|Tstep_Q.T5~q  & ((\U3|reg_IR|Q [15] & (!\U3|reg_IR|Q [13])) # (!\U3|reg_IR|Q [15] & ((\U3|reg_IR|Q [14])))))

	.dataa(\U3|reg_IR|Q [13]),
	.datab(\U3|reg_IR|Q [14]),
	.datac(\U3|reg_IR|Q [15]),
	.datad(\U3|Tstep_Q.T5~q ),
	.cin(gnd),
	.combout(\U3|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector6~0 .lut_mask = 16'h5C00;
defparam \U3|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N0
fiftyfivenm_lcell_comb \U3|Selector3~1 (
// Equation(s):
// \U3|Selector3~1_combout  = (!\U3|reg_IR|Q [15] & (\U3|Tstep_Q.T3~q  & !\U3|reg_IR|Q [14]))

	.dataa(gnd),
	.datab(\U3|reg_IR|Q [15]),
	.datac(\U3|Tstep_Q.T3~q ),
	.datad(\U3|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\U3|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector3~1 .lut_mask = 16'h0030;
defparam \U3|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
fiftyfivenm_lcell_comb \U3|reg_5|Q[3]~feeder (
// Equation(s):
// \U3|reg_5|Q[3]~feeder_combout  = \U3|reg_0|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~5_combout ),
	.cin(gnd),
	.combout(\U3|reg_5|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_5|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_5|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
fiftyfivenm_lcell_comb \U3|decX|Y[7]~0 (
// Equation(s):
// \U3|decX|Y[7]~0_combout  = (\U3|reg_IR|Q [9] & ((\U3|Selector6~0_combout ) # (\U3|Selector3~1_combout )))

	.dataa(gnd),
	.datab(\U3|Selector6~0_combout ),
	.datac(\U3|Selector3~1_combout ),
	.datad(\U3|reg_IR|Q [9]),
	.cin(gnd),
	.combout(\U3|decX|Y[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|decX|Y[7]~0 .lut_mask = 16'hFC00;
defparam \U3|decX|Y[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
fiftyfivenm_lcell_comb \U3|reg_pc|Q[0]~16 (
// Equation(s):
// \U3|reg_pc|Q[0]~16_combout  = \U3|reg_pc|Q [0] $ (VCC)
// \U3|reg_pc|Q[0]~17  = CARRY(\U3|reg_pc|Q [0])

	.dataa(gnd),
	.datab(\U3|reg_pc|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U3|reg_pc|Q[0]~16_combout ),
	.cout(\U3|reg_pc|Q[0]~17 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[0]~16 .lut_mask = 16'h33CC;
defparam \U3|reg_pc|Q[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N11
dffeas \U3|reg_A|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
fiftyfivenm_lcell_comb \U3|reg_pc|Q[4]~25 (
// Equation(s):
// \U3|reg_pc|Q[4]~25_combout  = (\U3|reg_pc|Q [4] & (\U3|reg_pc|Q[3]~24  $ (GND))) # (!\U3|reg_pc|Q [4] & (!\U3|reg_pc|Q[3]~24  & VCC))
// \U3|reg_pc|Q[4]~26  = CARRY((\U3|reg_pc|Q [4] & !\U3|reg_pc|Q[3]~24 ))

	.dataa(gnd),
	.datab(\U3|reg_pc|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[3]~24 ),
	.combout(\U3|reg_pc|Q[4]~25_combout ),
	.cout(\U3|reg_pc|Q[4]~26 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[4]~25 .lut_mask = 16'hC30C;
defparam \U3|reg_pc|Q[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
fiftyfivenm_lcell_comb \U3|reg_pc|Q[5]~27 (
// Equation(s):
// \U3|reg_pc|Q[5]~27_combout  = (\U3|reg_pc|Q [5] & (!\U3|reg_pc|Q[4]~26 )) # (!\U3|reg_pc|Q [5] & ((\U3|reg_pc|Q[4]~26 ) # (GND)))
// \U3|reg_pc|Q[5]~28  = CARRY((!\U3|reg_pc|Q[4]~26 ) # (!\U3|reg_pc|Q [5]))

	.dataa(\U3|reg_pc|Q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[4]~26 ),
	.combout(\U3|reg_pc|Q[5]~27_combout ),
	.cout(\U3|reg_pc|Q[5]~28 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[5]~27 .lut_mask = 16'h5A5F;
defparam \U3|reg_pc|Q[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
fiftyfivenm_lcell_comb \U3|Mux18~6 (
// Equation(s):
// \U3|Mux18~6_combout  = (\U3|Selector2~3_combout  & ((\U3|Selector1~1_combout  & (\U3|Mux18~5_combout )) # (!\U3|Selector1~1_combout  & ((\U3|Mux18~1_combout ))))) # (!\U3|Selector2~3_combout  & (\U3|Mux18~5_combout ))

	.dataa(\U3|Selector2~3_combout ),
	.datab(\U3|Mux18~5_combout ),
	.datac(\U3|Selector1~1_combout ),
	.datad(\U3|Mux18~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux18~6 .lut_mask = 16'hCEC4;
defparam \U3|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
fiftyfivenm_lcell_comb \U3|reg_pc|Q[1]~18 (
// Equation(s):
// \U3|reg_pc|Q[1]~18_combout  = ((\U3|decX|Y[7]~1_combout ) # ((!\U3|Tstep_Q.T0~q  & \U2|Q~q ))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|decX|Y[7]~1_combout ),
	.datac(\U3|Tstep_Q.T0~q ),
	.datad(\U2|Q~q ),
	.cin(gnd),
	.combout(\U3|reg_pc|Q[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_pc|Q[1]~18 .lut_mask = 16'hDFDD;
defparam \U3|reg_pc|Q[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N11
dffeas \U3|reg_pc|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[5]~27_combout ),
	.asdata(\U3|Mux18~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
fiftyfivenm_lcell_comb \U3|reg_6|Q[6]~0 (
// Equation(s):
// \U3|reg_6|Q[6]~0_combout  = ((\U3|reg_0|Q[2]~1_combout  & (\U3|reg_IR|Q [10] & \U3|reg_IR|Q [11]))) # (!\KEY[0]~input_o )

	.dataa(\U3|reg_0|Q[2]~1_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\U3|reg_IR|Q [10]),
	.datad(\U3|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\U3|reg_6|Q[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_6|Q[6]~0 .lut_mask = 16'hB333;
defparam \U3|reg_6|Q[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N29
dffeas \U3|reg_6|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
fiftyfivenm_lcell_comb \U3|Mux18~0 (
// Equation(s):
// \U3|Mux18~0_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [5])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [5])))))

	.dataa(\U3|reg_pc|Q [5]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_6|Q [5]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux18~0 .lut_mask = 16'hEE30;
defparam \U3|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \U3|reg_4|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
fiftyfivenm_lcell_comb \U3|reg_5|Q[5]~feeder (
// Equation(s):
// \U3|reg_5|Q[5]~feeder_combout  = \U3|reg_0|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_5|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_5|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_5|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N9
dffeas \U3|reg_5|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_5|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
fiftyfivenm_lcell_comb \U3|Mux18~1 (
// Equation(s):
// \U3|Mux18~1_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux18~0_combout  & ((\U3|reg_5|Q [5]))) # (!\U3|Mux18~0_combout  & (\U3|reg_4|Q [5])))) # (!\U3|Selector3~8_combout  & (\U3|Mux18~0_combout ))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|Mux18~0_combout ),
	.datac(\U3|reg_4|Q [5]),
	.datad(\U3|reg_5|Q [5]),
	.cin(gnd),
	.combout(\U3|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux18~1 .lut_mask = 16'hEC64;
defparam \U3|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
fiftyfivenm_lcell_comb \U3|Add0~22 (
// Equation(s):
// \U3|Add0~22_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux23~11_combout  & (\U3|Mux18~1_combout )) # (!\U3|Mux23~11_combout  & ((\U3|Mux18~5_combout )))))

	.dataa(\U3|Mux23~11_combout ),
	.datab(\U3|AddSub~0_combout ),
	.datac(\U3|Mux18~1_combout ),
	.datad(\U3|Mux18~5_combout ),
	.cin(gnd),
	.combout(\U3|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~22 .lut_mask = 16'h396C;
defparam \U3|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N25
dffeas \U3|reg_A|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
fiftyfivenm_lcell_comb \U3|reg_A|Q[6]~feeder (
// Equation(s):
// \U3|reg_A|Q[6]~feeder_combout  = \U3|reg_0|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_A|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_A|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N25
dffeas \U3|reg_A|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_A|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
fiftyfivenm_lcell_comb \U3|reg_4|Q[6]~feeder (
// Equation(s):
// \U3|reg_4|Q[6]~feeder_combout  = \U3|reg_0|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_4|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_4|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \U3|reg_4|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
fiftyfivenm_lcell_comb \U3|reg_pc|Q[6]~29 (
// Equation(s):
// \U3|reg_pc|Q[6]~29_combout  = (\U3|reg_pc|Q [6] & (\U3|reg_pc|Q[5]~28  $ (GND))) # (!\U3|reg_pc|Q [6] & (!\U3|reg_pc|Q[5]~28  & VCC))
// \U3|reg_pc|Q[6]~30  = CARRY((\U3|reg_pc|Q [6] & !\U3|reg_pc|Q[5]~28 ))

	.dataa(\U3|reg_pc|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[5]~28 ),
	.combout(\U3|reg_pc|Q[6]~29_combout ),
	.cout(\U3|reg_pc|Q[6]~30 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[6]~29 .lut_mask = 16'hA50A;
defparam \U3|reg_pc|Q[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
fiftyfivenm_lcell_comb \U3|Mux17~6 (
// Equation(s):
// \U3|Mux17~6_combout  = (\U3|Selector2~3_combout  & ((\U3|Selector1~1_combout  & (\U3|Mux17~5_combout )) # (!\U3|Selector1~1_combout  & ((\U3|Mux17~1_combout ))))) # (!\U3|Selector2~3_combout  & (\U3|Mux17~5_combout ))

	.dataa(\U3|Mux17~5_combout ),
	.datab(\U3|Mux17~1_combout ),
	.datac(\U3|Selector2~3_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux17~6 .lut_mask = 16'hAACA;
defparam \U3|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N13
dffeas \U3|reg_pc|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[6]~29_combout ),
	.asdata(\U3|Mux17~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N7
dffeas \U3|reg_6|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
fiftyfivenm_lcell_comb \U3|Mux17~0 (
// Equation(s):
// \U3|Mux17~0_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [6])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [6])))))

	.dataa(\U3|reg_pc|Q [6]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_6|Q [6]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux17~0 .lut_mask = 16'hEE30;
defparam \U3|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N9
dffeas \U3|reg_5|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
fiftyfivenm_lcell_comb \U3|Mux17~1 (
// Equation(s):
// \U3|Mux17~1_combout  = (\U3|Mux17~0_combout  & (((\U3|reg_5|Q [6]) # (!\U3|Selector3~8_combout )))) # (!\U3|Mux17~0_combout  & (\U3|reg_4|Q [6] & ((\U3|Selector3~8_combout ))))

	.dataa(\U3|reg_4|Q [6]),
	.datab(\U3|Mux17~0_combout ),
	.datac(\U3|reg_5|Q [6]),
	.datad(\U3|Selector3~8_combout ),
	.cin(gnd),
	.combout(\U3|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux17~1 .lut_mask = 16'hE2CC;
defparam \U3|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
fiftyfivenm_lcell_comb \U3|Add0~26 (
// Equation(s):
// \U3|Add0~26_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux23~11_combout  & ((\U3|Mux17~1_combout ))) # (!\U3|Mux23~11_combout  & (\U3|Mux17~5_combout ))))

	.dataa(\U3|Mux17~5_combout ),
	.datab(\U3|AddSub~0_combout ),
	.datac(\U3|Mux17~1_combout ),
	.datad(\U3|Mux23~11_combout ),
	.cin(gnd),
	.combout(\U3|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~26 .lut_mask = 16'h3C66;
defparam \U3|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
fiftyfivenm_lcell_comb \U3|Add0~23 (
// Equation(s):
// \U3|Add0~23_combout  = ((\U3|reg_A|Q [5] $ (\U3|Add0~22_combout  $ (!\U3|Add0~20 )))) # (GND)
// \U3|Add0~24  = CARRY((\U3|reg_A|Q [5] & ((\U3|Add0~22_combout ) # (!\U3|Add0~20 ))) # (!\U3|reg_A|Q [5] & (\U3|Add0~22_combout  & !\U3|Add0~20 )))

	.dataa(\U3|reg_A|Q [5]),
	.datab(\U3|Add0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~20 ),
	.combout(\U3|Add0~23_combout ),
	.cout(\U3|Add0~24 ));
// synopsys translate_off
defparam \U3|Add0~23 .lut_mask = 16'h698E;
defparam \U3|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
fiftyfivenm_lcell_comb \U3|Add0~27 (
// Equation(s):
// \U3|Add0~27_combout  = (\U3|reg_A|Q [6] & ((\U3|Add0~26_combout  & (\U3|Add0~24  & VCC)) # (!\U3|Add0~26_combout  & (!\U3|Add0~24 )))) # (!\U3|reg_A|Q [6] & ((\U3|Add0~26_combout  & (!\U3|Add0~24 )) # (!\U3|Add0~26_combout  & ((\U3|Add0~24 ) # (GND)))))
// \U3|Add0~28  = CARRY((\U3|reg_A|Q [6] & (!\U3|Add0~26_combout  & !\U3|Add0~24 )) # (!\U3|reg_A|Q [6] & ((!\U3|Add0~24 ) # (!\U3|Add0~26_combout ))))

	.dataa(\U3|reg_A|Q [6]),
	.datab(\U3|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~24 ),
	.combout(\U3|Add0~27_combout ),
	.cout(\U3|Add0~28 ));
// synopsys translate_off
defparam \U3|Add0~27 .lut_mask = 16'h9617;
defparam \U3|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N14
fiftyfivenm_lcell_comb \U3|ALU_and~0 (
// Equation(s):
// \U3|ALU_and~0_combout  = (\U3|Tstep_Q.T4~q  & (\U3|reg_IR|Q [15] & (\U3|reg_IR|Q [14] & !\U3|reg_IR|Q [13])))

	.dataa(\U3|Tstep_Q.T4~q ),
	.datab(\U3|reg_IR|Q [15]),
	.datac(\U3|reg_IR|Q [14]),
	.datad(\U3|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\U3|ALU_and~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|ALU_and~0 .lut_mask = 16'h0080;
defparam \U3|ALU_and~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
fiftyfivenm_lcell_comb \U3|Add0~29 (
// Equation(s):
// \U3|Add0~29_combout  = (\U3|ALU_and~0_combout  & (((\U3|Mux17~6_combout  & \U3|reg_A|Q [6])))) # (!\U3|ALU_and~0_combout  & (\U3|Add0~27_combout ))

	.dataa(\U3|Add0~27_combout ),
	.datab(\U3|Mux17~6_combout ),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|reg_A|Q [6]),
	.cin(gnd),
	.combout(\U3|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~29 .lut_mask = 16'hCA0A;
defparam \U3|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
fiftyfivenm_lcell_comb \U3|reg_G|Q[3]~0 (
// Equation(s):
// \U3|reg_G|Q[3]~0_combout  = ((\U3|reg_IR|Q [14] & \U3|Selector3~2_combout )) # (!\KEY[0]~input_o )

	.dataa(gnd),
	.datab(\U3|reg_IR|Q [14]),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|Selector3~2_combout ),
	.cin(gnd),
	.combout(\U3|reg_G|Q[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_G|Q[3]~0 .lut_mask = 16'hCF0F;
defparam \U3|reg_G|Q[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N5
dffeas \U3|reg_G|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
fiftyfivenm_lcell_comb \U6|Q~6 (
// Equation(s):
// \U6|Q~6_combout  = (\KEY[0]~input_o  & \SW[6]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U6|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \U6|Q~6 .lut_mask = 16'hC0C0;
defparam \U6|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N19
dffeas \U6|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U6|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|Q[6] .is_wysiwyg = "true";
defparam \U6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
fiftyfivenm_lcell_comb \U3|reg_3|Q[7]~feeder (
// Equation(s):
// \U3|reg_3|Q[7]~feeder_combout  = \U3|reg_0|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_3|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_3|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
fiftyfivenm_lcell_comb \U3|reg_3|Q[5]~0 (
// Equation(s):
// \U3|reg_3|Q[5]~0_combout  = ((\U3|decX|Y[7]~0_combout  & (\U3|reg_IR|Q [10] & !\U3|reg_IR|Q [11]))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|decX|Y[7]~0_combout ),
	.datac(\U3|reg_IR|Q [10]),
	.datad(\U3|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\U3|reg_3|Q[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[5]~0 .lut_mask = 16'h55D5;
defparam \U3|reg_3|Q[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N11
dffeas \U3|reg_3|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
fiftyfivenm_lcell_comb \U3|reg_1|Q[6]~0 (
// Equation(s):
// \U3|reg_1|Q[6]~0_combout  = ((\U3|decX|Y[7]~0_combout  & (!\U3|reg_IR|Q [10] & !\U3|reg_IR|Q [11]))) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|decX|Y[7]~0_combout ),
	.datac(\U3|reg_IR|Q [10]),
	.datad(\U3|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\U3|reg_1|Q[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_1|Q[6]~0 .lut_mask = 16'h555D;
defparam \U3|reg_1|Q[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N27
dffeas \U3|reg_1|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
fiftyfivenm_lcell_comb \U3|reg_2|Q[10]~0 (
// Equation(s):
// \U3|reg_2|Q[10]~0_combout  = ((\U3|reg_0|Q[2]~1_combout  & (\U3|reg_IR|Q [10] & !\U3|reg_IR|Q [11]))) # (!\KEY[0]~input_o )

	.dataa(\U3|reg_0|Q[2]~1_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\U3|reg_IR|Q [10]),
	.datad(\U3|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\U3|reg_2|Q[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_2|Q[10]~0 .lut_mask = 16'h33B3;
defparam \U3|reg_2|Q[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \U3|reg_2|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N6
fiftyfivenm_lcell_comb \U3|reg_0|Q[7]~feeder (
// Equation(s):
// \U3|reg_0|Q[7]~feeder_combout  = \U3|reg_0|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
fiftyfivenm_lcell_comb \U3|reg_0|Q[2]~2 (
// Equation(s):
// \U3|reg_0|Q[2]~2_combout  = ((\U3|reg_0|Q[2]~1_combout  & (!\U3|reg_IR|Q [10] & !\U3|reg_IR|Q [11]))) # (!\KEY[0]~input_o )

	.dataa(\U3|reg_0|Q[2]~1_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\U3|reg_IR|Q [10]),
	.datad(\U3|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\U3|reg_0|Q[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[2]~2 .lut_mask = 16'h333B;
defparam \U3|reg_0|Q[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N7
dffeas \U3|reg_0|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
fiftyfivenm_lcell_comb \U3|Mux16~2 (
// Equation(s):
// \U3|Mux16~2_combout  = (\U3|Selector4~2_combout  & (\U3|Selector3~8_combout )) # (!\U3|Selector4~2_combout  & ((\U3|Selector3~8_combout  & ((\U3|reg_0|Q [7]))) # (!\U3|Selector3~8_combout  & (\U3|reg_2|Q [7]))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_2|Q [7]),
	.datad(\U3|reg_0|Q [7]),
	.cin(gnd),
	.combout(\U3|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux16~2 .lut_mask = 16'hDC98;
defparam \U3|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
fiftyfivenm_lcell_comb \U3|Mux16~3 (
// Equation(s):
// \U3|Mux16~3_combout  = (\U3|Selector4~2_combout  & ((\U3|Mux16~2_combout  & ((\U3|reg_1|Q [7]))) # (!\U3|Mux16~2_combout  & (\U3|reg_3|Q [7])))) # (!\U3|Selector4~2_combout  & (((\U3|Mux16~2_combout ))))

	.dataa(\U3|reg_3|Q [7]),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|reg_1|Q [7]),
	.datad(\U3|Mux16~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux16~3 .lut_mask = 16'hF388;
defparam \U3|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
fiftyfivenm_lcell_comb \U3|Mux23~7 (
// Equation(s):
// \U3|Mux23~7_combout  = (!\U3|Mux23~4_combout  & ((\U3|Selector4~2_combout ) # (!\U3|Selector1~1_combout )))

	.dataa(\U3|Selector4~2_combout ),
	.datab(gnd),
	.datac(\U3|Selector1~1_combout ),
	.datad(\U3|Mux23~4_combout ),
	.cin(gnd),
	.combout(\U3|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux23~7 .lut_mask = 16'h00AF;
defparam \U3|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
fiftyfivenm_lcell_comb \U3|Mux23~8 (
// Equation(s):
// \U3|Mux23~8_combout  = (\U3|Mux23~4_combout  & (\U3|Selector4~2_combout )) # (!\U3|Mux23~4_combout  & ((\U3|Selector1~1_combout )))

	.dataa(\U3|Selector4~2_combout ),
	.datab(gnd),
	.datac(\U3|Selector1~1_combout ),
	.datad(\U3|Mux23~4_combout ),
	.cin(gnd),
	.combout(\U3|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux23~8 .lut_mask = 16'hAAF0;
defparam \U3|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N30
fiftyfivenm_lcell_comb \U6|Q~7 (
// Equation(s):
// \U6|Q~7_combout  = (\KEY[0]~input_o  & \SW[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\U6|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \U6|Q~7 .lut_mask = 16'hF000;
defparam \U6|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N31
dffeas \U6|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U6|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|Q[7] .is_wysiwyg = "true";
defparam \U6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[1]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[1]~feeder_combout  = \U3|reg_0|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~3_combout ),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_DOUT|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[3]~0 (
// Equation(s):
// \U3|reg_DOUT|Q[3]~0_combout  = ((\U3|Mux4~0_combout  & (\U3|Tstep_Q.T4~q  & !\U3|reg_IR|Q [14]))) # (!\KEY[0]~input_o )

	.dataa(\U3|Mux4~0_combout ),
	.datab(\U3|Tstep_Q.T4~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[3]~0 .lut_mask = 16'h0F8F;
defparam \U3|reg_DOUT|Q[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N3
dffeas \U3|reg_DOUT|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[2]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[2]~feeder_combout  = \U3|reg_0|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~4_combout ),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_DOUT|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \U3|reg_DOUT|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[3]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[3]~feeder_combout  = \U3|reg_0|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~5_combout ),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_DOUT|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N7
dffeas \U3|reg_DOUT|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[4]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[4]~feeder_combout  = \U3|reg_0|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_DOUT|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N1
dffeas \U3|reg_DOUT|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[5]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[5]~feeder_combout  = \U3|reg_0|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~7_combout ),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_DOUT|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N27
dffeas \U3|reg_DOUT|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[6]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[6]~feeder_combout  = \U3|reg_0|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~8_combout ),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_DOUT|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N21
dffeas \U3|reg_DOUT|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[7]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[7]~feeder_combout  = \U3|reg_0|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_DOUT|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N15
dffeas \U3|reg_DOUT|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
fiftyfivenm_lcell_comb \U3|reg_3|Q[8]~feeder (
// Equation(s):
// \U3|reg_3|Q[8]~feeder_combout  = \U3|reg_0|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_3|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_3|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N29
dffeas \U3|reg_3|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N21
dffeas \U3|reg_1|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
fiftyfivenm_lcell_comb \U3|reg_0|Q[8]~feeder (
// Equation(s):
// \U3|reg_0|Q[8]~feeder_combout  = \U3|reg_0|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \U3|reg_0|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N9
dffeas \U3|reg_2|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
fiftyfivenm_lcell_comb \U3|Mux15~2 (
// Equation(s):
// \U3|Mux15~2_combout  = (\U3|Selector3~8_combout  & ((\U3|reg_0|Q [8]) # ((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & (((\U3|reg_2|Q [8] & !\U3|Selector4~2_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_0|Q [8]),
	.datac(\U3|reg_2|Q [8]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux15~2 .lut_mask = 16'hAAD8;
defparam \U3|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
fiftyfivenm_lcell_comb \U3|Mux15~3 (
// Equation(s):
// \U3|Mux15~3_combout  = (\U3|Selector4~2_combout  & ((\U3|Mux15~2_combout  & ((\U3|reg_1|Q [8]))) # (!\U3|Mux15~2_combout  & (\U3|reg_3|Q [8])))) # (!\U3|Selector4~2_combout  & (((\U3|Mux15~2_combout ))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|reg_3|Q [8]),
	.datac(\U3|reg_1|Q [8]),
	.datad(\U3|Mux15~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux15~3 .lut_mask = 16'hF588;
defparam \U3|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
fiftyfivenm_lcell_comb \U3|reg_pc|Q[7]~31 (
// Equation(s):
// \U3|reg_pc|Q[7]~31_combout  = (\U3|reg_pc|Q [7] & (!\U3|reg_pc|Q[6]~30 )) # (!\U3|reg_pc|Q [7] & ((\U3|reg_pc|Q[6]~30 ) # (GND)))
// \U3|reg_pc|Q[7]~32  = CARRY((!\U3|reg_pc|Q[6]~30 ) # (!\U3|reg_pc|Q [7]))

	.dataa(gnd),
	.datab(\U3|reg_pc|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[6]~30 ),
	.combout(\U3|reg_pc|Q[7]~31_combout ),
	.cout(\U3|reg_pc|Q[7]~32 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[7]~31 .lut_mask = 16'h3C3F;
defparam \U3|reg_pc|Q[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
fiftyfivenm_lcell_comb \U3|reg_5|Q[7]~feeder (
// Equation(s):
// \U3|reg_5|Q[7]~feeder_combout  = \U3|reg_0|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_5|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_5|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_5|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N11
dffeas \U3|reg_5|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_5|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N19
dffeas \U3|reg_4|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \U3|reg_6|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
fiftyfivenm_lcell_comb \U3|Mux16~0 (
// Equation(s):
// \U3|Mux16~0_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [7])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [7])))))

	.dataa(\U3|reg_pc|Q [7]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_6|Q [7]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux16~0 .lut_mask = 16'hEE30;
defparam \U3|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
fiftyfivenm_lcell_comb \U3|Mux16~1 (
// Equation(s):
// \U3|Mux16~1_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux16~0_combout  & (\U3|reg_5|Q [7])) # (!\U3|Mux16~0_combout  & ((\U3|reg_4|Q [7]))))) # (!\U3|Selector3~8_combout  & (((\U3|Mux16~0_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_5|Q [7]),
	.datac(\U3|reg_4|Q [7]),
	.datad(\U3|Mux16~0_combout ),
	.cin(gnd),
	.combout(\U3|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux16~1 .lut_mask = 16'hDDA0;
defparam \U3|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
fiftyfivenm_lcell_comb \U3|Mux16~6 (
// Equation(s):
// \U3|Mux16~6_combout  = (\U3|Selector2~3_combout  & ((\U3|Selector1~1_combout  & (\U3|Mux16~5_combout )) # (!\U3|Selector1~1_combout  & ((\U3|Mux16~1_combout ))))) # (!\U3|Selector2~3_combout  & (\U3|Mux16~5_combout ))

	.dataa(\U3|Selector2~3_combout ),
	.datab(\U3|Mux16~5_combout ),
	.datac(\U3|Mux16~1_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux16~6 .lut_mask = 16'hCCE4;
defparam \U3|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N15
dffeas \U3|reg_pc|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[7]~31_combout ),
	.asdata(\U3|Mux16~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
fiftyfivenm_lcell_comb \U3|reg_pc|Q[8]~33 (
// Equation(s):
// \U3|reg_pc|Q[8]~33_combout  = (\U3|reg_pc|Q [8] & (\U3|reg_pc|Q[7]~32  $ (GND))) # (!\U3|reg_pc|Q [8] & (!\U3|reg_pc|Q[7]~32  & VCC))
// \U3|reg_pc|Q[8]~34  = CARRY((\U3|reg_pc|Q [8] & !\U3|reg_pc|Q[7]~32 ))

	.dataa(gnd),
	.datab(\U3|reg_pc|Q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[7]~32 ),
	.combout(\U3|reg_pc|Q[8]~33_combout ),
	.cout(\U3|reg_pc|Q[8]~34 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[8]~33 .lut_mask = 16'hC30C;
defparam \U3|reg_pc|Q[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y33_N1
dffeas \U3|reg_A|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
fiftyfivenm_lcell_comb \U3|Add0~34 (
// Equation(s):
// \U3|Add0~34_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux15~4_combout ) # ((\U3|Mux15~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux15~6_combout ),
	.datab(\U3|Mux15~4_combout ),
	.datac(\U3|Selector1~1_combout ),
	.datad(\U3|AddSub~0_combout ),
	.cin(gnd),
	.combout(\U3|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~34 .lut_mask = 16'h13EC;
defparam \U3|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
fiftyfivenm_lcell_comb \U3|Add0~30 (
// Equation(s):
// \U3|Add0~30_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux23~11_combout  & ((\U3|Mux16~1_combout ))) # (!\U3|Mux23~11_combout  & (\U3|Mux16~5_combout ))))

	.dataa(\U3|Mux23~11_combout ),
	.datab(\U3|Mux16~5_combout ),
	.datac(\U3|Mux16~1_combout ),
	.datad(\U3|AddSub~0_combout ),
	.cin(gnd),
	.combout(\U3|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~30 .lut_mask = 16'h1BE4;
defparam \U3|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N27
dffeas \U3|reg_A|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
fiftyfivenm_lcell_comb \U3|Add0~31 (
// Equation(s):
// \U3|Add0~31_combout  = ((\U3|Add0~30_combout  $ (\U3|reg_A|Q [7] $ (!\U3|Add0~28 )))) # (GND)
// \U3|Add0~32  = CARRY((\U3|Add0~30_combout  & ((\U3|reg_A|Q [7]) # (!\U3|Add0~28 ))) # (!\U3|Add0~30_combout  & (\U3|reg_A|Q [7] & !\U3|Add0~28 )))

	.dataa(\U3|Add0~30_combout ),
	.datab(\U3|reg_A|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~28 ),
	.combout(\U3|Add0~31_combout ),
	.cout(\U3|Add0~32 ));
// synopsys translate_off
defparam \U3|Add0~31 .lut_mask = 16'h698E;
defparam \U3|Add0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
fiftyfivenm_lcell_comb \U3|Add0~35 (
// Equation(s):
// \U3|Add0~35_combout  = (\U3|reg_A|Q [8] & ((\U3|Add0~34_combout  & (\U3|Add0~32  & VCC)) # (!\U3|Add0~34_combout  & (!\U3|Add0~32 )))) # (!\U3|reg_A|Q [8] & ((\U3|Add0~34_combout  & (!\U3|Add0~32 )) # (!\U3|Add0~34_combout  & ((\U3|Add0~32 ) # (GND)))))
// \U3|Add0~36  = CARRY((\U3|reg_A|Q [8] & (!\U3|Add0~34_combout  & !\U3|Add0~32 )) # (!\U3|reg_A|Q [8] & ((!\U3|Add0~32 ) # (!\U3|Add0~34_combout ))))

	.dataa(\U3|reg_A|Q [8]),
	.datab(\U3|Add0~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~32 ),
	.combout(\U3|Add0~35_combout ),
	.cout(\U3|Add0~36 ));
// synopsys translate_off
defparam \U3|Add0~35 .lut_mask = 16'h9617;
defparam \U3|Add0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
fiftyfivenm_lcell_comb \U3|Add0~37 (
// Equation(s):
// \U3|Add0~37_combout  = (\U3|ALU_and~0_combout  & (\U3|Mux15~7_combout  & ((\U3|reg_A|Q [8])))) # (!\U3|ALU_and~0_combout  & (((\U3|Add0~35_combout ))))

	.dataa(\U3|Mux15~7_combout ),
	.datab(\U3|Add0~35_combout ),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|reg_A|Q [8]),
	.cin(gnd),
	.combout(\U3|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~37 .lut_mask = 16'hAC0C;
defparam \U3|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N1
dffeas \U3|reg_G|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
fiftyfivenm_lcell_comb \U3|reg_1|Q[9]~feeder (
// Equation(s):
// \U3|reg_1|Q[9]~feeder_combout  = \U3|reg_0|Q~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_1|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_1|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_1|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N23
dffeas \U3|reg_1|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_1|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N31
dffeas \U3|reg_3|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
fiftyfivenm_lcell_comb \U3|reg_0|Q[9]~feeder (
// Equation(s):
// \U3|reg_0|Q[9]~feeder_combout  = \U3|reg_0|Q~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N3
dffeas \U3|reg_0|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N27
dffeas \U3|reg_2|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
fiftyfivenm_lcell_comb \U3|Mux14~2 (
// Equation(s):
// \U3|Mux14~2_combout  = (\U3|Selector3~8_combout  & ((\U3|reg_0|Q [9]) # ((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & (((\U3|reg_2|Q [9] & !\U3|Selector4~2_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_0|Q [9]),
	.datac(\U3|reg_2|Q [9]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux14~2 .lut_mask = 16'hAAD8;
defparam \U3|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
fiftyfivenm_lcell_comb \U3|Mux14~3 (
// Equation(s):
// \U3|Mux14~3_combout  = (\U3|Selector4~2_combout  & ((\U3|Mux14~2_combout  & (\U3|reg_1|Q [9])) # (!\U3|Mux14~2_combout  & ((\U3|reg_3|Q [9]))))) # (!\U3|Selector4~2_combout  & (((\U3|Mux14~2_combout ))))

	.dataa(\U3|reg_1|Q [9]),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|reg_3|Q [9]),
	.datad(\U3|Mux14~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux14~3 .lut_mask = 16'hBBC0;
defparam \U3|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
fiftyfivenm_lcell_comb \U3|reg_4|Q[9]~feeder (
// Equation(s):
// \U3|reg_4|Q[9]~feeder_combout  = \U3|reg_0|Q~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~11_combout ),
	.cin(gnd),
	.combout(\U3|reg_4|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_4|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N5
dffeas \U3|reg_4|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N29
dffeas \U3|reg_5|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
fiftyfivenm_lcell_comb \U3|reg_pc|Q[9]~35 (
// Equation(s):
// \U3|reg_pc|Q[9]~35_combout  = (\U3|reg_pc|Q [9] & (!\U3|reg_pc|Q[8]~34 )) # (!\U3|reg_pc|Q [9] & ((\U3|reg_pc|Q[8]~34 ) # (GND)))
// \U3|reg_pc|Q[9]~36  = CARRY((!\U3|reg_pc|Q[8]~34 ) # (!\U3|reg_pc|Q [9]))

	.dataa(gnd),
	.datab(\U3|reg_pc|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[8]~34 ),
	.combout(\U3|reg_pc|Q[9]~35_combout ),
	.cout(\U3|reg_pc|Q[9]~36 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[9]~35 .lut_mask = 16'h3C3F;
defparam \U3|reg_pc|Q[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
fiftyfivenm_lcell_comb \U3|Add0~38 (
// Equation(s):
// \U3|Add0~38_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux14~4_combout ) # ((\U3|Mux14~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux14~4_combout ),
	.datab(\U3|AddSub~0_combout ),
	.datac(\U3|Mux14~6_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~38 .lut_mask = 16'h3666;
defparam \U3|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N5
dffeas \U3|reg_A|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
fiftyfivenm_lcell_comb \U3|Add0~39 (
// Equation(s):
// \U3|Add0~39_combout  = ((\U3|Add0~38_combout  $ (\U3|reg_A|Q [9] $ (!\U3|Add0~36 )))) # (GND)
// \U3|Add0~40  = CARRY((\U3|Add0~38_combout  & ((\U3|reg_A|Q [9]) # (!\U3|Add0~36 ))) # (!\U3|Add0~38_combout  & (\U3|reg_A|Q [9] & !\U3|Add0~36 )))

	.dataa(\U3|Add0~38_combout ),
	.datab(\U3|reg_A|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~36 ),
	.combout(\U3|Add0~39_combout ),
	.cout(\U3|Add0~40 ));
// synopsys translate_off
defparam \U3|Add0~39 .lut_mask = 16'h698E;
defparam \U3|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
fiftyfivenm_lcell_comb \U3|Add0~41 (
// Equation(s):
// \U3|Add0~41_combout  = (\U3|ALU_and~0_combout  & (\U3|Mux14~7_combout  & ((\U3|reg_A|Q [9])))) # (!\U3|ALU_and~0_combout  & (((\U3|Add0~39_combout ))))

	.dataa(\U3|Mux14~7_combout ),
	.datab(\U3|Add0~39_combout ),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|reg_A|Q [9]),
	.cin(gnd),
	.combout(\U3|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~41 .lut_mask = 16'hAC0C;
defparam \U3|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N1
dffeas \U3|reg_G|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
fiftyfivenm_lcell_comb \DIN[9]~9 (
// Equation(s):
// \DIN[9]~9_combout  = (\Equal0~0_combout  & (!\U3|reg_ADDR|Q [12] & \U4|altsyncram_component|auto_generated|q_a [9]))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\U3|reg_ADDR|Q [12]),
	.datad(\U4|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\DIN[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[9]~9 .lut_mask = 16'h0C00;
defparam \DIN[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
fiftyfivenm_lcell_comb \U3|Mux14~5 (
// Equation(s):
// \U3|Mux14~5_combout  = (\U3|Selector4~2_combout  & (((\U3|Selector3~8_combout ) # (\DIN[9]~9_combout )))) # (!\U3|Selector4~2_combout  & (\U3|reg_IR|Q [1] & (!\U3|Selector3~8_combout )))

	.dataa(\U3|reg_IR|Q [1]),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|Selector3~8_combout ),
	.datad(\DIN[9]~9_combout ),
	.cin(gnd),
	.combout(\U3|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux14~5 .lut_mask = 16'hCEC2;
defparam \U3|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
fiftyfivenm_lcell_comb \U6|Q~8 (
// Equation(s):
// \U6|Q~8_combout  = (\KEY[0]~input_o  & \SW[8]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(gnd),
	.datad(\SW[8]~input_o ),
	.cin(gnd),
	.combout(\U6|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \U6|Q~8 .lut_mask = 16'hCC00;
defparam \U6|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N21
dffeas \U6|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U6|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|Q[8] .is_wysiwyg = "true";
defparam \U6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N3
dffeas \U3|reg_A|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
fiftyfivenm_lcell_comb \U3|reg_0|Q[10]~feeder (
// Equation(s):
// \U3|reg_0|Q[10]~feeder_combout  = \U3|reg_0|Q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \U3|reg_0|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N5
dffeas \U3|reg_2|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N4
fiftyfivenm_lcell_comb \U3|Mux13~2 (
// Equation(s):
// \U3|Mux13~2_combout  = (\U3|Selector3~8_combout  & ((\U3|reg_0|Q [10]) # ((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & (((\U3|reg_2|Q [10] & !\U3|Selector4~2_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_0|Q [10]),
	.datac(\U3|reg_2|Q [10]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux13~2 .lut_mask = 16'hAAD8;
defparam \U3|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
fiftyfivenm_lcell_comb \U3|reg_3|Q[10]~feeder (
// Equation(s):
// \U3|reg_3|Q[10]~feeder_combout  = \U3|reg_0|Q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_3|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_3|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N1
dffeas \U3|reg_3|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N9
dffeas \U3|reg_1|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
fiftyfivenm_lcell_comb \U3|Mux13~3 (
// Equation(s):
// \U3|Mux13~3_combout  = (\U3|Mux13~2_combout  & (((\U3|reg_1|Q [10]) # (!\U3|Selector4~2_combout )))) # (!\U3|Mux13~2_combout  & (\U3|reg_3|Q [10] & ((\U3|Selector4~2_combout ))))

	.dataa(\U3|Mux13~2_combout ),
	.datab(\U3|reg_3|Q [10]),
	.datac(\U3|reg_1|Q [10]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux13~3 .lut_mask = 16'hE4AA;
defparam \U3|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
fiftyfivenm_lcell_comb \U3|reg_4|Q[10]~feeder (
// Equation(s):
// \U3|reg_4|Q[10]~feeder_combout  = \U3|reg_0|Q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~12_combout ),
	.cin(gnd),
	.combout(\U3|reg_4|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_4|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N31
dffeas \U3|reg_4|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N23
dffeas \U3|reg_5|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
fiftyfivenm_lcell_comb \U3|reg_pc|Q[10]~37 (
// Equation(s):
// \U3|reg_pc|Q[10]~37_combout  = (\U3|reg_pc|Q [10] & (\U3|reg_pc|Q[9]~36  $ (GND))) # (!\U3|reg_pc|Q [10] & (!\U3|reg_pc|Q[9]~36  & VCC))
// \U3|reg_pc|Q[10]~38  = CARRY((\U3|reg_pc|Q [10] & !\U3|reg_pc|Q[9]~36 ))

	.dataa(gnd),
	.datab(\U3|reg_pc|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[9]~36 ),
	.combout(\U3|reg_pc|Q[10]~37_combout ),
	.cout(\U3|reg_pc|Q[10]~38 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[10]~37 .lut_mask = 16'hC30C;
defparam \U3|reg_pc|Q[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
fiftyfivenm_lcell_comb \U3|Mux13~7 (
// Equation(s):
// \U3|Mux13~7_combout  = (\U3|Mux13~4_combout ) # ((\U3|Selector1~1_combout  & \U3|Mux13~6_combout ))

	.dataa(\U3|Mux13~4_combout ),
	.datab(\U3|Selector1~1_combout ),
	.datac(gnd),
	.datad(\U3|Mux13~6_combout ),
	.cin(gnd),
	.combout(\U3|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux13~7 .lut_mask = 16'hEEAA;
defparam \U3|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N21
dffeas \U3|reg_pc|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[10]~37_combout ),
	.asdata(\U3|Mux13~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \U3|reg_6|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
fiftyfivenm_lcell_comb \U3|Mux13~0 (
// Equation(s):
// \U3|Mux13~0_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [10])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [10])))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_pc|Q [10]),
	.datac(\U3|reg_6|Q [10]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux13~0 .lut_mask = 16'hEE50;
defparam \U3|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
fiftyfivenm_lcell_comb \U3|Mux13~1 (
// Equation(s):
// \U3|Mux13~1_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux13~0_combout  & ((\U3|reg_5|Q [10]))) # (!\U3|Mux13~0_combout  & (\U3|reg_4|Q [10])))) # (!\U3|Selector3~8_combout  & (((\U3|Mux13~0_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_4|Q [10]),
	.datac(\U3|reg_5|Q [10]),
	.datad(\U3|Mux13~0_combout ),
	.cin(gnd),
	.combout(\U3|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux13~1 .lut_mask = 16'hF588;
defparam \U3|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
fiftyfivenm_lcell_comb \U3|Mux13~4 (
// Equation(s):
// \U3|Mux13~4_combout  = (!\U3|Selector1~1_combout  & ((\U3|Selector2~3_combout  & ((\U3|Mux13~1_combout ))) # (!\U3|Selector2~3_combout  & (\U3|Mux13~3_combout ))))

	.dataa(\U3|Selector1~1_combout ),
	.datab(\U3|Selector2~3_combout ),
	.datac(\U3|Mux13~3_combout ),
	.datad(\U3|Mux13~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux13~4 .lut_mask = 16'h5410;
defparam \U3|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
fiftyfivenm_lcell_comb \U3|Add0~42 (
// Equation(s):
// \U3|Add0~42_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux13~4_combout ) # ((\U3|Selector1~1_combout  & \U3|Mux13~6_combout ))))

	.dataa(\U3|Mux13~4_combout ),
	.datab(\U3|Selector1~1_combout ),
	.datac(\U3|AddSub~0_combout ),
	.datad(\U3|Mux13~6_combout ),
	.cin(gnd),
	.combout(\U3|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~42 .lut_mask = 16'h1E5A;
defparam \U3|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
fiftyfivenm_lcell_comb \U3|Add0~43 (
// Equation(s):
// \U3|Add0~43_combout  = (\U3|reg_A|Q [10] & ((\U3|Add0~42_combout  & (\U3|Add0~40  & VCC)) # (!\U3|Add0~42_combout  & (!\U3|Add0~40 )))) # (!\U3|reg_A|Q [10] & ((\U3|Add0~42_combout  & (!\U3|Add0~40 )) # (!\U3|Add0~42_combout  & ((\U3|Add0~40 ) # (GND)))))
// \U3|Add0~44  = CARRY((\U3|reg_A|Q [10] & (!\U3|Add0~42_combout  & !\U3|Add0~40 )) # (!\U3|reg_A|Q [10] & ((!\U3|Add0~40 ) # (!\U3|Add0~42_combout ))))

	.dataa(\U3|reg_A|Q [10]),
	.datab(\U3|Add0~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~40 ),
	.combout(\U3|Add0~43_combout ),
	.cout(\U3|Add0~44 ));
// synopsys translate_off
defparam \U3|Add0~43 .lut_mask = 16'h9617;
defparam \U3|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
fiftyfivenm_lcell_comb \U3|Add0~45 (
// Equation(s):
// \U3|Add0~45_combout  = (\U3|ALU_and~0_combout  & (((\U3|reg_A|Q [10] & \U3|Mux13~7_combout )))) # (!\U3|ALU_and~0_combout  & (\U3|Add0~43_combout ))

	.dataa(\U3|Add0~43_combout ),
	.datab(\U3|reg_A|Q [10]),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|Mux13~7_combout ),
	.cin(gnd),
	.combout(\U3|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~45 .lut_mask = 16'hCA0A;
defparam \U3|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N11
dffeas \U3|reg_G|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
fiftyfivenm_lcell_comb \U3|Mux13~5 (
// Equation(s):
// \U3|Mux13~5_combout  = (\U3|Selector4~2_combout  & (((\U3|Selector3~8_combout )))) # (!\U3|Selector4~2_combout  & ((\U3|Selector3~8_combout  & (\U3|reg_G|Q [10])) # (!\U3|Selector3~8_combout  & ((\U3|reg_IR|Q [2])))))

	.dataa(\U3|reg_G|Q [10]),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|Selector3~8_combout ),
	.datad(\U3|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\U3|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux13~5 .lut_mask = 16'hE3E0;
defparam \U3|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
fiftyfivenm_lcell_comb \DIN[10]~10 (
// Equation(s):
// \DIN[10]~10_combout  = (!\U3|reg_ADDR|Q [12] & (\Equal0~0_combout  & \U4|altsyncram_component|auto_generated|q_a [10]))

	.dataa(\U3|reg_ADDR|Q [12]),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\U4|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\DIN[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[10]~10 .lut_mask = 16'h5000;
defparam \DIN[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
fiftyfivenm_lcell_comb \U3|Mux13~6 (
// Equation(s):
// \U3|Mux13~6_combout  = (\U3|Mux13~5_combout  & (((\U3|reg_IR|Q [8])) # (!\U3|Selector4~2_combout ))) # (!\U3|Mux13~5_combout  & (\U3|Selector4~2_combout  & (\DIN[10]~10_combout )))

	.dataa(\U3|Mux13~5_combout ),
	.datab(\U3|Selector4~2_combout ),
	.datac(\DIN[10]~10_combout ),
	.datad(\U3|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\U3|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux13~6 .lut_mask = 16'hEA62;
defparam \U3|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
fiftyfivenm_lcell_comb \U3|reg_0|Q~12 (
// Equation(s):
// \U3|reg_0|Q~12_combout  = (\KEY[0]~input_o  & ((\U3|Mux13~4_combout ) # ((\U3|Mux13~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux13~6_combout ),
	.datab(\U3|Selector1~1_combout ),
	.datac(\U3|Mux13~4_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~12 .lut_mask = 16'hF800;
defparam \U3|reg_0|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y36_N0
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[10]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[10]~feeder_combout  = \U3|reg_0|Q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_DOUT|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y36_N1
dffeas \U3|reg_DOUT|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
fiftyfivenm_lcell_comb \U3|reg_4|Q[11]~feeder (
// Equation(s):
// \U3|reg_4|Q[11]~feeder_combout  = \U3|reg_0|Q~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_4|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_4|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N25
dffeas \U3|reg_4|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N27
dffeas \U3|reg_5|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
fiftyfivenm_lcell_comb \U3|reg_pc|Q[11]~39 (
// Equation(s):
// \U3|reg_pc|Q[11]~39_combout  = (\U3|reg_pc|Q [11] & (!\U3|reg_pc|Q[10]~38 )) # (!\U3|reg_pc|Q [11] & ((\U3|reg_pc|Q[10]~38 ) # (GND)))
// \U3|reg_pc|Q[11]~40  = CARRY((!\U3|reg_pc|Q[10]~38 ) # (!\U3|reg_pc|Q [11]))

	.dataa(\U3|reg_pc|Q [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[10]~38 ),
	.combout(\U3|reg_pc|Q[11]~39_combout ),
	.cout(\U3|reg_pc|Q[11]~40 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[11]~39 .lut_mask = 16'h5A5F;
defparam \U3|reg_pc|Q[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N22
fiftyfivenm_lcell_comb \U6|Q~3 (
// Equation(s):
// \U6|Q~3_combout  = (\SW[3]~input_o  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U6|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \U6|Q~3 .lut_mask = 16'hC0C0;
defparam \U6|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N23
dffeas \U6|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U6|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|Q[3] .is_wysiwyg = "true";
defparam \U6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[12]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[12]~feeder_combout  = \U3|reg_0|Q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~14_combout ),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_DOUT|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N25
dffeas \U3|reg_DOUT|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
fiftyfivenm_lcell_comb \U3|reg_pc|Q[12]~41 (
// Equation(s):
// \U3|reg_pc|Q[12]~41_combout  = (\U3|reg_pc|Q [12] & (\U3|reg_pc|Q[11]~40  $ (GND))) # (!\U3|reg_pc|Q [12] & (!\U3|reg_pc|Q[11]~40  & VCC))
// \U3|reg_pc|Q[12]~42  = CARRY((\U3|reg_pc|Q [12] & !\U3|reg_pc|Q[11]~40 ))

	.dataa(gnd),
	.datab(\U3|reg_pc|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[11]~40 ),
	.combout(\U3|reg_pc|Q[12]~41_combout ),
	.cout(\U3|reg_pc|Q[12]~42 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[12]~41 .lut_mask = 16'hC30C;
defparam \U3|reg_pc|Q[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[14]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[14]~feeder_combout  = \U3|reg_0|Q~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~16_combout ),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_DOUT|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N23
dffeas \U3|reg_DOUT|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \U3|reg_6|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
fiftyfivenm_lcell_comb \U3|reg_pc|Q[13]~43 (
// Equation(s):
// \U3|reg_pc|Q[13]~43_combout  = (\U3|reg_pc|Q [13] & (!\U3|reg_pc|Q[12]~42 )) # (!\U3|reg_pc|Q [13] & ((\U3|reg_pc|Q[12]~42 ) # (GND)))
// \U3|reg_pc|Q[13]~44  = CARRY((!\U3|reg_pc|Q[12]~42 ) # (!\U3|reg_pc|Q [13]))

	.dataa(\U3|reg_pc|Q [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[12]~42 ),
	.combout(\U3|reg_pc|Q[13]~43_combout ),
	.cout(\U3|reg_pc|Q[13]~44 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[13]~43 .lut_mask = 16'h5A5F;
defparam \U3|reg_pc|Q[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
fiftyfivenm_lcell_comb \U3|reg_pc|Q[14]~45 (
// Equation(s):
// \U3|reg_pc|Q[14]~45_combout  = (\U3|reg_pc|Q [14] & (\U3|reg_pc|Q[13]~44  $ (GND))) # (!\U3|reg_pc|Q [14] & (!\U3|reg_pc|Q[13]~44  & VCC))
// \U3|reg_pc|Q[14]~46  = CARRY((\U3|reg_pc|Q [14] & !\U3|reg_pc|Q[13]~44 ))

	.dataa(gnd),
	.datab(\U3|reg_pc|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[13]~44 ),
	.combout(\U3|reg_pc|Q[14]~45_combout ),
	.cout(\U3|reg_pc|Q[14]~46 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[14]~45 .lut_mask = 16'hC30C;
defparam \U3|reg_pc|Q[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
fiftyfivenm_lcell_comb \DIN[14]~14 (
// Equation(s):
// \DIN[14]~14_combout  = (!\U3|reg_ADDR|Q [12] & (\Equal0~0_combout  & \U4|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\U3|reg_ADDR|Q [12]),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(\U4|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\DIN[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[14]~14 .lut_mask = 16'h4400;
defparam \DIN[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N7
dffeas \U3|reg_A|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
fiftyfivenm_lcell_comb \U3|Add0~58 (
// Equation(s):
// \U3|Add0~58_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux9~4_combout ) # ((\U3|Mux9~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux9~4_combout ),
	.datab(\U3|AddSub~0_combout ),
	.datac(\U3|Mux9~6_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~58 .lut_mask = 16'h3666;
defparam \U3|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N13
dffeas \U3|reg_A|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[13] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y37_N0
fiftyfivenm_ram_block \U4|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\U3|reg_DOUT|Q [15],\U3|reg_DOUT|Q [14],\U3|reg_DOUT|Q [13],\U3|reg_DOUT|Q [12],\U3|reg_DOUT|Q [11],\U3|reg_DOUT|Q [10],\U3|reg_DOUT|Q [9],\U3|reg_DOUT|Q [8],\U3|reg_DOUT|Q [7],\U3|reg_DOUT|Q [6],\U3|reg_DOUT|Q [5],\U3|reg_DOUT|Q [4],\U3|reg_DOUT|Q [3],\U3|reg_DOUT|Q [2],\U3|reg_DOUT|Q [1],\U3|reg_DOUT|Q [0]}),
	.portaaddr({\U3|reg_ADDR|Q [7],\U3|reg_ADDR|Q [6],\U3|reg_ADDR|Q [5],\U3|reg_ADDR|Q [4],\U3|reg_ADDR|Q [3],\U3|reg_ADDR|Q [2],\U3|reg_ADDR|Q [1],\U3|reg_ADDR|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\U4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .init_file = "inst_mem.mif";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "inst_mem:U4|altsyncram:altsyncram_component|altsyncram_3mj1:auto_generated|ALTSYNCRAM";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \U4|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E022800C80040E0C03610;
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
fiftyfivenm_lcell_comb \DIN[13]~13 (
// Equation(s):
// \DIN[13]~13_combout  = (!\U3|reg_ADDR|Q [12] & (\Equal0~0_combout  & \U4|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\U3|reg_ADDR|Q [12]),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(\U4|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\DIN[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[13]~13 .lut_mask = 16'h4400;
defparam \DIN[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N0
fiftyfivenm_lcell_comb \U6|Q~5 (
// Equation(s):
// \U6|Q~5_combout  = (\KEY[0]~input_o  & \SW[5]~input_o )

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U6|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \U6|Q~5 .lut_mask = 16'hC0C0;
defparam \U6|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N1
dffeas \U6|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U6|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|Q[5] .is_wysiwyg = "true";
defparam \U6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
fiftyfivenm_lcell_comb \DIN[5]~5 (
// Equation(s):
// \DIN[5]~5_combout  = (\U3|reg_ADDR|Q [12] & (((\U6|Q [5])))) # (!\U3|reg_ADDR|Q [12] & ((\Equal0~0_combout  & ((\U4|altsyncram_component|auto_generated|q_a [5]))) # (!\Equal0~0_combout  & (\U6|Q [5]))))

	.dataa(\U3|reg_ADDR|Q [12]),
	.datab(\Equal0~0_combout ),
	.datac(\U6|Q [5]),
	.datad(\U4|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\DIN[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[5]~5 .lut_mask = 16'hF4B0;
defparam \DIN[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
fiftyfivenm_lcell_comb \U3|reg_IR|Q~13 (
// Equation(s):
// \U3|reg_IR|Q~13_combout  = (\DIN[5]~5_combout  & \KEY[0]~input_o )

	.dataa(\DIN[5]~5_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~13 .lut_mask = 16'hA0A0;
defparam \U3|reg_IR|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
fiftyfivenm_lcell_comb \U3|reg_IR|Q[3]~1 (
// Equation(s):
// \U3|reg_IR|Q[3]~1_combout  = (\U3|Tstep_Q.T2~q ) # (!\KEY[0]~input_o )

	.dataa(\U3|Tstep_Q.T2~q ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_IR|Q[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q[3]~1 .lut_mask = 16'hAFAF;
defparam \U3|reg_IR|Q[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N25
dffeas \U3|reg_IR|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
fiftyfivenm_lcell_comb \U3|Mux10~5 (
// Equation(s):
// \U3|Mux10~5_combout  = (\U3|Selector4~2_combout  & ((\DIN[13]~13_combout ) # ((\U3|Selector3~8_combout )))) # (!\U3|Selector4~2_combout  & (((!\U3|Selector3~8_combout  & \U3|reg_IR|Q [5]))))

	.dataa(\DIN[13]~13_combout ),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|Selector3~8_combout ),
	.datad(\U3|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\U3|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux10~5 .lut_mask = 16'hCBC8;
defparam \U3|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
fiftyfivenm_lcell_comb \U3|Mux10~7 (
// Equation(s):
// \U3|Mux10~7_combout  = (\U3|Mux10~4_combout ) # ((\U3|Mux10~6_combout  & \U3|Selector1~1_combout ))

	.dataa(\U3|Mux10~4_combout ),
	.datab(gnd),
	.datac(\U3|Mux10~6_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux10~7 .lut_mask = 16'hFAAA;
defparam \U3|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
fiftyfivenm_lcell_comb \U3|Add0~50 (
// Equation(s):
// \U3|Add0~50_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux11~4_combout ) # ((\U3|Mux11~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux11~6_combout ),
	.datab(\U3|Mux11~4_combout ),
	.datac(\U3|AddSub~0_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~50 .lut_mask = 16'h1E3C;
defparam \U3|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N7
dffeas \U3|reg_A|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
fiftyfivenm_lcell_comb \U3|Add0~46 (
// Equation(s):
// \U3|Add0~46_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux12~4_combout ) # ((\U3|Mux12~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux12~4_combout ),
	.datab(\U3|Mux12~6_combout ),
	.datac(\U3|AddSub~0_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~46 .lut_mask = 16'h1E5A;
defparam \U3|Add0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N9
dffeas \U3|reg_A|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
fiftyfivenm_lcell_comb \U3|Add0~47 (
// Equation(s):
// \U3|Add0~47_combout  = ((\U3|Add0~46_combout  $ (\U3|reg_A|Q [11] $ (!\U3|Add0~44 )))) # (GND)
// \U3|Add0~48  = CARRY((\U3|Add0~46_combout  & ((\U3|reg_A|Q [11]) # (!\U3|Add0~44 ))) # (!\U3|Add0~46_combout  & (\U3|reg_A|Q [11] & !\U3|Add0~44 )))

	.dataa(\U3|Add0~46_combout ),
	.datab(\U3|reg_A|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~44 ),
	.combout(\U3|Add0~47_combout ),
	.cout(\U3|Add0~48 ));
// synopsys translate_off
defparam \U3|Add0~47 .lut_mask = 16'h698E;
defparam \U3|Add0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
fiftyfivenm_lcell_comb \U3|Add0~51 (
// Equation(s):
// \U3|Add0~51_combout  = (\U3|Add0~50_combout  & ((\U3|reg_A|Q [12] & (\U3|Add0~48  & VCC)) # (!\U3|reg_A|Q [12] & (!\U3|Add0~48 )))) # (!\U3|Add0~50_combout  & ((\U3|reg_A|Q [12] & (!\U3|Add0~48 )) # (!\U3|reg_A|Q [12] & ((\U3|Add0~48 ) # (GND)))))
// \U3|Add0~52  = CARRY((\U3|Add0~50_combout  & (!\U3|reg_A|Q [12] & !\U3|Add0~48 )) # (!\U3|Add0~50_combout  & ((!\U3|Add0~48 ) # (!\U3|reg_A|Q [12]))))

	.dataa(\U3|Add0~50_combout ),
	.datab(\U3|reg_A|Q [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~48 ),
	.combout(\U3|Add0~51_combout ),
	.cout(\U3|Add0~52 ));
// synopsys translate_off
defparam \U3|Add0~51 .lut_mask = 16'h9617;
defparam \U3|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
fiftyfivenm_lcell_comb \U3|Add0~55 (
// Equation(s):
// \U3|Add0~55_combout  = ((\U3|reg_A|Q [13] $ (\U3|Add0~54_combout  $ (!\U3|Add0~52 )))) # (GND)
// \U3|Add0~56  = CARRY((\U3|reg_A|Q [13] & ((\U3|Add0~54_combout ) # (!\U3|Add0~52 ))) # (!\U3|reg_A|Q [13] & (\U3|Add0~54_combout  & !\U3|Add0~52 )))

	.dataa(\U3|reg_A|Q [13]),
	.datab(\U3|Add0~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~52 ),
	.combout(\U3|Add0~55_combout ),
	.cout(\U3|Add0~56 ));
// synopsys translate_off
defparam \U3|Add0~55 .lut_mask = 16'h698E;
defparam \U3|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
fiftyfivenm_lcell_comb \U3|Add0~57 (
// Equation(s):
// \U3|Add0~57_combout  = (\U3|ALU_and~0_combout  & (\U3|Mux10~7_combout  & (\U3|reg_A|Q [13]))) # (!\U3|ALU_and~0_combout  & (((\U3|Add0~55_combout ))))

	.dataa(\U3|Mux10~7_combout ),
	.datab(\U3|reg_A|Q [13]),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|Add0~55_combout ),
	.cin(gnd),
	.combout(\U3|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~57 .lut_mask = 16'h8F80;
defparam \U3|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N17
dffeas \U3|reg_G|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
fiftyfivenm_lcell_comb \U3|Mux10~6 (
// Equation(s):
// \U3|Mux10~6_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux10~5_combout  & (\U3|reg_IR|Q [8])) # (!\U3|Mux10~5_combout  & ((\U3|reg_G|Q [13]))))) # (!\U3|Selector3~8_combout  & (((\U3|Mux10~5_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_IR|Q [8]),
	.datac(\U3|Mux10~5_combout ),
	.datad(\U3|reg_G|Q [13]),
	.cin(gnd),
	.combout(\U3|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux10~6 .lut_mask = 16'hDAD0;
defparam \U3|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
fiftyfivenm_lcell_comb \U3|Add0~54 (
// Equation(s):
// \U3|Add0~54_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux10~4_combout ) # ((\U3|Mux10~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux10~4_combout ),
	.datab(\U3|AddSub~0_combout ),
	.datac(\U3|Mux10~6_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~54 .lut_mask = 16'h3666;
defparam \U3|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
fiftyfivenm_lcell_comb \U3|Add0~59 (
// Equation(s):
// \U3|Add0~59_combout  = (\U3|reg_A|Q [14] & ((\U3|Add0~58_combout  & (\U3|Add0~56  & VCC)) # (!\U3|Add0~58_combout  & (!\U3|Add0~56 )))) # (!\U3|reg_A|Q [14] & ((\U3|Add0~58_combout  & (!\U3|Add0~56 )) # (!\U3|Add0~58_combout  & ((\U3|Add0~56 ) # (GND)))))
// \U3|Add0~60  = CARRY((\U3|reg_A|Q [14] & (!\U3|Add0~58_combout  & !\U3|Add0~56 )) # (!\U3|reg_A|Q [14] & ((!\U3|Add0~56 ) # (!\U3|Add0~58_combout ))))

	.dataa(\U3|reg_A|Q [14]),
	.datab(\U3|Add0~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~56 ),
	.combout(\U3|Add0~59_combout ),
	.cout(\U3|Add0~60 ));
// synopsys translate_off
defparam \U3|Add0~59 .lut_mask = 16'h9617;
defparam \U3|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
fiftyfivenm_lcell_comb \U3|Add0~61 (
// Equation(s):
// \U3|Add0~61_combout  = (\U3|ALU_and~0_combout  & (((\U3|reg_A|Q [14] & \U3|Mux9~7_combout )))) # (!\U3|ALU_and~0_combout  & (\U3|Add0~59_combout ))

	.dataa(\U3|Add0~59_combout ),
	.datab(\U3|reg_A|Q [14]),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|Mux9~7_combout ),
	.cin(gnd),
	.combout(\U3|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~61 .lut_mask = 16'hCA0A;
defparam \U3|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N27
dffeas \U3|reg_G|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
fiftyfivenm_lcell_comb \U3|Mux9~5 (
// Equation(s):
// \U3|Mux9~5_combout  = (\U3|Selector3~8_combout  & ((\U3|reg_G|Q [14]) # ((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & (((!\U3|Selector4~2_combout  & \U3|reg_IR|Q [6]))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_G|Q [14]),
	.datac(\U3|Selector4~2_combout ),
	.datad(\U3|reg_IR|Q [6]),
	.cin(gnd),
	.combout(\U3|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux9~5 .lut_mask = 16'hADA8;
defparam \U3|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
fiftyfivenm_lcell_comb \U3|Mux9~6 (
// Equation(s):
// \U3|Mux9~6_combout  = (\U3|Selector4~2_combout  & ((\U3|Mux9~5_combout  & ((\U3|reg_IR|Q [8]))) # (!\U3|Mux9~5_combout  & (\DIN[14]~14_combout )))) # (!\U3|Selector4~2_combout  & (((\U3|Mux9~5_combout ))))

	.dataa(\DIN[14]~14_combout ),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|reg_IR|Q [8]),
	.datad(\U3|Mux9~5_combout ),
	.cin(gnd),
	.combout(\U3|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux9~6 .lut_mask = 16'hF388;
defparam \U3|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
fiftyfivenm_lcell_comb \U3|Mux9~7 (
// Equation(s):
// \U3|Mux9~7_combout  = (\U3|Mux9~4_combout ) # ((\U3|Mux9~6_combout  & \U3|Selector1~1_combout ))

	.dataa(\U3|Mux9~4_combout ),
	.datab(gnd),
	.datac(\U3|Mux9~6_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux9~7 .lut_mask = 16'hFAAA;
defparam \U3|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N29
dffeas \U3|reg_pc|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[14]~45_combout ),
	.asdata(\U3|Mux9~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
fiftyfivenm_lcell_comb \U3|reg_pc|Q[15]~47 (
// Equation(s):
// \U3|reg_pc|Q[15]~47_combout  = \U3|reg_pc|Q [15] $ (\U3|reg_pc|Q[14]~46 )

	.dataa(\U3|reg_pc|Q [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|reg_pc|Q[14]~46 ),
	.combout(\U3|reg_pc|Q[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_pc|Q[15]~47 .lut_mask = 16'h5A5A;
defparam \U3|reg_pc|Q[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
fiftyfivenm_lcell_comb \U3|Add0~62 (
// Equation(s):
// \U3|Add0~62_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux8~4_combout ) # ((\U3|Selector1~1_combout  & \U3|Mux8~6_combout ))))

	.dataa(\U3|Selector1~1_combout ),
	.datab(\U3|Mux8~6_combout ),
	.datac(\U3|Mux8~4_combout ),
	.datad(\U3|AddSub~0_combout ),
	.cin(gnd),
	.combout(\U3|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~62 .lut_mask = 16'h07F8;
defparam \U3|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N17
dffeas \U3|reg_A|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
fiftyfivenm_lcell_comb \U3|Add0~63 (
// Equation(s):
// \U3|Add0~63_combout  = \U3|Add0~62_combout  $ (\U3|reg_A|Q [15] $ (!\U3|Add0~60 ))

	.dataa(\U3|Add0~62_combout ),
	.datab(\U3|reg_A|Q [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\U3|Add0~60 ),
	.combout(\U3|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~63 .lut_mask = 16'h6969;
defparam \U3|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
fiftyfivenm_lcell_comb \U3|Add0~65 (
// Equation(s):
// \U3|Add0~65_combout  = (\U3|ALU_and~0_combout  & (((\U3|Mux8~7_combout  & \U3|reg_A|Q [15])))) # (!\U3|ALU_and~0_combout  & (\U3|Add0~63_combout ))

	.dataa(\U3|Add0~63_combout ),
	.datab(\U3|Mux8~7_combout ),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|reg_A|Q [15]),
	.cin(gnd),
	.combout(\U3|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~65 .lut_mask = 16'hCA0A;
defparam \U3|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N19
dffeas \U3|reg_G|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
fiftyfivenm_lcell_comb \U3|reg_IR|Q~15 (
// Equation(s):
// \U3|reg_IR|Q~15_combout  = (\DIN[7]~7_combout  & \KEY[0]~input_o )

	.dataa(gnd),
	.datab(\DIN[7]~7_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~15 .lut_mask = 16'hC0C0;
defparam \U3|reg_IR|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N5
dffeas \U3|reg_IR|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N26
fiftyfivenm_lcell_comb \DIN[15]~15 (
// Equation(s):
// \DIN[15]~15_combout  = (\Equal0~0_combout  & (!\U3|reg_ADDR|Q [12] & \U4|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\Equal0~0_combout ),
	.datab(gnd),
	.datac(\U3|reg_ADDR|Q [12]),
	.datad(\U4|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\DIN[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[15]~15 .lut_mask = 16'h0A00;
defparam \DIN[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
fiftyfivenm_lcell_comb \U3|Mux8~5 (
// Equation(s):
// \U3|Mux8~5_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & ((\DIN[15]~15_combout ))) # (!\U3|Selector4~2_combout  & (\U3|reg_IR|Q [7]))))

	.dataa(\U3|reg_IR|Q [7]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|Selector4~2_combout ),
	.datad(\DIN[15]~15_combout ),
	.cin(gnd),
	.combout(\U3|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux8~5 .lut_mask = 16'hF2C2;
defparam \U3|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
fiftyfivenm_lcell_comb \U3|Mux8~6 (
// Equation(s):
// \U3|Mux8~6_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux8~5_combout  & ((\U3|reg_IR|Q [8]))) # (!\U3|Mux8~5_combout  & (\U3|reg_G|Q [15])))) # (!\U3|Selector3~8_combout  & (((\U3|Mux8~5_combout ))))

	.dataa(\U3|reg_G|Q [15]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|Mux8~5_combout ),
	.datad(\U3|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\U3|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux8~6 .lut_mask = 16'hF838;
defparam \U3|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
fiftyfivenm_lcell_comb \U3|Mux8~7 (
// Equation(s):
// \U3|Mux8~7_combout  = (\U3|Mux8~4_combout ) # ((\U3|Mux8~6_combout  & \U3|Selector1~1_combout ))

	.dataa(gnd),
	.datab(\U3|Mux8~6_combout ),
	.datac(\U3|Mux8~4_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux8~7 .lut_mask = 16'hFCF0;
defparam \U3|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N31
dffeas \U3|reg_pc|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[15]~47_combout ),
	.asdata(\U3|Mux8~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
fiftyfivenm_lcell_comb \U3|Mux8~0 (
// Equation(s):
// \U3|Mux8~0_combout  = (\U3|Selector3~8_combout  & (\U3|Selector4~2_combout )) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & ((\U3|reg_pc|Q [15]))) # (!\U3|Selector4~2_combout  & (\U3|reg_6|Q [15]))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|reg_6|Q [15]),
	.datad(\U3|reg_pc|Q [15]),
	.cin(gnd),
	.combout(\U3|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux8~0 .lut_mask = 16'hDC98;
defparam \U3|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y35_N3
dffeas \U3|reg_5|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
fiftyfivenm_lcell_comb \U3|reg_4|Q[15]~feeder (
// Equation(s):
// \U3|reg_4|Q[15]~feeder_combout  = \U3|reg_0|Q~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_4|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_4|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N9
dffeas \U3|reg_4|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
fiftyfivenm_lcell_comb \U3|Mux8~1 (
// Equation(s):
// \U3|Mux8~1_combout  = (\U3|Mux8~0_combout  & (((\U3|reg_5|Q [15])) # (!\U3|Selector3~8_combout ))) # (!\U3|Mux8~0_combout  & (\U3|Selector3~8_combout  & ((\U3|reg_4|Q [15]))))

	.dataa(\U3|Mux8~0_combout ),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_5|Q [15]),
	.datad(\U3|reg_4|Q [15]),
	.cin(gnd),
	.combout(\U3|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux8~1 .lut_mask = 16'hE6A2;
defparam \U3|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
fiftyfivenm_lcell_comb \U3|reg_3|Q[15]~feeder (
// Equation(s):
// \U3|reg_3|Q[15]~feeder_combout  = \U3|reg_0|Q~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_3|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_3|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N17
dffeas \U3|reg_3|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N17
dffeas \U3|reg_1|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y31_N15
dffeas \U3|reg_2|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
fiftyfivenm_lcell_comb \U3|reg_0|Q[15]~feeder (
// Equation(s):
// \U3|reg_0|Q[15]~feeder_combout  = \U3|reg_0|Q~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N7
dffeas \U3|reg_0|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N14
fiftyfivenm_lcell_comb \U3|Mux8~2 (
// Equation(s):
// \U3|Mux8~2_combout  = (\U3|Selector4~2_combout  & (\U3|Selector3~8_combout )) # (!\U3|Selector4~2_combout  & ((\U3|Selector3~8_combout  & ((\U3|reg_0|Q [15]))) # (!\U3|Selector3~8_combout  & (\U3|reg_2|Q [15]))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_2|Q [15]),
	.datad(\U3|reg_0|Q [15]),
	.cin(gnd),
	.combout(\U3|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux8~2 .lut_mask = 16'hDC98;
defparam \U3|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
fiftyfivenm_lcell_comb \U3|Mux8~3 (
// Equation(s):
// \U3|Mux8~3_combout  = (\U3|Selector4~2_combout  & ((\U3|Mux8~2_combout  & ((\U3|reg_1|Q [15]))) # (!\U3|Mux8~2_combout  & (\U3|reg_3|Q [15])))) # (!\U3|Selector4~2_combout  & (((\U3|Mux8~2_combout ))))

	.dataa(\U3|reg_3|Q [15]),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|reg_1|Q [15]),
	.datad(\U3|Mux8~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux8~3 .lut_mask = 16'hF388;
defparam \U3|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
fiftyfivenm_lcell_comb \U3|Mux8~4 (
// Equation(s):
// \U3|Mux8~4_combout  = (!\U3|Selector1~1_combout  & ((\U3|Selector2~3_combout  & (\U3|Mux8~1_combout )) # (!\U3|Selector2~3_combout  & ((\U3|Mux8~3_combout )))))

	.dataa(\U3|Selector1~1_combout ),
	.datab(\U3|Mux8~1_combout ),
	.datac(\U3|Selector2~3_combout ),
	.datad(\U3|Mux8~3_combout ),
	.cin(gnd),
	.combout(\U3|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux8~4 .lut_mask = 16'h4540;
defparam \U3|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
fiftyfivenm_lcell_comb \U3|reg_0|Q~17 (
// Equation(s):
// \U3|reg_0|Q~17_combout  = (\KEY[0]~input_o  & ((\U3|Mux8~4_combout ) # ((\U3|Mux8~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux8~4_combout ),
	.datab(\U3|Mux8~6_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~17_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~17 .lut_mask = 16'hE0A0;
defparam \U3|reg_0|Q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N3
dffeas \U3|reg_DOUT|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N2
fiftyfivenm_lcell_comb \U6|Q~4 (
// Equation(s):
// \U6|Q~4_combout  = (\KEY[0]~input_o  & \SW[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\U6|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \U6|Q~4 .lut_mask = 16'hF000;
defparam \U6|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N3
dffeas \U6|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U6|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|Q[4] .is_wysiwyg = "true";
defparam \U6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N20
fiftyfivenm_lcell_comb \DIN[4]~4 (
// Equation(s):
// \DIN[4]~4_combout  = (\Equal0~0_combout  & ((\U3|reg_ADDR|Q [12] & ((\U6|Q [4]))) # (!\U3|reg_ADDR|Q [12] & (\U4|altsyncram_component|auto_generated|q_a [4])))) # (!\Equal0~0_combout  & (((\U6|Q [4]))))

	.dataa(\Equal0~0_combout ),
	.datab(\U3|reg_ADDR|Q [12]),
	.datac(\U4|altsyncram_component|auto_generated|q_a [4]),
	.datad(\U6|Q [4]),
	.cin(gnd),
	.combout(\DIN[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[4]~4 .lut_mask = 16'hFD20;
defparam \DIN[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
fiftyfivenm_lcell_comb \U3|reg_IR|Q~12 (
// Equation(s):
// \U3|reg_IR|Q~12_combout  = (\DIN[4]~4_combout  & \KEY[0]~input_o )

	.dataa(\DIN[4]~4_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~12 .lut_mask = 16'hA0A0;
defparam \U3|reg_IR|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N31
dffeas \U3|reg_IR|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
fiftyfivenm_lcell_comb \U3|Add0~53 (
// Equation(s):
// \U3|Add0~53_combout  = (\U3|ALU_and~0_combout  & (((\U3|reg_A|Q [12] & \U3|Mux11~7_combout )))) # (!\U3|ALU_and~0_combout  & (\U3|Add0~51_combout ))

	.dataa(\U3|Add0~51_combout ),
	.datab(\U3|reg_A|Q [12]),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|Mux11~7_combout ),
	.cin(gnd),
	.combout(\U3|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~53 .lut_mask = 16'hCA0A;
defparam \U3|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N15
dffeas \U3|reg_G|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
fiftyfivenm_lcell_comb \U3|Mux11~5 (
// Equation(s):
// \U3|Mux11~5_combout  = (\U3|Selector3~8_combout  & (((\U3|reg_G|Q [12]) # (\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & (\U3|reg_IR|Q [4] & ((!\U3|Selector4~2_combout ))))

	.dataa(\U3|reg_IR|Q [4]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_G|Q [12]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux11~5 .lut_mask = 16'hCCE2;
defparam \U3|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
fiftyfivenm_lcell_comb \DIN[12]~12 (
// Equation(s):
// \DIN[12]~12_combout  = (!\U3|reg_ADDR|Q [12] & (\Equal0~0_combout  & \U4|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\U3|reg_ADDR|Q [12]),
	.datab(\Equal0~0_combout ),
	.datac(\U4|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\DIN[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[12]~12 .lut_mask = 16'h4040;
defparam \DIN[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
fiftyfivenm_lcell_comb \U3|Mux11~6 (
// Equation(s):
// \U3|Mux11~6_combout  = (\U3|Mux11~5_combout  & (((\U3|reg_IR|Q [8])) # (!\U3|Selector4~2_combout ))) # (!\U3|Mux11~5_combout  & (\U3|Selector4~2_combout  & (\DIN[12]~12_combout )))

	.dataa(\U3|Mux11~5_combout ),
	.datab(\U3|Selector4~2_combout ),
	.datac(\DIN[12]~12_combout ),
	.datad(\U3|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\U3|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux11~6 .lut_mask = 16'hEA62;
defparam \U3|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
fiftyfivenm_lcell_comb \U3|Mux11~7 (
// Equation(s):
// \U3|Mux11~7_combout  = (\U3|Mux11~4_combout ) # ((\U3|Mux11~6_combout  & \U3|Selector1~1_combout ))

	.dataa(gnd),
	.datab(\U3|Mux11~4_combout ),
	.datac(\U3|Mux11~6_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux11~7 .lut_mask = 16'hFCCC;
defparam \U3|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N25
dffeas \U3|reg_pc|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[12]~41_combout ),
	.asdata(\U3|Mux11~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N27
dffeas \U3|reg_pc|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[13]~43_combout ),
	.asdata(\U3|Mux10~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \U3|reg_6|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
fiftyfivenm_lcell_comb \U3|Mux10~0 (
// Equation(s):
// \U3|Mux10~0_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [13])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [13])))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_pc|Q [13]),
	.datac(\U3|reg_6|Q [13]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux10~0 .lut_mask = 16'hEE50;
defparam \U3|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
fiftyfivenm_lcell_comb \U3|reg_4|Q[13]~feeder (
// Equation(s):
// \U3|reg_4|Q[13]~feeder_combout  = \U3|reg_0|Q~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_4|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_4|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \U3|reg_4|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N31
dffeas \U3|reg_5|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N30
fiftyfivenm_lcell_comb \U3|Mux10~1 (
// Equation(s):
// \U3|Mux10~1_combout  = (\U3|Mux10~0_combout  & (((\U3|reg_5|Q [13]) # (!\U3|Selector3~8_combout )))) # (!\U3|Mux10~0_combout  & (\U3|reg_4|Q [13] & ((\U3|Selector3~8_combout ))))

	.dataa(\U3|Mux10~0_combout ),
	.datab(\U3|reg_4|Q [13]),
	.datac(\U3|reg_5|Q [13]),
	.datad(\U3|Selector3~8_combout ),
	.cin(gnd),
	.combout(\U3|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux10~1 .lut_mask = 16'hE4AA;
defparam \U3|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N19
dffeas \U3|reg_2|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N10
fiftyfivenm_lcell_comb \U3|reg_0|Q[13]~feeder (
// Equation(s):
// \U3|reg_0|Q[13]~feeder_combout  = \U3|reg_0|Q~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N11
dffeas \U3|reg_0|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
fiftyfivenm_lcell_comb \U3|Mux10~2 (
// Equation(s):
// \U3|Mux10~2_combout  = (\U3|Selector4~2_combout  & (\U3|Selector3~8_combout )) # (!\U3|Selector4~2_combout  & ((\U3|Selector3~8_combout  & ((\U3|reg_0|Q [13]))) # (!\U3|Selector3~8_combout  & (\U3|reg_2|Q [13]))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_2|Q [13]),
	.datad(\U3|reg_0|Q [13]),
	.cin(gnd),
	.combout(\U3|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux10~2 .lut_mask = 16'hDC98;
defparam \U3|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
fiftyfivenm_lcell_comb \U3|reg_1|Q[13]~feeder (
// Equation(s):
// \U3|reg_1|Q[13]~feeder_combout  = \U3|reg_0|Q~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_1|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_1|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_1|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N13
dffeas \U3|reg_1|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_1|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N13
dffeas \U3|reg_3|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N12
fiftyfivenm_lcell_comb \U3|Mux10~3 (
// Equation(s):
// \U3|Mux10~3_combout  = (\U3|Mux10~2_combout  & ((\U3|reg_1|Q [13]) # ((!\U3|Selector4~2_combout )))) # (!\U3|Mux10~2_combout  & (((\U3|reg_3|Q [13] & \U3|Selector4~2_combout ))))

	.dataa(\U3|Mux10~2_combout ),
	.datab(\U3|reg_1|Q [13]),
	.datac(\U3|reg_3|Q [13]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux10~3 .lut_mask = 16'hD8AA;
defparam \U3|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N24
fiftyfivenm_lcell_comb \U3|Mux10~4 (
// Equation(s):
// \U3|Mux10~4_combout  = (!\U3|Selector1~1_combout  & ((\U3|Selector2~3_combout  & (\U3|Mux10~1_combout )) # (!\U3|Selector2~3_combout  & ((\U3|Mux10~3_combout )))))

	.dataa(\U3|Mux10~1_combout ),
	.datab(\U3|Selector1~1_combout ),
	.datac(\U3|Selector2~3_combout ),
	.datad(\U3|Mux10~3_combout ),
	.cin(gnd),
	.combout(\U3|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux10~4 .lut_mask = 16'h2320;
defparam \U3|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
fiftyfivenm_lcell_comb \U3|reg_0|Q~15 (
// Equation(s):
// \U3|reg_0|Q~15_combout  = (\KEY[0]~input_o  & ((\U3|Mux10~4_combout ) # ((\U3|Mux10~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux10~4_combout ),
	.datab(\U3|Mux10~6_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~15 .lut_mask = 16'hE0A0;
defparam \U3|reg_0|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N17
dffeas \U3|reg_DOUT|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N24
fiftyfivenm_lcell_comb \DIN[3]~3 (
// Equation(s):
// \DIN[3]~3_combout  = (\Equal0~0_combout  & ((\U3|reg_ADDR|Q [12] & (\U6|Q [3])) # (!\U3|reg_ADDR|Q [12] & ((\U4|altsyncram_component|auto_generated|q_a [3]))))) # (!\Equal0~0_combout  & (((\U6|Q [3]))))

	.dataa(\Equal0~0_combout ),
	.datab(\U3|reg_ADDR|Q [12]),
	.datac(\U6|Q [3]),
	.datad(\U4|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\DIN[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[3]~3 .lut_mask = 16'hF2D0;
defparam \DIN[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
fiftyfivenm_lcell_comb \U3|reg_IR|Q~11 (
// Equation(s):
// \U3|reg_IR|Q~11_combout  = (\KEY[0]~input_o  & \DIN[3]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\DIN[3]~3_combout ),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~11 .lut_mask = 16'hF000;
defparam \U3|reg_IR|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N29
dffeas \U3|reg_IR|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
fiftyfivenm_lcell_comb \DIN[11]~11 (
// Equation(s):
// \DIN[11]~11_combout  = (\Equal0~0_combout  & (!\U3|reg_ADDR|Q [12] & \U4|altsyncram_component|auto_generated|q_a [11]))

	.dataa(gnd),
	.datab(\Equal0~0_combout ),
	.datac(\U3|reg_ADDR|Q [12]),
	.datad(\U4|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\DIN[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[11]~11 .lut_mask = 16'h0C00;
defparam \DIN[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
fiftyfivenm_lcell_comb \U3|Mux12~5 (
// Equation(s):
// \U3|Mux12~5_combout  = (\U3|Selector4~2_combout  & ((\U3|Selector3~8_combout ) # ((\DIN[11]~11_combout )))) # (!\U3|Selector4~2_combout  & (!\U3|Selector3~8_combout  & (\U3|reg_IR|Q [3])))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_IR|Q [3]),
	.datad(\DIN[11]~11_combout ),
	.cin(gnd),
	.combout(\U3|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux12~5 .lut_mask = 16'hBA98;
defparam \U3|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
fiftyfivenm_lcell_comb \U3|Add0~49 (
// Equation(s):
// \U3|Add0~49_combout  = (\U3|ALU_and~0_combout  & (((\U3|reg_A|Q [11] & \U3|Mux12~7_combout )))) # (!\U3|ALU_and~0_combout  & (\U3|Add0~47_combout ))

	.dataa(\U3|Add0~47_combout ),
	.datab(\U3|reg_A|Q [11]),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|Mux12~7_combout ),
	.cin(gnd),
	.combout(\U3|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~49 .lut_mask = 16'hCA0A;
defparam \U3|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N29
dffeas \U3|reg_G|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
fiftyfivenm_lcell_comb \U3|Mux12~6 (
// Equation(s):
// \U3|Mux12~6_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux12~5_combout  & (\U3|reg_IR|Q [8])) # (!\U3|Mux12~5_combout  & ((\U3|reg_G|Q [11]))))) # (!\U3|Selector3~8_combout  & (\U3|Mux12~5_combout ))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|Mux12~5_combout ),
	.datac(\U3|reg_IR|Q [8]),
	.datad(\U3|reg_G|Q [11]),
	.cin(gnd),
	.combout(\U3|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux12~6 .lut_mask = 16'hE6C4;
defparam \U3|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
fiftyfivenm_lcell_comb \U3|Mux12~7 (
// Equation(s):
// \U3|Mux12~7_combout  = (\U3|Mux12~4_combout ) # ((\U3|Mux12~6_combout  & \U3|Selector1~1_combout ))

	.dataa(\U3|Mux12~4_combout ),
	.datab(\U3|Mux12~6_combout ),
	.datac(gnd),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux12~7 .lut_mask = 16'hEEAA;
defparam \U3|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N23
dffeas \U3|reg_pc|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[11]~39_combout ),
	.asdata(\U3|Mux12~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N5
dffeas \U3|reg_6|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
fiftyfivenm_lcell_comb \U3|Mux12~0 (
// Equation(s):
// \U3|Mux12~0_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [11])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [11])))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_pc|Q [11]),
	.datac(\U3|reg_6|Q [11]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux12~0 .lut_mask = 16'hEE50;
defparam \U3|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N26
fiftyfivenm_lcell_comb \U3|Mux12~1 (
// Equation(s):
// \U3|Mux12~1_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux12~0_combout  & ((\U3|reg_5|Q [11]))) # (!\U3|Mux12~0_combout  & (\U3|reg_4|Q [11])))) # (!\U3|Selector3~8_combout  & (((\U3|Mux12~0_combout ))))

	.dataa(\U3|reg_4|Q [11]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_5|Q [11]),
	.datad(\U3|Mux12~0_combout ),
	.cin(gnd),
	.combout(\U3|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux12~1 .lut_mask = 16'hF388;
defparam \U3|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
fiftyfivenm_lcell_comb \U3|reg_1|Q[11]~feeder (
// Equation(s):
// \U3|reg_1|Q[11]~feeder_combout  = \U3|reg_0|Q~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_1|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_1|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_1|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N1
dffeas \U3|reg_1|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_1|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N9
dffeas \U3|reg_3|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
fiftyfivenm_lcell_comb \U3|reg_0|Q[11]~feeder (
// Equation(s):
// \U3|reg_0|Q[11]~feeder_combout  = \U3|reg_0|Q~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N15
dffeas \U3|reg_0|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \U3|reg_2|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
fiftyfivenm_lcell_comb \U3|Mux12~2 (
// Equation(s):
// \U3|Mux12~2_combout  = (\U3|Selector3~8_combout  & ((\U3|reg_0|Q [11]) # ((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & (((\U3|reg_2|Q [11] & !\U3|Selector4~2_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_0|Q [11]),
	.datac(\U3|reg_2|Q [11]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux12~2 .lut_mask = 16'hAAD8;
defparam \U3|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N8
fiftyfivenm_lcell_comb \U3|Mux12~3 (
// Equation(s):
// \U3|Mux12~3_combout  = (\U3|Selector4~2_combout  & ((\U3|Mux12~2_combout  & (\U3|reg_1|Q [11])) # (!\U3|Mux12~2_combout  & ((\U3|reg_3|Q [11]))))) # (!\U3|Selector4~2_combout  & (((\U3|Mux12~2_combout ))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|reg_1|Q [11]),
	.datac(\U3|reg_3|Q [11]),
	.datad(\U3|Mux12~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux12~3 .lut_mask = 16'hDDA0;
defparam \U3|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N28
fiftyfivenm_lcell_comb \U3|Mux12~4 (
// Equation(s):
// \U3|Mux12~4_combout  = (!\U3|Selector1~1_combout  & ((\U3|Selector2~3_combout  & (\U3|Mux12~1_combout )) # (!\U3|Selector2~3_combout  & ((\U3|Mux12~3_combout )))))

	.dataa(\U3|Mux12~1_combout ),
	.datab(\U3|Mux12~3_combout ),
	.datac(\U3|Selector2~3_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux12~4 .lut_mask = 16'h00AC;
defparam \U3|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
fiftyfivenm_lcell_comb \U3|reg_0|Q~13 (
// Equation(s):
// \U3|reg_0|Q~13_combout  = (\KEY[0]~input_o  & ((\U3|Mux12~4_combout ) # ((\U3|Mux12~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux12~4_combout ),
	.datab(\U3|Mux12~6_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~13 .lut_mask = 16'hE0A0;
defparam \U3|reg_0|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N5
dffeas \U3|reg_DOUT|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
fiftyfivenm_lcell_comb \DIN[8]~8 (
// Equation(s):
// \DIN[8]~8_combout  = (\Equal0~0_combout  & ((\U3|reg_ADDR|Q [12] & (\U6|Q [8])) # (!\U3|reg_ADDR|Q [12] & ((\U4|altsyncram_component|auto_generated|q_a [8]))))) # (!\Equal0~0_combout  & (((\U6|Q [8]))))

	.dataa(\Equal0~0_combout ),
	.datab(\U3|reg_ADDR|Q [12]),
	.datac(\U6|Q [8]),
	.datad(\U4|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\DIN[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[8]~8 .lut_mask = 16'hF2D0;
defparam \DIN[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
fiftyfivenm_lcell_comb \U3|reg_IR|Q~16 (
// Equation(s):
// \U3|reg_IR|Q~16_combout  = (\KEY[0]~input_o  & \DIN[8]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\DIN[8]~8_combout ),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~16 .lut_mask = 16'hF000;
defparam \U3|reg_IR|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N9
dffeas \U3|reg_IR|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N2
fiftyfivenm_lcell_comb \U3|Mux14~6 (
// Equation(s):
// \U3|Mux14~6_combout  = (\U3|Mux14~5_combout  & (((\U3|reg_IR|Q [8]) # (!\U3|Selector3~8_combout )))) # (!\U3|Mux14~5_combout  & (\U3|reg_G|Q [9] & (\U3|Selector3~8_combout )))

	.dataa(\U3|reg_G|Q [9]),
	.datab(\U3|Mux14~5_combout ),
	.datac(\U3|Selector3~8_combout ),
	.datad(\U3|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\U3|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux14~6 .lut_mask = 16'hEC2C;
defparam \U3|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
fiftyfivenm_lcell_comb \U3|Mux14~7 (
// Equation(s):
// \U3|Mux14~7_combout  = (\U3|Mux14~4_combout ) # ((\U3|Mux14~6_combout  & \U3|Selector1~1_combout ))

	.dataa(\U3|Mux14~4_combout ),
	.datab(gnd),
	.datac(\U3|Mux14~6_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux14~7 .lut_mask = 16'hFAAA;
defparam \U3|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \U3|reg_pc|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[9]~35_combout ),
	.asdata(\U3|Mux14~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N17
dffeas \U3|reg_6|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
fiftyfivenm_lcell_comb \U3|Mux14~0 (
// Equation(s):
// \U3|Mux14~0_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [9])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [9])))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_pc|Q [9]),
	.datac(\U3|reg_6|Q [9]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux14~0 .lut_mask = 16'hEE50;
defparam \U3|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
fiftyfivenm_lcell_comb \U3|Mux14~1 (
// Equation(s):
// \U3|Mux14~1_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux14~0_combout  & ((\U3|reg_5|Q [9]))) # (!\U3|Mux14~0_combout  & (\U3|reg_4|Q [9])))) # (!\U3|Selector3~8_combout  & (((\U3|Mux14~0_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_4|Q [9]),
	.datac(\U3|reg_5|Q [9]),
	.datad(\U3|Mux14~0_combout ),
	.cin(gnd),
	.combout(\U3|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux14~1 .lut_mask = 16'hF588;
defparam \U3|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
fiftyfivenm_lcell_comb \U3|Mux14~4 (
// Equation(s):
// \U3|Mux14~4_combout  = (!\U3|Selector1~1_combout  & ((\U3|Selector2~3_combout  & ((\U3|Mux14~1_combout ))) # (!\U3|Selector2~3_combout  & (\U3|Mux14~3_combout ))))

	.dataa(\U3|Mux14~3_combout ),
	.datab(\U3|Selector2~3_combout ),
	.datac(\U3|Mux14~1_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux14~4 .lut_mask = 16'h00E2;
defparam \U3|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
fiftyfivenm_lcell_comb \U3|reg_0|Q~11 (
// Equation(s):
// \U3|reg_0|Q~11_combout  = (\KEY[0]~input_o  & ((\U3|Mux14~4_combout ) # ((\U3|Mux14~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux14~4_combout ),
	.datab(\U3|Mux14~6_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~11 .lut_mask = 16'hE0A0;
defparam \U3|reg_0|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N9
dffeas \U3|reg_DOUT|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
fiftyfivenm_lcell_comb \U6|Q~0 (
// Equation(s):
// \U6|Q~0_combout  = (\KEY[0]~input_o  & \SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\U6|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \U6|Q~0 .lut_mask = 16'hF000;
defparam \U6|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N23
dffeas \U6|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U6|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U6|Q[0] .is_wysiwyg = "true";
defparam \U6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N22
fiftyfivenm_lcell_comb \DIN[0]~0 (
// Equation(s):
// \DIN[0]~0_combout  = (\U3|reg_ADDR|Q [12] & (((\U6|Q [0])))) # (!\U3|reg_ADDR|Q [12] & ((\Equal0~0_combout  & (\U4|altsyncram_component|auto_generated|q_a [0])) # (!\Equal0~0_combout  & ((\U6|Q [0])))))

	.dataa(\U4|altsyncram_component|auto_generated|q_a [0]),
	.datab(\U3|reg_ADDR|Q [12]),
	.datac(\U6|Q [0]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\DIN[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[0]~0 .lut_mask = 16'hE2F0;
defparam \DIN[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
fiftyfivenm_lcell_comb \U3|reg_IR|Q~8 (
// Equation(s):
// \U3|reg_IR|Q~8_combout  = (\DIN[0]~0_combout  & \KEY[0]~input_o )

	.dataa(\DIN[0]~0_combout ),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~8 .lut_mask = 16'hA0A0;
defparam \U3|reg_IR|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N21
dffeas \U3|reg_IR|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
fiftyfivenm_lcell_comb \U3|Mux15~5 (
// Equation(s):
// \U3|Mux15~5_combout  = (\U3|Selector3~8_combout  & ((\U3|reg_G|Q [8]) # ((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & (((\U3|reg_IR|Q [0] & !\U3|Selector4~2_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_G|Q [8]),
	.datac(\U3|reg_IR|Q [0]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux15~5 .lut_mask = 16'hAAD8;
defparam \U3|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
fiftyfivenm_lcell_comb \U3|Mux15~6 (
// Equation(s):
// \U3|Mux15~6_combout  = (\U3|Mux15~5_combout  & (((\U3|reg_IR|Q [8])) # (!\U3|Selector4~2_combout ))) # (!\U3|Mux15~5_combout  & (\U3|Selector4~2_combout  & (\DIN[8]~8_combout )))

	.dataa(\U3|Mux15~5_combout ),
	.datab(\U3|Selector4~2_combout ),
	.datac(\DIN[8]~8_combout ),
	.datad(\U3|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\U3|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux15~6 .lut_mask = 16'hEA62;
defparam \U3|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
fiftyfivenm_lcell_comb \U3|Mux15~7 (
// Equation(s):
// \U3|Mux15~7_combout  = (\U3|Mux15~4_combout ) # ((\U3|Mux15~6_combout  & \U3|Selector1~1_combout ))

	.dataa(\U3|Mux15~6_combout ),
	.datab(\U3|Mux15~4_combout ),
	.datac(\U3|Selector1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux15~7 .lut_mask = 16'hECEC;
defparam \U3|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N17
dffeas \U3|reg_pc|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[8]~33_combout ),
	.asdata(\U3|Mux15~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \U3|reg_6|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
fiftyfivenm_lcell_comb \U3|Mux15~0 (
// Equation(s):
// \U3|Mux15~0_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [8])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [8])))))

	.dataa(\U3|reg_pc|Q [8]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_6|Q [8]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux15~0 .lut_mask = 16'hEE30;
defparam \U3|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
fiftyfivenm_lcell_comb \U3|reg_4|Q[8]~feeder (
// Equation(s):
// \U3|reg_4|Q[8]~feeder_combout  = \U3|reg_0|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_4|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_4|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N31
dffeas \U3|reg_4|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N17
dffeas \U3|reg_5|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N16
fiftyfivenm_lcell_comb \U3|Mux15~1 (
// Equation(s):
// \U3|Mux15~1_combout  = (\U3|Mux15~0_combout  & (((\U3|reg_5|Q [8]) # (!\U3|Selector3~8_combout )))) # (!\U3|Mux15~0_combout  & (\U3|reg_4|Q [8] & ((\U3|Selector3~8_combout ))))

	.dataa(\U3|Mux15~0_combout ),
	.datab(\U3|reg_4|Q [8]),
	.datac(\U3|reg_5|Q [8]),
	.datad(\U3|Selector3~8_combout ),
	.cin(gnd),
	.combout(\U3|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux15~1 .lut_mask = 16'hE4AA;
defparam \U3|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
fiftyfivenm_lcell_comb \U3|Mux15~4 (
// Equation(s):
// \U3|Mux15~4_combout  = (!\U3|Selector1~1_combout  & ((\U3|Selector2~3_combout  & ((\U3|Mux15~1_combout ))) # (!\U3|Selector2~3_combout  & (\U3|Mux15~3_combout ))))

	.dataa(\U3|Selector1~1_combout ),
	.datab(\U3|Mux15~3_combout ),
	.datac(\U3|Selector2~3_combout ),
	.datad(\U3|Mux15~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux15~4 .lut_mask = 16'h5404;
defparam \U3|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
fiftyfivenm_lcell_comb \U3|reg_0|Q~10 (
// Equation(s):
// \U3|reg_0|Q~10_combout  = (\KEY[0]~input_o  & ((\U3|Mux15~4_combout ) # ((\U3|Mux15~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\U3|Mux15~4_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\U3|Mux15~6_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~10 .lut_mask = 16'hC888;
defparam \U3|reg_0|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[8]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[8]~feeder_combout  = \U3|reg_0|Q~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_DOUT|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N13
dffeas \U3|reg_DOUT|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[8] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N0
fiftyfivenm_lcell_comb \DIN[7]~7 (
// Equation(s):
// \DIN[7]~7_combout  = (\U3|reg_ADDR|Q [12] & (\U6|Q [7])) # (!\U3|reg_ADDR|Q [12] & ((\Equal0~0_combout  & ((\U4|altsyncram_component|auto_generated|q_a [7]))) # (!\Equal0~0_combout  & (\U6|Q [7]))))

	.dataa(\U6|Q [7]),
	.datab(\U3|reg_ADDR|Q [12]),
	.datac(\U4|altsyncram_component|auto_generated|q_a [7]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\DIN[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[7]~7 .lut_mask = 16'hB8AA;
defparam \DIN[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
fiftyfivenm_lcell_comb \U3|Mux16~4 (
// Equation(s):
// \U3|Mux16~4_combout  = (\U3|Mux23~7_combout  & ((\U3|Mux23~8_combout  & ((\DIN[7]~7_combout ))) # (!\U3|Mux23~8_combout  & (\U3|Mux16~3_combout )))) # (!\U3|Mux23~7_combout  & (((!\U3|Mux23~8_combout ))))

	.dataa(\U3|Mux16~3_combout ),
	.datab(\U3|Mux23~7_combout ),
	.datac(\U3|Mux23~8_combout ),
	.datad(\DIN[7]~7_combout ),
	.cin(gnd),
	.combout(\U3|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux16~4 .lut_mask = 16'hCB0B;
defparam \U3|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
fiftyfivenm_lcell_comb \U3|Add0~33 (
// Equation(s):
// \U3|Add0~33_combout  = (\U3|ALU_and~0_combout  & (((\U3|reg_A|Q [7] & \U3|Mux16~6_combout )))) # (!\U3|ALU_and~0_combout  & (\U3|Add0~31_combout ))

	.dataa(\U3|Add0~31_combout ),
	.datab(\U3|reg_A|Q [7]),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|Mux16~6_combout ),
	.cin(gnd),
	.combout(\U3|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~33 .lut_mask = 16'hCA0A;
defparam \U3|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N23
dffeas \U3|reg_G|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
fiftyfivenm_lcell_comb \U3|Mux16~5 (
// Equation(s):
// \U3|Mux16~5_combout  = (\U3|Mux16~4_combout  & ((\U3|reg_G|Q [7]) # ((!\U3|Mux23~4_combout )))) # (!\U3|Mux16~4_combout  & (((\U3|reg_IR|Q [7] & \U3|Mux23~4_combout ))))

	.dataa(\U3|Mux16~4_combout ),
	.datab(\U3|reg_G|Q [7]),
	.datac(\U3|reg_IR|Q [7]),
	.datad(\U3|Mux23~4_combout ),
	.cin(gnd),
	.combout(\U3|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux16~5 .lut_mask = 16'hD8AA;
defparam \U3|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
fiftyfivenm_lcell_comb \U3|reg_0|Q~9 (
// Equation(s):
// \U3|reg_0|Q~9_combout  = (\KEY[0]~input_o  & ((\U3|Mux23~11_combout  & ((\U3|Mux16~1_combout ))) # (!\U3|Mux23~11_combout  & (\U3|Mux16~5_combout ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|Mux16~5_combout ),
	.datac(\U3|Mux16~1_combout ),
	.datad(\U3|Mux23~11_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~9 .lut_mask = 16'hA088;
defparam \U3|reg_0|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
fiftyfivenm_lcell_comb \U3|reg_ADDR|Q[7]~feeder (
// Equation(s):
// \U3|reg_ADDR|Q[7]~feeder_combout  = \U3|reg_0|Q~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~9_combout ),
	.cin(gnd),
	.combout(\U3|reg_ADDR|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_ADDR|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_ADDR|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \U3|reg_ADDR|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_ADDR|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[7] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
fiftyfivenm_lcell_comb \DIN[6]~6 (
// Equation(s):
// \DIN[6]~6_combout  = (\U3|reg_ADDR|Q [12] & (((\U6|Q [6])))) # (!\U3|reg_ADDR|Q [12] & ((\Equal0~0_combout  & ((\U4|altsyncram_component|auto_generated|q_a [6]))) # (!\Equal0~0_combout  & (\U6|Q [6]))))

	.dataa(\U3|reg_ADDR|Q [12]),
	.datab(\Equal0~0_combout ),
	.datac(\U6|Q [6]),
	.datad(\U4|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\DIN[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[6]~6 .lut_mask = 16'hF4B0;
defparam \DIN[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
fiftyfivenm_lcell_comb \U3|reg_IR|Q~14 (
// Equation(s):
// \U3|reg_IR|Q~14_combout  = (\KEY[0]~input_o  & \DIN[6]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\DIN[6]~6_combout ),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~14 .lut_mask = 16'hF000;
defparam \U3|reg_IR|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N19
dffeas \U3|reg_IR|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
fiftyfivenm_lcell_comb \U3|reg_0|Q[6]~feeder (
// Equation(s):
// \U3|reg_0|Q[6]~feeder_combout  = \U3|reg_0|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \U3|reg_0|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N13
dffeas \U3|reg_2|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
fiftyfivenm_lcell_comb \U3|Mux17~2 (
// Equation(s):
// \U3|Mux17~2_combout  = (\U3|Selector3~8_combout  & ((\U3|reg_0|Q [6]) # ((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & (((\U3|reg_2|Q [6] & !\U3|Selector4~2_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_0|Q [6]),
	.datac(\U3|reg_2|Q [6]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux17~2 .lut_mask = 16'hAAD8;
defparam \U3|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N27
dffeas \U3|reg_1|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
fiftyfivenm_lcell_comb \U3|reg_3|Q[6]~feeder (
// Equation(s):
// \U3|reg_3|Q[6]~feeder_combout  = \U3|reg_0|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_3|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_3|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N7
dffeas \U3|reg_3|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
fiftyfivenm_lcell_comb \U3|Mux17~3 (
// Equation(s):
// \U3|Mux17~3_combout  = (\U3|Mux17~2_combout  & (((\U3|reg_1|Q [6])) # (!\U3|Selector4~2_combout ))) # (!\U3|Mux17~2_combout  & (\U3|Selector4~2_combout  & ((\U3|reg_3|Q [6]))))

	.dataa(\U3|Mux17~2_combout ),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|reg_1|Q [6]),
	.datad(\U3|reg_3|Q [6]),
	.cin(gnd),
	.combout(\U3|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux17~3 .lut_mask = 16'hE6A2;
defparam \U3|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
fiftyfivenm_lcell_comb \U3|Mux17~4 (
// Equation(s):
// \U3|Mux17~4_combout  = (\U3|Mux23~7_combout  & ((\U3|Mux23~8_combout  & (\DIN[6]~6_combout )) # (!\U3|Mux23~8_combout  & ((\U3|Mux17~3_combout ))))) # (!\U3|Mux23~7_combout  & (((!\U3|Mux23~8_combout ))))

	.dataa(\U3|Mux23~7_combout ),
	.datab(\DIN[6]~6_combout ),
	.datac(\U3|Mux17~3_combout ),
	.datad(\U3|Mux23~8_combout ),
	.cin(gnd),
	.combout(\U3|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux17~4 .lut_mask = 16'h88F5;
defparam \U3|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
fiftyfivenm_lcell_comb \U3|Mux17~5 (
// Equation(s):
// \U3|Mux17~5_combout  = (\U3|Mux23~4_combout  & ((\U3|Mux17~4_combout  & (\U3|reg_G|Q [6])) # (!\U3|Mux17~4_combout  & ((\U3|reg_IR|Q [6]))))) # (!\U3|Mux23~4_combout  & (((\U3|Mux17~4_combout ))))

	.dataa(\U3|reg_G|Q [6]),
	.datab(\U3|reg_IR|Q [6]),
	.datac(\U3|Mux23~4_combout ),
	.datad(\U3|Mux17~4_combout ),
	.cin(gnd),
	.combout(\U3|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux17~5 .lut_mask = 16'hAFC0;
defparam \U3|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
fiftyfivenm_lcell_comb \U3|reg_0|Q~8 (
// Equation(s):
// \U3|reg_0|Q~8_combout  = (\KEY[0]~input_o  & ((\U3|Mux23~11_combout  & ((\U3|Mux17~1_combout ))) # (!\U3|Mux23~11_combout  & (\U3|Mux17~5_combout ))))

	.dataa(\U3|Mux17~5_combout ),
	.datab(\U3|Mux17~1_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|Mux23~11_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~8 .lut_mask = 16'hC0A0;
defparam \U3|reg_0|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
fiftyfivenm_lcell_comb \U3|reg_ADDR|Q[6]~feeder (
// Equation(s):
// \U3|reg_ADDR|Q[6]~feeder_combout  = \U3|reg_0|Q~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~8_combout ),
	.cin(gnd),
	.combout(\U3|reg_ADDR|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_ADDR|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_ADDR|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \U3|reg_ADDR|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_ADDR|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[6] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
fiftyfivenm_lcell_comb \U3|reg_IR|Q~4 (
// Equation(s):
// \U3|reg_IR|Q~4_combout  = (!\U3|reg_ADDR|Q [12] & (\Equal0~0_combout  & (\U4|altsyncram_component|auto_generated|q_a [12] & \KEY[0]~input_o )))

	.dataa(\U3|reg_ADDR|Q [12]),
	.datab(\Equal0~0_combout ),
	.datac(\U4|altsyncram_component|auto_generated|q_a [12]),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~4 .lut_mask = 16'h4000;
defparam \U3|reg_IR|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N21
dffeas \U3|reg_IR|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
fiftyfivenm_lcell_comb \U3|Selector3~4 (
// Equation(s):
// \U3|Selector3~4_combout  = \U3|Tstep_Q.T0~q  $ (((\U3|reg_IR|Q [12] & ((\U3|Selector3~3_combout ) # (\U3|Selector3~2_combout )))))

	.dataa(\U3|Selector3~3_combout ),
	.datab(\U3|Selector3~2_combout ),
	.datac(\U3|reg_IR|Q [12]),
	.datad(\U3|Tstep_Q.T0~q ),
	.cin(gnd),
	.combout(\U3|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector3~4 .lut_mask = 16'h1FE0;
defparam \U3|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
fiftyfivenm_lcell_comb \U3|Selector3~0 (
// Equation(s):
// \U3|Selector3~0_combout  = (\U3|Tstep_Q.T5~q  & \U3|reg_IR|Q [14])

	.dataa(gnd),
	.datab(\U3|Tstep_Q.T5~q ),
	.datac(gnd),
	.datad(\U3|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\U3|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector3~0 .lut_mask = 16'hCC00;
defparam \U3|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
fiftyfivenm_lcell_comb \U3|Selector4~0 (
// Equation(s):
// \U3|Selector4~0_combout  = (!\U3|Tstep_Q.T5~q  & ((!\U3|reg_IR|Q [13]) # (!\U3|Selector3~1_combout )))

	.dataa(gnd),
	.datab(\U3|Tstep_Q.T5~q ),
	.datac(\U3|Selector3~1_combout ),
	.datad(\U3|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\U3|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector4~0 .lut_mask = 16'h0333;
defparam \U3|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
fiftyfivenm_lcell_comb \U3|Selector3~5 (
// Equation(s):
// \U3|Selector3~5_combout  = (\U3|Selector3~0_combout ) # ((!\U3|Selector3~4_combout  & (\U3|Tstep_Q.T0~q  & \U3|Selector4~0_combout )))

	.dataa(\U3|Selector3~4_combout ),
	.datab(\U3|Tstep_Q.T0~q ),
	.datac(\U3|Selector3~0_combout ),
	.datad(\U3|Selector4~0_combout ),
	.cin(gnd),
	.combout(\U3|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector3~5 .lut_mask = 16'hF4F0;
defparam \U3|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
fiftyfivenm_lcell_comb \U3|Mux23~4 (
// Equation(s):
// \U3|Mux23~4_combout  = (\U3|Selector1~1_combout  & ((\U3|Selector3~5_combout ) # ((\U3|Selector3~7_combout  & \U3|Selector4~0_combout ))))

	.dataa(\U3|Selector1~1_combout ),
	.datab(\U3|Selector3~7_combout ),
	.datac(\U3|Selector3~5_combout ),
	.datad(\U3|Selector4~0_combout ),
	.cin(gnd),
	.combout(\U3|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux23~4 .lut_mask = 16'hA8A0;
defparam \U3|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
fiftyfivenm_lcell_comb \U3|reg_3|Q[4]~feeder (
// Equation(s):
// \U3|reg_3|Q[4]~feeder_combout  = \U3|reg_0|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~6_combout ),
	.cin(gnd),
	.combout(\U3|reg_3|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_3|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N15
dffeas \U3|reg_3|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
fiftyfivenm_lcell_comb \U3|reg_0|Q[4]~feeder (
// Equation(s):
// \U3|reg_0|Q[4]~feeder_combout  = \U3|reg_0|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \U3|reg_0|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N17
dffeas \U3|reg_2|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
fiftyfivenm_lcell_comb \U3|Mux19~2 (
// Equation(s):
// \U3|Mux19~2_combout  = (\U3|Selector3~8_combout  & ((\U3|reg_0|Q [4]) # ((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & (((\U3|reg_2|Q [4] & !\U3|Selector4~2_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_0|Q [4]),
	.datac(\U3|reg_2|Q [4]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux19~2 .lut_mask = 16'hAAD8;
defparam \U3|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N31
dffeas \U3|reg_1|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
fiftyfivenm_lcell_comb \U3|Mux19~3 (
// Equation(s):
// \U3|Mux19~3_combout  = (\U3|Mux19~2_combout  & (((\U3|reg_1|Q [4]) # (!\U3|Selector4~2_combout )))) # (!\U3|Mux19~2_combout  & (\U3|reg_3|Q [4] & ((\U3|Selector4~2_combout ))))

	.dataa(\U3|reg_3|Q [4]),
	.datab(\U3|Mux19~2_combout ),
	.datac(\U3|reg_1|Q [4]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux19~3 .lut_mask = 16'hE2CC;
defparam \U3|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
fiftyfivenm_lcell_comb \U3|Mux19~4 (
// Equation(s):
// \U3|Mux19~4_combout  = (\U3|Mux23~7_combout  & ((\U3|Mux23~8_combout  & ((\DIN[4]~4_combout ))) # (!\U3|Mux23~8_combout  & (\U3|Mux19~3_combout )))) # (!\U3|Mux23~7_combout  & (!\U3|Mux23~8_combout ))

	.dataa(\U3|Mux23~7_combout ),
	.datab(\U3|Mux23~8_combout ),
	.datac(\U3|Mux19~3_combout ),
	.datad(\DIN[4]~4_combout ),
	.cin(gnd),
	.combout(\U3|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux19~4 .lut_mask = 16'hB931;
defparam \U3|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
fiftyfivenm_lcell_comb \U3|Mux19~6 (
// Equation(s):
// \U3|Mux19~6_combout  = (\U3|Selector2~3_combout  & ((\U3|Selector1~1_combout  & ((\U3|Mux19~5_combout ))) # (!\U3|Selector1~1_combout  & (\U3|Mux19~1_combout )))) # (!\U3|Selector2~3_combout  & (((\U3|Mux19~5_combout ))))

	.dataa(\U3|Selector2~3_combout ),
	.datab(\U3|Selector1~1_combout ),
	.datac(\U3|Mux19~1_combout ),
	.datad(\U3|Mux19~5_combout ),
	.cin(gnd),
	.combout(\U3|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux19~6 .lut_mask = 16'hFD20;
defparam \U3|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N31
dffeas \U3|reg_A|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
fiftyfivenm_lcell_comb \U3|Mux20~8 (
// Equation(s):
// \U3|Mux20~8_combout  = (\U3|Selector2~3_combout  & ((\U3|Selector1~1_combout  & ((\U3|Mux20~7_combout ))) # (!\U3|Selector1~1_combout  & (\U3|Mux20~3_combout )))) # (!\U3|Selector2~3_combout  & (((\U3|Mux20~7_combout ))))

	.dataa(\U3|Selector2~3_combout ),
	.datab(\U3|Mux20~3_combout ),
	.datac(\U3|Selector1~1_combout ),
	.datad(\U3|Mux20~7_combout ),
	.cin(gnd),
	.combout(\U3|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux20~8 .lut_mask = 16'hFD08;
defparam \U3|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
fiftyfivenm_lcell_comb \U3|reg_5|Q[1]~feeder (
// Equation(s):
// \U3|reg_5|Q[1]~feeder_combout  = \U3|reg_0|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~3_combout ),
	.cin(gnd),
	.combout(\U3|reg_5|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_5|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_5|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N19
dffeas \U3|reg_5|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_5|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N11
dffeas \U3|reg_4|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \U3|reg_6|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
fiftyfivenm_lcell_comb \U3|Mux22~2 (
// Equation(s):
// \U3|Mux22~2_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [1])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [1])))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_pc|Q [1]),
	.datac(\U3|reg_6|Q [1]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux22~2 .lut_mask = 16'hEE50;
defparam \U3|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
fiftyfivenm_lcell_comb \U3|Mux22~3 (
// Equation(s):
// \U3|Mux22~3_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux22~2_combout  & (\U3|reg_5|Q [1])) # (!\U3|Mux22~2_combout  & ((\U3|reg_4|Q [1]))))) # (!\U3|Selector3~8_combout  & (((\U3|Mux22~2_combout ))))

	.dataa(\U3|reg_5|Q [1]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_4|Q [1]),
	.datad(\U3|Mux22~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux22~3 .lut_mask = 16'hBBC0;
defparam \U3|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
fiftyfivenm_lcell_comb \U3|reg_3|Q[1]~feeder (
// Equation(s):
// \U3|reg_3|Q[1]~feeder_combout  = \U3|reg_0|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_3|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_3|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N1
dffeas \U3|reg_3|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \U3|reg_1|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N1
dffeas \U3|reg_2|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
fiftyfivenm_lcell_comb \U3|reg_0|Q[1]~feeder (
// Equation(s):
// \U3|reg_0|Q[1]~feeder_combout  = \U3|reg_0|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N3
dffeas \U3|reg_0|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
fiftyfivenm_lcell_comb \U3|Mux22~4 (
// Equation(s):
// \U3|Mux22~4_combout  = (\U3|Selector4~2_combout  & (\U3|Selector3~8_combout )) # (!\U3|Selector4~2_combout  & ((\U3|Selector3~8_combout  & ((\U3|reg_0|Q [1]))) # (!\U3|Selector3~8_combout  & (\U3|reg_2|Q [1]))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_2|Q [1]),
	.datad(\U3|reg_0|Q [1]),
	.cin(gnd),
	.combout(\U3|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux22~4 .lut_mask = 16'hDC98;
defparam \U3|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
fiftyfivenm_lcell_comb \U3|Mux22~5 (
// Equation(s):
// \U3|Mux22~5_combout  = (\U3|Selector4~2_combout  & ((\U3|Mux22~4_combout  & ((\U3|reg_1|Q [1]))) # (!\U3|Mux22~4_combout  & (\U3|reg_3|Q [1])))) # (!\U3|Selector4~2_combout  & (((\U3|Mux22~4_combout ))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|reg_3|Q [1]),
	.datac(\U3|reg_1|Q [1]),
	.datad(\U3|Mux22~4_combout ),
	.cin(gnd),
	.combout(\U3|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux22~5 .lut_mask = 16'hF588;
defparam \U3|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
fiftyfivenm_lcell_comb \U3|Mux22~6 (
// Equation(s):
// \U3|Mux22~6_combout  = (\U3|Mux23~7_combout  & ((\U3|Mux23~8_combout  & ((\DIN[1]~1_combout ))) # (!\U3|Mux23~8_combout  & (\U3|Mux22~5_combout )))) # (!\U3|Mux23~7_combout  & (((!\U3|Mux23~8_combout ))))

	.dataa(\U3|Mux23~7_combout ),
	.datab(\U3|Mux22~5_combout ),
	.datac(\U3|Mux23~8_combout ),
	.datad(\DIN[1]~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux22~6 .lut_mask = 16'hAD0D;
defparam \U3|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
fiftyfivenm_lcell_comb \U3|reg_A|Q[1]~feeder (
// Equation(s):
// \U3|reg_A|Q[1]~feeder_combout  = \U3|reg_0|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_A|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_A|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_A|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N9
dffeas \U3|reg_A|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_A|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \U3|reg_6|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
fiftyfivenm_lcell_comb \U3|Mux23~2 (
// Equation(s):
// \U3|Mux23~2_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [0])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [0])))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_pc|Q [0]),
	.datac(\U3|reg_6|Q [0]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux23~2 .lut_mask = 16'hEE50;
defparam \U3|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \U3|reg_5|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
fiftyfivenm_lcell_comb \U3|reg_4|Q[0]~feeder (
// Equation(s):
// \U3|reg_4|Q[0]~feeder_combout  = \U3|reg_0|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_4|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_4|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \U3|reg_4|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
fiftyfivenm_lcell_comb \U3|Mux23~3 (
// Equation(s):
// \U3|Mux23~3_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux23~2_combout  & (\U3|reg_5|Q [0])) # (!\U3|Mux23~2_combout  & ((\U3|reg_4|Q [0]))))) # (!\U3|Selector3~8_combout  & (\U3|Mux23~2_combout ))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|Mux23~2_combout ),
	.datac(\U3|reg_5|Q [0]),
	.datad(\U3|reg_4|Q [0]),
	.cin(gnd),
	.combout(\U3|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux23~3 .lut_mask = 16'hE6C4;
defparam \U3|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
fiftyfivenm_lcell_comb \U3|Add0~0 (
// Equation(s):
// \U3|Add0~0_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux23~11_combout  & ((\U3|Mux23~3_combout ))) # (!\U3|Mux23~11_combout  & (\U3|Mux23~10_combout ))))

	.dataa(\U3|Mux23~11_combout ),
	.datab(\U3|AddSub~0_combout ),
	.datac(\U3|Mux23~10_combout ),
	.datad(\U3|Mux23~3_combout ),
	.cin(gnd),
	.combout(\U3|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~0 .lut_mask = 16'h369C;
defparam \U3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N19
dffeas \U3|reg_A|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_A|Q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_A|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N6
fiftyfivenm_lcell_comb \U3|Decoder8~0 (
// Equation(s):
// \U3|Decoder8~0_combout  = (\U3|reg_IR|Q [14] & (!\U3|reg_IR|Q [15] & \U3|reg_IR|Q [13]))

	.dataa(gnd),
	.datab(\U3|reg_IR|Q [14]),
	.datac(\U3|reg_IR|Q [15]),
	.datad(\U3|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\U3|Decoder8~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Decoder8~0 .lut_mask = 16'h0C00;
defparam \U3|Decoder8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
fiftyfivenm_lcell_comb \U3|Add0~2 (
// Equation(s):
// \U3|Add0~2_cout  = CARRY((\U3|Decoder8~0_combout  & \U3|Tstep_Q.T4~q ))

	.dataa(\U3|Decoder8~0_combout ),
	.datab(\U3|Tstep_Q.T4~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\U3|Add0~2_cout ));
// synopsys translate_off
defparam \U3|Add0~2 .lut_mask = 16'h0088;
defparam \U3|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
fiftyfivenm_lcell_comb \U3|Add0~3 (
// Equation(s):
// \U3|Add0~3_combout  = (\U3|Add0~0_combout  & ((\U3|reg_A|Q [0] & (\U3|Add0~2_cout  & VCC)) # (!\U3|reg_A|Q [0] & (!\U3|Add0~2_cout )))) # (!\U3|Add0~0_combout  & ((\U3|reg_A|Q [0] & (!\U3|Add0~2_cout )) # (!\U3|reg_A|Q [0] & ((\U3|Add0~2_cout ) # 
// (GND)))))
// \U3|Add0~4  = CARRY((\U3|Add0~0_combout  & (!\U3|reg_A|Q [0] & !\U3|Add0~2_cout )) # (!\U3|Add0~0_combout  & ((!\U3|Add0~2_cout ) # (!\U3|reg_A|Q [0]))))

	.dataa(\U3|Add0~0_combout ),
	.datab(\U3|reg_A|Q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~2_cout ),
	.combout(\U3|Add0~3_combout ),
	.cout(\U3|Add0~4 ));
// synopsys translate_off
defparam \U3|Add0~3 .lut_mask = 16'h9617;
defparam \U3|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
fiftyfivenm_lcell_comb \U3|Add0~7 (
// Equation(s):
// \U3|Add0~7_combout  = ((\U3|Add0~6_combout  $ (\U3|reg_A|Q [1] $ (!\U3|Add0~4 )))) # (GND)
// \U3|Add0~8  = CARRY((\U3|Add0~6_combout  & ((\U3|reg_A|Q [1]) # (!\U3|Add0~4 ))) # (!\U3|Add0~6_combout  & (\U3|reg_A|Q [1] & !\U3|Add0~4 )))

	.dataa(\U3|Add0~6_combout ),
	.datab(\U3|reg_A|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~4 ),
	.combout(\U3|Add0~7_combout ),
	.cout(\U3|Add0~8 ));
// synopsys translate_off
defparam \U3|Add0~7 .lut_mask = 16'h698E;
defparam \U3|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
fiftyfivenm_lcell_comb \U3|Mux22~8 (
// Equation(s):
// \U3|Mux22~8_combout  = (\U3|Selector2~3_combout  & ((\U3|Selector1~1_combout  & ((\U3|Mux22~7_combout ))) # (!\U3|Selector1~1_combout  & (\U3|Mux22~3_combout )))) # (!\U3|Selector2~3_combout  & (((\U3|Mux22~7_combout ))))

	.dataa(\U3|Selector2~3_combout ),
	.datab(\U3|Mux22~3_combout ),
	.datac(\U3|Selector1~1_combout ),
	.datad(\U3|Mux22~7_combout ),
	.cin(gnd),
	.combout(\U3|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux22~8 .lut_mask = 16'hFD08;
defparam \U3|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
fiftyfivenm_lcell_comb \U3|Add0~9 (
// Equation(s):
// \U3|Add0~9_combout  = (\U3|ALU_and~0_combout  & (((\U3|Mux22~8_combout  & \U3|reg_A|Q [1])))) # (!\U3|ALU_and~0_combout  & (\U3|Add0~7_combout ))

	.dataa(\U3|Add0~7_combout ),
	.datab(\U3|ALU_and~0_combout ),
	.datac(\U3|Mux22~8_combout ),
	.datad(\U3|reg_A|Q [1]),
	.cin(gnd),
	.combout(\U3|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~9 .lut_mask = 16'hE222;
defparam \U3|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N3
dffeas \U3|reg_G|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
fiftyfivenm_lcell_comb \U3|Mux22~7 (
// Equation(s):
// \U3|Mux22~7_combout  = (\U3|Mux23~4_combout  & ((\U3|Mux22~6_combout  & (\U3|reg_G|Q [1])) # (!\U3|Mux22~6_combout  & ((\U3|reg_IR|Q [1]))))) # (!\U3|Mux23~4_combout  & (\U3|Mux22~6_combout ))

	.dataa(\U3|Mux23~4_combout ),
	.datab(\U3|Mux22~6_combout ),
	.datac(\U3|reg_G|Q [1]),
	.datad(\U3|reg_IR|Q [1]),
	.cin(gnd),
	.combout(\U3|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux22~7 .lut_mask = 16'hE6C4;
defparam \U3|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
fiftyfivenm_lcell_comb \U3|Add0~6 (
// Equation(s):
// \U3|Add0~6_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux23~11_combout  & (\U3|Mux22~3_combout )) # (!\U3|Mux23~11_combout  & ((\U3|Mux22~7_combout )))))

	.dataa(\U3|Mux23~11_combout ),
	.datab(\U3|AddSub~0_combout ),
	.datac(\U3|Mux22~3_combout ),
	.datad(\U3|Mux22~7_combout ),
	.cin(gnd),
	.combout(\U3|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~6 .lut_mask = 16'h396C;
defparam \U3|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
fiftyfivenm_lcell_comb \U3|Add0~11 (
// Equation(s):
// \U3|Add0~11_combout  = (\U3|reg_A|Q [2] & ((\U3|Add0~10_combout  & (\U3|Add0~8  & VCC)) # (!\U3|Add0~10_combout  & (!\U3|Add0~8 )))) # (!\U3|reg_A|Q [2] & ((\U3|Add0~10_combout  & (!\U3|Add0~8 )) # (!\U3|Add0~10_combout  & ((\U3|Add0~8 ) # (GND)))))
// \U3|Add0~12  = CARRY((\U3|reg_A|Q [2] & (!\U3|Add0~10_combout  & !\U3|Add0~8 )) # (!\U3|reg_A|Q [2] & ((!\U3|Add0~8 ) # (!\U3|Add0~10_combout ))))

	.dataa(\U3|reg_A|Q [2]),
	.datab(\U3|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~8 ),
	.combout(\U3|Add0~11_combout ),
	.cout(\U3|Add0~12 ));
// synopsys translate_off
defparam \U3|Add0~11 .lut_mask = 16'h9617;
defparam \U3|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
fiftyfivenm_lcell_comb \U3|Add0~15 (
// Equation(s):
// \U3|Add0~15_combout  = ((\U3|reg_A|Q [3] $ (\U3|Add0~14_combout  $ (!\U3|Add0~12 )))) # (GND)
// \U3|Add0~16  = CARRY((\U3|reg_A|Q [3] & ((\U3|Add0~14_combout ) # (!\U3|Add0~12 ))) # (!\U3|reg_A|Q [3] & (\U3|Add0~14_combout  & !\U3|Add0~12 )))

	.dataa(\U3|reg_A|Q [3]),
	.datab(\U3|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~12 ),
	.combout(\U3|Add0~15_combout ),
	.cout(\U3|Add0~16 ));
// synopsys translate_off
defparam \U3|Add0~15 .lut_mask = 16'h698E;
defparam \U3|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
fiftyfivenm_lcell_comb \U3|Add0~17 (
// Equation(s):
// \U3|Add0~17_combout  = (\U3|ALU_and~0_combout  & (\U3|Mux20~8_combout  & ((\U3|reg_A|Q [3])))) # (!\U3|ALU_and~0_combout  & (((\U3|Add0~15_combout ))))

	.dataa(\U3|Mux20~8_combout ),
	.datab(\U3|Add0~15_combout ),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|reg_A|Q [3]),
	.cin(gnd),
	.combout(\U3|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~17 .lut_mask = 16'hAC0C;
defparam \U3|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N7
dffeas \U3|reg_G|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N5
dffeas \U3|reg_2|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
fiftyfivenm_lcell_comb \U3|reg_0|Q[3]~feeder (
// Equation(s):
// \U3|reg_0|Q[3]~feeder_combout  = \U3|reg_0|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~5_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_0|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N23
dffeas \U3|reg_0|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
fiftyfivenm_lcell_comb \U3|Mux20~4 (
// Equation(s):
// \U3|Mux20~4_combout  = (\U3|Selector4~2_combout  & (\U3|Selector3~8_combout )) # (!\U3|Selector4~2_combout  & ((\U3|Selector3~8_combout  & ((\U3|reg_0|Q [3]))) # (!\U3|Selector3~8_combout  & (\U3|reg_2|Q [3]))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_2|Q [3]),
	.datad(\U3|reg_0|Q [3]),
	.cin(gnd),
	.combout(\U3|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux20~4 .lut_mask = 16'hDC98;
defparam \U3|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N21
dffeas \U3|reg_1|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
fiftyfivenm_lcell_comb \U3|reg_3|Q[3]~feeder (
// Equation(s):
// \U3|reg_3|Q[3]~feeder_combout  = \U3|reg_0|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_3|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_3|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N21
dffeas \U3|reg_3|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
fiftyfivenm_lcell_comb \U3|Mux20~5 (
// Equation(s):
// \U3|Mux20~5_combout  = (\U3|Selector4~2_combout  & ((\U3|Mux20~4_combout  & (\U3|reg_1|Q [3])) # (!\U3|Mux20~4_combout  & ((\U3|reg_3|Q [3]))))) # (!\U3|Selector4~2_combout  & (\U3|Mux20~4_combout ))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|Mux20~4_combout ),
	.datac(\U3|reg_1|Q [3]),
	.datad(\U3|reg_3|Q [3]),
	.cin(gnd),
	.combout(\U3|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux20~5 .lut_mask = 16'hE6C4;
defparam \U3|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
fiftyfivenm_lcell_comb \U3|Mux20~6 (
// Equation(s):
// \U3|Mux20~6_combout  = (\U3|Mux23~7_combout  & ((\U3|Mux23~8_combout  & (\DIN[3]~3_combout )) # (!\U3|Mux23~8_combout  & ((\U3|Mux20~5_combout ))))) # (!\U3|Mux23~7_combout  & (!\U3|Mux23~8_combout ))

	.dataa(\U3|Mux23~7_combout ),
	.datab(\U3|Mux23~8_combout ),
	.datac(\DIN[3]~3_combout ),
	.datad(\U3|Mux20~5_combout ),
	.cin(gnd),
	.combout(\U3|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux20~6 .lut_mask = 16'hB391;
defparam \U3|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
fiftyfivenm_lcell_comb \U3|Mux20~7 (
// Equation(s):
// \U3|Mux20~7_combout  = (\U3|Mux20~6_combout  & ((\U3|reg_G|Q [3]) # ((!\U3|Mux23~4_combout )))) # (!\U3|Mux20~6_combout  & (((\U3|reg_IR|Q [3] & \U3|Mux23~4_combout ))))

	.dataa(\U3|reg_G|Q [3]),
	.datab(\U3|Mux20~6_combout ),
	.datac(\U3|reg_IR|Q [3]),
	.datad(\U3|Mux23~4_combout ),
	.cin(gnd),
	.combout(\U3|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux20~7 .lut_mask = 16'hB8CC;
defparam \U3|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
fiftyfivenm_lcell_comb \U3|Add0~14 (
// Equation(s):
// \U3|Add0~14_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux23~11_combout  & ((\U3|Mux20~3_combout ))) # (!\U3|Mux23~11_combout  & (\U3|Mux20~7_combout ))))

	.dataa(\U3|Mux20~7_combout ),
	.datab(\U3|AddSub~0_combout ),
	.datac(\U3|Mux20~3_combout ),
	.datad(\U3|Mux23~11_combout ),
	.cin(gnd),
	.combout(\U3|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~14 .lut_mask = 16'h3C66;
defparam \U3|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
fiftyfivenm_lcell_comb \U3|Add0~19 (
// Equation(s):
// \U3|Add0~19_combout  = (\U3|reg_A|Q [4] & ((\U3|Add0~18_combout  & (\U3|Add0~16  & VCC)) # (!\U3|Add0~18_combout  & (!\U3|Add0~16 )))) # (!\U3|reg_A|Q [4] & ((\U3|Add0~18_combout  & (!\U3|Add0~16 )) # (!\U3|Add0~18_combout  & ((\U3|Add0~16 ) # (GND)))))
// \U3|Add0~20  = CARRY((\U3|reg_A|Q [4] & (!\U3|Add0~18_combout  & !\U3|Add0~16 )) # (!\U3|reg_A|Q [4] & ((!\U3|Add0~16 ) # (!\U3|Add0~18_combout ))))

	.dataa(\U3|reg_A|Q [4]),
	.datab(\U3|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|Add0~16 ),
	.combout(\U3|Add0~19_combout ),
	.cout(\U3|Add0~20 ));
// synopsys translate_off
defparam \U3|Add0~19 .lut_mask = 16'h9617;
defparam \U3|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
fiftyfivenm_lcell_comb \U3|Add0~21 (
// Equation(s):
// \U3|Add0~21_combout  = (\U3|ALU_and~0_combout  & (\U3|reg_A|Q [4] & (\U3|Mux19~6_combout ))) # (!\U3|ALU_and~0_combout  & (((\U3|Add0~19_combout ))))

	.dataa(\U3|reg_A|Q [4]),
	.datab(\U3|Mux19~6_combout ),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|Add0~19_combout ),
	.cin(gnd),
	.combout(\U3|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~21 .lut_mask = 16'h8F80;
defparam \U3|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N17
dffeas \U3|reg_G|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
fiftyfivenm_lcell_comb \U3|Mux19~5 (
// Equation(s):
// \U3|Mux19~5_combout  = (\U3|Mux23~4_combout  & ((\U3|Mux19~4_combout  & ((\U3|reg_G|Q [4]))) # (!\U3|Mux19~4_combout  & (\U3|reg_IR|Q [4])))) # (!\U3|Mux23~4_combout  & (\U3|Mux19~4_combout ))

	.dataa(\U3|Mux23~4_combout ),
	.datab(\U3|Mux19~4_combout ),
	.datac(\U3|reg_IR|Q [4]),
	.datad(\U3|reg_G|Q [4]),
	.cin(gnd),
	.combout(\U3|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux19~5 .lut_mask = 16'hEC64;
defparam \U3|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
fiftyfivenm_lcell_comb \U3|Add0~18 (
// Equation(s):
// \U3|Add0~18_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux23~11_combout  & ((\U3|Mux19~1_combout ))) # (!\U3|Mux23~11_combout  & (\U3|Mux19~5_combout ))))

	.dataa(\U3|Mux19~5_combout ),
	.datab(\U3|AddSub~0_combout ),
	.datac(\U3|Mux19~1_combout ),
	.datad(\U3|Mux23~11_combout ),
	.cin(gnd),
	.combout(\U3|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~18 .lut_mask = 16'h3C66;
defparam \U3|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
fiftyfivenm_lcell_comb \U3|Add0~25 (
// Equation(s):
// \U3|Add0~25_combout  = (\U3|ALU_and~0_combout  & (((\U3|reg_A|Q [5] & \U3|Mux18~6_combout )))) # (!\U3|ALU_and~0_combout  & (\U3|Add0~23_combout ))

	.dataa(\U3|Add0~23_combout ),
	.datab(\U3|reg_A|Q [5]),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|Mux18~6_combout ),
	.cin(gnd),
	.combout(\U3|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~25 .lut_mask = 16'hCA0A;
defparam \U3|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N11
dffeas \U3|reg_G|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
fiftyfivenm_lcell_comb \U3|reg_3|Q[5]~feeder (
// Equation(s):
// \U3|reg_3|Q[5]~feeder_combout  = \U3|reg_0|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_3|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_3|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N29
dffeas \U3|reg_3|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N25
dffeas \U3|reg_1|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
fiftyfivenm_lcell_comb \U3|reg_0|Q[5]~feeder (
// Equation(s):
// \U3|reg_0|Q[5]~feeder_combout  = \U3|reg_0|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \U3|reg_0|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \U3|reg_2|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
fiftyfivenm_lcell_comb \U3|Mux18~2 (
// Equation(s):
// \U3|Mux18~2_combout  = (\U3|Selector3~8_combout  & ((\U3|reg_0|Q [5]) # ((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & (((\U3|reg_2|Q [5] & !\U3|Selector4~2_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_0|Q [5]),
	.datac(\U3|reg_2|Q [5]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux18~2 .lut_mask = 16'hAAD8;
defparam \U3|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
fiftyfivenm_lcell_comb \U3|Mux18~3 (
// Equation(s):
// \U3|Mux18~3_combout  = (\U3|Selector4~2_combout  & ((\U3|Mux18~2_combout  & ((\U3|reg_1|Q [5]))) # (!\U3|Mux18~2_combout  & (\U3|reg_3|Q [5])))) # (!\U3|Selector4~2_combout  & (((\U3|Mux18~2_combout ))))

	.dataa(\U3|reg_3|Q [5]),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|reg_1|Q [5]),
	.datad(\U3|Mux18~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux18~3 .lut_mask = 16'hF388;
defparam \U3|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
fiftyfivenm_lcell_comb \U3|Mux18~4 (
// Equation(s):
// \U3|Mux18~4_combout  = (\U3|Mux23~7_combout  & ((\U3|Mux23~8_combout  & (\DIN[5]~5_combout )) # (!\U3|Mux23~8_combout  & ((\U3|Mux18~3_combout ))))) # (!\U3|Mux23~7_combout  & (((!\U3|Mux23~8_combout ))))

	.dataa(\U3|Mux23~7_combout ),
	.datab(\DIN[5]~5_combout ),
	.datac(\U3|Mux23~8_combout ),
	.datad(\U3|Mux18~3_combout ),
	.cin(gnd),
	.combout(\U3|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux18~4 .lut_mask = 16'h8F85;
defparam \U3|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
fiftyfivenm_lcell_comb \U3|Mux18~5 (
// Equation(s):
// \U3|Mux18~5_combout  = (\U3|Mux18~4_combout  & ((\U3|reg_G|Q [5]) # ((!\U3|Mux23~4_combout )))) # (!\U3|Mux18~4_combout  & (((\U3|Mux23~4_combout  & \U3|reg_IR|Q [5]))))

	.dataa(\U3|reg_G|Q [5]),
	.datab(\U3|Mux18~4_combout ),
	.datac(\U3|Mux23~4_combout ),
	.datad(\U3|reg_IR|Q [5]),
	.cin(gnd),
	.combout(\U3|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux18~5 .lut_mask = 16'hBC8C;
defparam \U3|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
fiftyfivenm_lcell_comb \U3|reg_0|Q~7 (
// Equation(s):
// \U3|reg_0|Q~7_combout  = (\KEY[0]~input_o  & ((\U3|Mux23~11_combout  & ((\U3|Mux18~1_combout ))) # (!\U3|Mux23~11_combout  & (\U3|Mux18~5_combout ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|Mux18~5_combout ),
	.datac(\U3|Mux23~11_combout ),
	.datad(\U3|Mux18~1_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~7 .lut_mask = 16'hA808;
defparam \U3|reg_0|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
fiftyfivenm_lcell_comb \U3|reg_ADDR|Q[5]~feeder (
// Equation(s):
// \U3|reg_ADDR|Q[5]~feeder_combout  = \U3|reg_0|Q~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_ADDR|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_ADDR|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_ADDR|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \U3|reg_ADDR|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_ADDR|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[5] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
fiftyfivenm_lcell_comb \U3|reg_IR|Q~9 (
// Equation(s):
// \U3|reg_IR|Q~9_combout  = (!\U3|reg_ADDR|Q [12] & (\Equal0~0_combout  & (\KEY[0]~input_o  & \U4|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\U3|reg_ADDR|Q [12]),
	.datab(\Equal0~0_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U4|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~9 .lut_mask = 16'h4000;
defparam \U3|reg_IR|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \U3|reg_IR|Q[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[11] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
fiftyfivenm_lcell_comb \U3|decX|Y[7]~1 (
// Equation(s):
// \U3|decX|Y[7]~1_combout  = (\U3|decX|Y[7]~0_combout  & (\U3|reg_IR|Q [10] & \U3|reg_IR|Q [11]))

	.dataa(gnd),
	.datab(\U3|decX|Y[7]~0_combout ),
	.datac(\U3|reg_IR|Q [10]),
	.datad(\U3|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\U3|decX|Y[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|decX|Y[7]~1 .lut_mask = 16'hC000;
defparam \U3|decX|Y[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N1
dffeas \U3|reg_pc|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[0]~16_combout ),
	.asdata(\U3|Mux23~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
fiftyfivenm_lcell_comb \U3|reg_pc|Q[1]~19 (
// Equation(s):
// \U3|reg_pc|Q[1]~19_combout  = (\U3|reg_pc|Q [1] & (!\U3|reg_pc|Q[0]~17 )) # (!\U3|reg_pc|Q [1] & ((\U3|reg_pc|Q[0]~17 ) # (GND)))
// \U3|reg_pc|Q[1]~20  = CARRY((!\U3|reg_pc|Q[0]~17 ) # (!\U3|reg_pc|Q [1]))

	.dataa(gnd),
	.datab(\U3|reg_pc|Q [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[0]~17 ),
	.combout(\U3|reg_pc|Q[1]~19_combout ),
	.cout(\U3|reg_pc|Q[1]~20 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[1]~19 .lut_mask = 16'h3C3F;
defparam \U3|reg_pc|Q[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N3
dffeas \U3|reg_pc|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[1]~19_combout ),
	.asdata(\U3|Mux22~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
fiftyfivenm_lcell_comb \U3|reg_pc|Q[2]~21 (
// Equation(s):
// \U3|reg_pc|Q[2]~21_combout  = (\U3|reg_pc|Q [2] & (\U3|reg_pc|Q[1]~20  $ (GND))) # (!\U3|reg_pc|Q [2] & (!\U3|reg_pc|Q[1]~20  & VCC))
// \U3|reg_pc|Q[2]~22  = CARRY((\U3|reg_pc|Q [2] & !\U3|reg_pc|Q[1]~20 ))

	.dataa(gnd),
	.datab(\U3|reg_pc|Q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[1]~20 ),
	.combout(\U3|reg_pc|Q[2]~21_combout ),
	.cout(\U3|reg_pc|Q[2]~22 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[2]~21 .lut_mask = 16'hC30C;
defparam \U3|reg_pc|Q[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
fiftyfivenm_lcell_comb \U3|Mux21~8 (
// Equation(s):
// \U3|Mux21~8_combout  = (\U3|Selector2~3_combout  & ((\U3|Selector1~1_combout  & ((\U3|Mux21~7_combout ))) # (!\U3|Selector1~1_combout  & (\U3|Mux21~3_combout )))) # (!\U3|Selector2~3_combout  & (((\U3|Mux21~7_combout ))))

	.dataa(\U3|Selector2~3_combout ),
	.datab(\U3|Mux21~3_combout ),
	.datac(\U3|Selector1~1_combout ),
	.datad(\U3|Mux21~7_combout ),
	.cin(gnd),
	.combout(\U3|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux21~8 .lut_mask = 16'hFD08;
defparam \U3|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N5
dffeas \U3|reg_pc|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[2]~21_combout ),
	.asdata(\U3|Mux21~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
fiftyfivenm_lcell_comb \U3|reg_pc|Q[3]~23 (
// Equation(s):
// \U3|reg_pc|Q[3]~23_combout  = (\U3|reg_pc|Q [3] & (!\U3|reg_pc|Q[2]~22 )) # (!\U3|reg_pc|Q [3] & ((\U3|reg_pc|Q[2]~22 ) # (GND)))
// \U3|reg_pc|Q[3]~24  = CARRY((!\U3|reg_pc|Q[2]~22 ) # (!\U3|reg_pc|Q [3]))

	.dataa(\U3|reg_pc|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U3|reg_pc|Q[2]~22 ),
	.combout(\U3|reg_pc|Q[3]~23_combout ),
	.cout(\U3|reg_pc|Q[3]~24 ));
// synopsys translate_off
defparam \U3|reg_pc|Q[3]~23 .lut_mask = 16'h5A5F;
defparam \U3|reg_pc|Q[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N7
dffeas \U3|reg_pc|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[3]~23_combout ),
	.asdata(\U3|Mux20~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \U3|reg_pc|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_pc|Q[4]~25_combout ),
	.asdata(\U3|Mux19~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\U3|decX|Y[7]~1_combout ),
	.ena(\U3|reg_pc|Q[1]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_pc|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_pc|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_pc|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \U3|reg_6|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
fiftyfivenm_lcell_comb \U3|Mux19~0 (
// Equation(s):
// \U3|Mux19~0_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [4])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [4])))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_pc|Q [4]),
	.datac(\U3|reg_6|Q [4]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux19~0 .lut_mask = 16'hEE50;
defparam \U3|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N25
dffeas \U3|reg_5|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
fiftyfivenm_lcell_comb \U3|reg_4|Q[4]~feeder (
// Equation(s):
// \U3|reg_4|Q[4]~feeder_combout  = \U3|reg_0|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~6_combout ),
	.cin(gnd),
	.combout(\U3|reg_4|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_4|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \U3|reg_4|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
fiftyfivenm_lcell_comb \U3|Mux19~1 (
// Equation(s):
// \U3|Mux19~1_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux19~0_combout  & (\U3|reg_5|Q [4])) # (!\U3|Mux19~0_combout  & ((\U3|reg_4|Q [4]))))) # (!\U3|Selector3~8_combout  & (\U3|Mux19~0_combout ))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|Mux19~0_combout ),
	.datac(\U3|reg_5|Q [4]),
	.datad(\U3|reg_4|Q [4]),
	.cin(gnd),
	.combout(\U3|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux19~1 .lut_mask = 16'hE6C4;
defparam \U3|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
fiftyfivenm_lcell_comb \U3|reg_0|Q~6 (
// Equation(s):
// \U3|reg_0|Q~6_combout  = (\KEY[0]~input_o  & ((\U3|Mux23~11_combout  & (\U3|Mux19~1_combout )) # (!\U3|Mux23~11_combout  & ((\U3|Mux19~5_combout )))))

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|Mux19~1_combout ),
	.datac(\U3|Mux23~11_combout ),
	.datad(\U3|Mux19~5_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~6 .lut_mask = 16'h8A80;
defparam \U3|reg_0|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
fiftyfivenm_lcell_comb \U3|reg_ADDR|Q[4]~feeder (
// Equation(s):
// \U3|reg_ADDR|Q[4]~feeder_combout  = \U3|reg_0|Q~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~6_combout ),
	.cin(gnd),
	.combout(\U3|reg_ADDR|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_ADDR|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_ADDR|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N7
dffeas \U3|reg_ADDR|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_ADDR|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[4] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
fiftyfivenm_lcell_comb \U3|reg_IR|Q~5 (
// Equation(s):
// \U3|reg_IR|Q~5_combout  = (!\U3|reg_ADDR|Q [12] & (\KEY[0]~input_o  & (\Equal0~0_combout  & \U4|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\U3|reg_ADDR|Q [12]),
	.datab(\KEY[0]~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(\U4|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~5 .lut_mask = 16'h4000;
defparam \U3|reg_IR|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N31
dffeas \U3|reg_IR|Q[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[10] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
fiftyfivenm_lcell_comb \U3|reg_5|Q[2]~0 (
// Equation(s):
// \U3|reg_5|Q[2]~0_combout  = ((\U3|decX|Y[7]~0_combout  & (!\U3|reg_IR|Q [10] & \U3|reg_IR|Q [11]))) # (!\KEY[0]~input_o )

	.dataa(\U3|decX|Y[7]~0_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\U3|reg_IR|Q [10]),
	.datad(\U3|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\U3|reg_5|Q[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_5|Q[2]~0 .lut_mask = 16'h3B33;
defparam \U3|reg_5|Q[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N31
dffeas \U3|reg_5|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_5|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N15
dffeas \U3|reg_4|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N19
dffeas \U3|reg_6|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
fiftyfivenm_lcell_comb \U3|Mux20~2 (
// Equation(s):
// \U3|Mux20~2_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [3])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [3])))))

	.dataa(\U3|reg_pc|Q [3]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_6|Q [3]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux20~2 .lut_mask = 16'hEE30;
defparam \U3|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
fiftyfivenm_lcell_comb \U3|Mux20~3 (
// Equation(s):
// \U3|Mux20~3_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux20~2_combout  & (\U3|reg_5|Q [3])) # (!\U3|Mux20~2_combout  & ((\U3|reg_4|Q [3]))))) # (!\U3|Selector3~8_combout  & (((\U3|Mux20~2_combout ))))

	.dataa(\U3|reg_5|Q [3]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_4|Q [3]),
	.datad(\U3|Mux20~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux20~3 .lut_mask = 16'hBBC0;
defparam \U3|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
fiftyfivenm_lcell_comb \U3|reg_0|Q~5 (
// Equation(s):
// \U3|reg_0|Q~5_combout  = (\KEY[0]~input_o  & ((\U3|Mux23~11_combout  & (\U3|Mux20~3_combout )) # (!\U3|Mux23~11_combout  & ((\U3|Mux20~7_combout )))))

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|Mux23~11_combout ),
	.datac(\U3|Mux20~3_combout ),
	.datad(\U3|Mux20~7_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~5 .lut_mask = 16'hA280;
defparam \U3|reg_0|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
fiftyfivenm_lcell_comb \U3|reg_ADDR|Q[3]~feeder (
// Equation(s):
// \U3|reg_ADDR|Q[3]~feeder_combout  = \U3|reg_0|Q~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~5_combout ),
	.cin(gnd),
	.combout(\U3|reg_ADDR|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_ADDR|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_ADDR|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N5
dffeas \U3|reg_ADDR|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_ADDR|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[3] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
fiftyfivenm_lcell_comb \U3|reg_IR|Q~7 (
// Equation(s):
// \U3|reg_IR|Q~7_combout  = (!\U3|reg_ADDR|Q [12] & (\Equal0~0_combout  & (\KEY[0]~input_o  & \U4|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\U3|reg_ADDR|Q [12]),
	.datab(\Equal0~0_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U4|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~7 .lut_mask = 16'h4000;
defparam \U3|reg_IR|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N19
dffeas \U3|reg_IR|Q[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[9] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
fiftyfivenm_lcell_comb \U3|reg_0|Q[2]~1 (
// Equation(s):
// \U3|reg_0|Q[2]~1_combout  = (!\U3|reg_IR|Q [9] & ((\U3|Selector6~0_combout ) # (\U3|Selector3~1_combout )))

	.dataa(gnd),
	.datab(\U3|Selector6~0_combout ),
	.datac(\U3|Selector3~1_combout ),
	.datad(\U3|reg_IR|Q [9]),
	.cin(gnd),
	.combout(\U3|reg_0|Q[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[2]~1 .lut_mask = 16'h00FC;
defparam \U3|reg_0|Q[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
fiftyfivenm_lcell_comb \U3|reg_4|Q[5]~0 (
// Equation(s):
// \U3|reg_4|Q[5]~0_combout  = ((\U3|reg_0|Q[2]~1_combout  & (!\U3|reg_IR|Q [10] & \U3|reg_IR|Q [11]))) # (!\KEY[0]~input_o )

	.dataa(\U3|reg_0|Q[2]~1_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\U3|reg_IR|Q [10]),
	.datad(\U3|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\U3|reg_4|Q[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[5]~0 .lut_mask = 16'h3B33;
defparam \U3|reg_4|Q[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N21
dffeas \U3|reg_4|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \U3|reg_5|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N27
dffeas \U3|reg_6|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
fiftyfivenm_lcell_comb \U3|Mux21~2 (
// Equation(s):
// \U3|Mux21~2_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [2])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [2])))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_pc|Q [2]),
	.datac(\U3|reg_6|Q [2]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux21~2 .lut_mask = 16'hEE50;
defparam \U3|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
fiftyfivenm_lcell_comb \U3|Mux21~3 (
// Equation(s):
// \U3|Mux21~3_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux21~2_combout  & ((\U3|reg_5|Q [2]))) # (!\U3|Mux21~2_combout  & (\U3|reg_4|Q [2])))) # (!\U3|Selector3~8_combout  & (((\U3|Mux21~2_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_4|Q [2]),
	.datac(\U3|reg_5|Q [2]),
	.datad(\U3|Mux21~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux21~3 .lut_mask = 16'hF588;
defparam \U3|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
fiftyfivenm_lcell_comb \U3|Add0~10 (
// Equation(s):
// \U3|Add0~10_combout  = \U3|AddSub~0_combout  $ (((\U3|Mux23~11_combout  & ((\U3|Mux21~3_combout ))) # (!\U3|Mux23~11_combout  & (\U3|Mux21~7_combout ))))

	.dataa(\U3|Mux23~11_combout ),
	.datab(\U3|AddSub~0_combout ),
	.datac(\U3|Mux21~7_combout ),
	.datad(\U3|Mux21~3_combout ),
	.cin(gnd),
	.combout(\U3|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~10 .lut_mask = 16'h369C;
defparam \U3|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
fiftyfivenm_lcell_comb \U3|Add0~13 (
// Equation(s):
// \U3|Add0~13_combout  = (\U3|ALU_and~0_combout  & (((\U3|Mux21~8_combout  & \U3|reg_A|Q [2])))) # (!\U3|ALU_and~0_combout  & (\U3|Add0~11_combout ))

	.dataa(\U3|Add0~11_combout ),
	.datab(\U3|Mux21~8_combout ),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|reg_A|Q [2]),
	.cin(gnd),
	.combout(\U3|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~13 .lut_mask = 16'hCA0A;
defparam \U3|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N13
dffeas \U3|reg_G|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
fiftyfivenm_lcell_comb \U3|reg_3|Q[2]~feeder (
// Equation(s):
// \U3|reg_3|Q[2]~feeder_combout  = \U3|reg_0|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~4_combout ),
	.cin(gnd),
	.combout(\U3|reg_3|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_3|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N19
dffeas \U3|reg_3|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N3
dffeas \U3|reg_2|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N4
fiftyfivenm_lcell_comb \U3|reg_0|Q[2]~feeder (
// Equation(s):
// \U3|reg_0|Q[2]~feeder_combout  = \U3|reg_0|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~4_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_0|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N5
dffeas \U3|reg_0|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
fiftyfivenm_lcell_comb \U3|Mux21~4 (
// Equation(s):
// \U3|Mux21~4_combout  = (\U3|Selector4~2_combout  & (\U3|Selector3~8_combout )) # (!\U3|Selector4~2_combout  & ((\U3|Selector3~8_combout  & ((\U3|reg_0|Q [2]))) # (!\U3|Selector3~8_combout  & (\U3|reg_2|Q [2]))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_2|Q [2]),
	.datad(\U3|reg_0|Q [2]),
	.cin(gnd),
	.combout(\U3|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux21~4 .lut_mask = 16'hDC98;
defparam \U3|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N11
dffeas \U3|reg_1|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
fiftyfivenm_lcell_comb \U3|Mux21~5 (
// Equation(s):
// \U3|Mux21~5_combout  = (\U3|Mux21~4_combout  & (((\U3|reg_1|Q [2]) # (!\U3|Selector4~2_combout )))) # (!\U3|Mux21~4_combout  & (\U3|reg_3|Q [2] & ((\U3|Selector4~2_combout ))))

	.dataa(\U3|reg_3|Q [2]),
	.datab(\U3|Mux21~4_combout ),
	.datac(\U3|reg_1|Q [2]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux21~5 .lut_mask = 16'hE2CC;
defparam \U3|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
fiftyfivenm_lcell_comb \U3|Mux21~6 (
// Equation(s):
// \U3|Mux21~6_combout  = (\U3|Mux23~7_combout  & ((\U3|Mux23~8_combout  & (\DIN[2]~2_combout )) # (!\U3|Mux23~8_combout  & ((\U3|Mux21~5_combout ))))) # (!\U3|Mux23~7_combout  & (!\U3|Mux23~8_combout ))

	.dataa(\U3|Mux23~7_combout ),
	.datab(\U3|Mux23~8_combout ),
	.datac(\DIN[2]~2_combout ),
	.datad(\U3|Mux21~5_combout ),
	.cin(gnd),
	.combout(\U3|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux21~6 .lut_mask = 16'hB391;
defparam \U3|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
fiftyfivenm_lcell_comb \U3|Mux21~7 (
// Equation(s):
// \U3|Mux21~7_combout  = (\U3|Mux23~4_combout  & ((\U3|Mux21~6_combout  & ((\U3|reg_G|Q [2]))) # (!\U3|Mux21~6_combout  & (\U3|reg_IR|Q [2])))) # (!\U3|Mux23~4_combout  & (((\U3|Mux21~6_combout ))))

	.dataa(\U3|reg_IR|Q [2]),
	.datab(\U3|reg_G|Q [2]),
	.datac(\U3|Mux23~4_combout ),
	.datad(\U3|Mux21~6_combout ),
	.cin(gnd),
	.combout(\U3|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux21~7 .lut_mask = 16'hCFA0;
defparam \U3|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
fiftyfivenm_lcell_comb \U3|reg_0|Q~4 (
// Equation(s):
// \U3|reg_0|Q~4_combout  = (\KEY[0]~input_o  & ((\U3|Mux23~11_combout  & ((\U3|Mux21~3_combout ))) # (!\U3|Mux23~11_combout  & (\U3|Mux21~7_combout ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|Mux21~7_combout ),
	.datac(\U3|Mux23~11_combout ),
	.datad(\U3|Mux21~3_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~4 .lut_mask = 16'hA808;
defparam \U3|reg_0|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
fiftyfivenm_lcell_comb \U3|reg_ADDR|Q[2]~feeder (
// Equation(s):
// \U3|reg_ADDR|Q[2]~feeder_combout  = \U3|reg_0|Q~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~4_combout ),
	.cin(gnd),
	.combout(\U3|reg_ADDR|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_ADDR|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_ADDR|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N11
dffeas \U3|reg_ADDR|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_ADDR|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N28
fiftyfivenm_lcell_comb \DIN[2]~2 (
// Equation(s):
// \DIN[2]~2_combout  = (\Equal0~0_combout  & ((\U3|reg_ADDR|Q [12] & (\U6|Q [2])) # (!\U3|reg_ADDR|Q [12] & ((\U4|altsyncram_component|auto_generated|q_a [2]))))) # (!\Equal0~0_combout  & (\U6|Q [2]))

	.dataa(\Equal0~0_combout ),
	.datab(\U6|Q [2]),
	.datac(\U3|reg_ADDR|Q [12]),
	.datad(\U4|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\DIN[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[2]~2 .lut_mask = 16'hCEC4;
defparam \DIN[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
fiftyfivenm_lcell_comb \U3|reg_IR|Q~10 (
// Equation(s):
// \U3|reg_IR|Q~10_combout  = (\KEY[0]~input_o  & \DIN[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\DIN[2]~2_combout ),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~10 .lut_mask = 16'hF000;
defparam \U3|reg_IR|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N3
dffeas \U3|reg_IR|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
fiftyfivenm_lcell_comb \U3|Selector2~2 (
// Equation(s):
// \U3|Selector2~2_combout  = (\U3|Mux4~0_combout  & (((\U3|reg_IR|Q [11])))) # (!\U3|Mux4~0_combout  & (\U3|reg_IR|Q [2] & ((!\U3|reg_IR|Q [12]))))

	.dataa(\U3|reg_IR|Q [2]),
	.datab(\U3|reg_IR|Q [11]),
	.datac(\U3|reg_IR|Q [12]),
	.datad(\U3|Mux4~0_combout ),
	.cin(gnd),
	.combout(\U3|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector2~2 .lut_mask = 16'hCC0A;
defparam \U3|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N20
fiftyfivenm_lcell_comb \U3|Selector2~0 (
// Equation(s):
// \U3|Selector2~0_combout  = (\U3|reg_IR|Q [2] & ((\U3|reg_IR|Q [15]) # ((!\U3|reg_IR|Q [13] & !\U3|reg_IR|Q [12]))))

	.dataa(\U3|reg_IR|Q [13]),
	.datab(\U3|reg_IR|Q [12]),
	.datac(\U3|reg_IR|Q [15]),
	.datad(\U3|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\U3|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector2~0 .lut_mask = 16'hF100;
defparam \U3|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
fiftyfivenm_lcell_comb \U3|Selector2~1 (
// Equation(s):
// \U3|Selector2~1_combout  = (\U3|Tstep_Q.T3~q  & ((\U3|reg_IR|Q [14] & ((\U3|reg_IR|Q [11]))) # (!\U3|reg_IR|Q [14] & (\U3|Selector2~0_combout ))))

	.dataa(\U3|Selector2~0_combout ),
	.datab(\U3|reg_IR|Q [14]),
	.datac(\U3|Tstep_Q.T3~q ),
	.datad(\U3|reg_IR|Q [11]),
	.cin(gnd),
	.combout(\U3|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector2~1 .lut_mask = 16'hE020;
defparam \U3|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
fiftyfivenm_lcell_comb \U3|Selector2~3 (
// Equation(s):
// \U3|Selector2~3_combout  = (\U3|Selector2~1_combout ) # (((\U3|Selector2~2_combout  & \U3|Tstep_Q.T4~q )) # (!\U3|Tstep_Q.T0~q ))

	.dataa(\U3|Selector2~2_combout ),
	.datab(\U3|Selector2~1_combout ),
	.datac(\U3|Tstep_Q.T0~q ),
	.datad(\U3|Tstep_Q.T4~q ),
	.cin(gnd),
	.combout(\U3|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector2~3 .lut_mask = 16'hEFCF;
defparam \U3|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N10
fiftyfivenm_lcell_comb \U3|Mux23~11 (
// Equation(s):
// \U3|Mux23~11_combout  = (\U3|Selector2~3_combout  & !\U3|Selector1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|Selector2~3_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux23~11 .lut_mask = 16'h00F0;
defparam \U3|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
fiftyfivenm_lcell_comb \U3|reg_0|Q~3 (
// Equation(s):
// \U3|reg_0|Q~3_combout  = (\KEY[0]~input_o  & ((\U3|Mux23~11_combout  & (\U3|Mux22~3_combout )) # (!\U3|Mux23~11_combout  & ((\U3|Mux22~7_combout )))))

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|Mux23~11_combout ),
	.datac(\U3|Mux22~3_combout ),
	.datad(\U3|Mux22~7_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~3 .lut_mask = 16'hA280;
defparam \U3|reg_0|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
fiftyfivenm_lcell_comb \U3|reg_ADDR|Q[1]~feeder (
// Equation(s):
// \U3|reg_ADDR|Q[1]~feeder_combout  = \U3|reg_0|Q~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~3_combout ),
	.cin(gnd),
	.combout(\U3|reg_ADDR|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_ADDR|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_ADDR|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \U3|reg_ADDR|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_ADDR|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
fiftyfivenm_lcell_comb \U3|reg_IR|Q~0 (
// Equation(s):
// \U3|reg_IR|Q~0_combout  = (\Equal0~0_combout  & (\KEY[0]~input_o  & (!\U3|reg_ADDR|Q [12] & \U4|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\Equal0~0_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\U3|reg_ADDR|Q [12]),
	.datad(\U4|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~0 .lut_mask = 16'h0800;
defparam \U3|reg_IR|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N25
dffeas \U3|reg_IR|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_IR|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N16
fiftyfivenm_lcell_comb \U3|Selector7~0 (
// Equation(s):
// \U3|Selector7~0_combout  = (\U3|Mux4~0_combout  & (\U3|Tstep_Q.T4~q  & ((!\U3|reg_IR|Q [14])))) # (!\U3|Mux4~0_combout  & (((\U3|Tstep_Q.T5~q  & \U3|reg_IR|Q [14]))))

	.dataa(\U3|Tstep_Q.T4~q ),
	.datab(\U3|Tstep_Q.T5~q ),
	.datac(\U3|Mux4~0_combout ),
	.datad(\U3|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\U3|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector7~0 .lut_mask = 16'h0CA0;
defparam \U3|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N26
fiftyfivenm_lcell_comb \U3|Selector7~1 (
// Equation(s):
// \U3|Selector7~1_combout  = (\U3|reg_IR|Q [15] & (!\U3|reg_IR|Q [13] & ((\U3|Tstep_Q.T5~q )))) # (!\U3|reg_IR|Q [15] & (((\U3|Tstep_Q.T3~q ))))

	.dataa(\U3|reg_IR|Q [13]),
	.datab(\U3|Tstep_Q.T3~q ),
	.datac(\U3|reg_IR|Q [15]),
	.datad(\U3|Tstep_Q.T5~q ),
	.cin(gnd),
	.combout(\U3|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector7~1 .lut_mask = 16'h5C0C;
defparam \U3|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N12
fiftyfivenm_lcell_comb \U3|Selector7~2 (
// Equation(s):
// \U3|Selector7~2_combout  = (\U3|Selector7~0_combout ) # ((\U3|Selector7~1_combout  & !\U3|reg_IR|Q [14]))

	.dataa(gnd),
	.datab(\U3|Selector7~0_combout ),
	.datac(\U3|Selector7~1_combout ),
	.datad(\U3|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\U3|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector7~2 .lut_mask = 16'hCCFC;
defparam \U3|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
fiftyfivenm_lcell_comb \U3|Tstep_Q~15 (
// Equation(s):
// \U3|Tstep_Q~15_combout  = (\KEY[0]~input_o  & (!\U3|Selector7~2_combout  & \U3|Tstep_Q.T3~q ))

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|Selector7~2_combout ),
	.datac(\U3|Tstep_Q.T3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|Tstep_Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Tstep_Q~15 .lut_mask = 16'h2020;
defparam \U3|Tstep_Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N17
dffeas \U3|Tstep_Q.T4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Tstep_Q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|Tstep_Q.T4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|Tstep_Q.T4 .is_wysiwyg = "true";
defparam \U3|Tstep_Q.T4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
fiftyfivenm_lcell_comb \U3|reg_W|Q~0 (
// Equation(s):
// \U3|reg_W|Q~0_combout  = (\U3|Mux4~0_combout  & (\U3|Tstep_Q.T4~q  & (\KEY[0]~input_o  & !\U3|reg_IR|Q [14])))

	.dataa(\U3|Mux4~0_combout ),
	.datab(\U3|Tstep_Q.T4~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\U3|reg_W|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_W|Q~0 .lut_mask = 16'h0080;
defparam \U3|reg_W|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N1
dffeas \U3|reg_W|Q (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_W|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_W|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_W|Q .is_wysiwyg = "true";
defparam \U3|reg_W|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\U3|reg_W|Q~q  & (!\U3|reg_ADDR|Q [12] & \Equal0~0_combout ))

	.dataa(\U3|reg_W|Q~q ),
	.datab(gnd),
	.datac(\U3|reg_ADDR|Q [12]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h0A00;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N16
fiftyfivenm_lcell_comb \DIN[1]~1 (
// Equation(s):
// \DIN[1]~1_combout  = (\Equal0~0_combout  & ((\U3|reg_ADDR|Q [12] & (\U6|Q [1])) # (!\U3|reg_ADDR|Q [12] & ((\U4|altsyncram_component|auto_generated|q_a [1]))))) # (!\Equal0~0_combout  & (((\U6|Q [1]))))

	.dataa(\Equal0~0_combout ),
	.datab(\U3|reg_ADDR|Q [12]),
	.datac(\U6|Q [1]),
	.datad(\U4|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\DIN[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \DIN[1]~1 .lut_mask = 16'hF2D0;
defparam \DIN[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
fiftyfivenm_lcell_comb \U3|reg_IR|Q~6 (
// Equation(s):
// \U3|reg_IR|Q~6_combout  = (\KEY[0]~input_o  & \DIN[1]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\DIN[1]~1_combout ),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~6 .lut_mask = 16'hF000;
defparam \U3|reg_IR|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N1
dffeas \U3|reg_IR|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
fiftyfivenm_lcell_comb \U3|Selector3~7 (
// Equation(s):
// \U3|Selector3~7_combout  = (\U3|Selector3~4_combout  & ((\U3|Selector3~6_combout  & (!\U3|reg_IR|Q [1])) # (!\U3|Selector3~6_combout  & ((!\U3|reg_IR|Q [10])))))

	.dataa(\U3|reg_IR|Q [1]),
	.datab(\U3|reg_IR|Q [10]),
	.datac(\U3|Selector3~6_combout ),
	.datad(\U3|Selector3~4_combout ),
	.cin(gnd),
	.combout(\U3|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector3~7 .lut_mask = 16'h5300;
defparam \U3|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
fiftyfivenm_lcell_comb \U3|Selector3~8 (
// Equation(s):
// \U3|Selector3~8_combout  = (\U3|Selector3~5_combout ) # ((\U3|Selector3~7_combout  & \U3|Selector4~0_combout ))

	.dataa(gnd),
	.datab(\U3|Selector3~7_combout ),
	.datac(\U3|Selector3~5_combout ),
	.datad(\U3|Selector4~0_combout ),
	.cin(gnd),
	.combout(\U3|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector3~8 .lut_mask = 16'hFCF0;
defparam \U3|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N13
dffeas \U3|reg_2|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
fiftyfivenm_lcell_comb \U3|reg_0|Q[14]~feeder (
// Equation(s):
// \U3|reg_0|Q[14]~feeder_combout  = \U3|reg_0|Q~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N29
dffeas \U3|reg_0|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
fiftyfivenm_lcell_comb \U3|Mux9~2 (
// Equation(s):
// \U3|Mux9~2_combout  = (\U3|Selector4~2_combout  & (\U3|Selector3~8_combout )) # (!\U3|Selector4~2_combout  & ((\U3|Selector3~8_combout  & ((\U3|reg_0|Q [14]))) # (!\U3|Selector3~8_combout  & (\U3|reg_2|Q [14]))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_2|Q [14]),
	.datad(\U3|reg_0|Q [14]),
	.cin(gnd),
	.combout(\U3|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux9~2 .lut_mask = 16'hDC98;
defparam \U3|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N7
dffeas \U3|reg_1|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N6
fiftyfivenm_lcell_comb \U3|reg_3|Q[14]~feeder (
// Equation(s):
// \U3|reg_3|Q[14]~feeder_combout  = \U3|reg_0|Q~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_3|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_3|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N7
dffeas \U3|reg_3|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
fiftyfivenm_lcell_comb \U3|Mux9~3 (
// Equation(s):
// \U3|Mux9~3_combout  = (\U3|Mux9~2_combout  & (((\U3|reg_1|Q [14])) # (!\U3|Selector4~2_combout ))) # (!\U3|Mux9~2_combout  & (\U3|Selector4~2_combout  & ((\U3|reg_3|Q [14]))))

	.dataa(\U3|Mux9~2_combout ),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|reg_1|Q [14]),
	.datad(\U3|reg_3|Q [14]),
	.cin(gnd),
	.combout(\U3|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux9~3 .lut_mask = 16'hE6A2;
defparam \U3|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N5
dffeas \U3|reg_6|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
fiftyfivenm_lcell_comb \U3|Mux9~0 (
// Equation(s):
// \U3|Mux9~0_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [14])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [14])))))

	.dataa(\U3|reg_pc|Q [14]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_6|Q [14]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux9~0 .lut_mask = 16'hEE30;
defparam \U3|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N1
dffeas \U3|reg_5|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
fiftyfivenm_lcell_comb \U3|reg_4|Q[14]~feeder (
// Equation(s):
// \U3|reg_4|Q[14]~feeder_combout  = \U3|reg_0|Q~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_4|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_4|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N23
dffeas \U3|reg_4|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N0
fiftyfivenm_lcell_comb \U3|Mux9~1 (
// Equation(s):
// \U3|Mux9~1_combout  = (\U3|Mux9~0_combout  & (((\U3|reg_5|Q [14])) # (!\U3|Selector3~8_combout ))) # (!\U3|Mux9~0_combout  & (\U3|Selector3~8_combout  & ((\U3|reg_4|Q [14]))))

	.dataa(\U3|Mux9~0_combout ),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_5|Q [14]),
	.datad(\U3|reg_4|Q [14]),
	.cin(gnd),
	.combout(\U3|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux9~1 .lut_mask = 16'hE6A2;
defparam \U3|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N2
fiftyfivenm_lcell_comb \U3|Mux9~4 (
// Equation(s):
// \U3|Mux9~4_combout  = (!\U3|Selector1~1_combout  & ((\U3|Selector2~3_combout  & ((\U3|Mux9~1_combout ))) # (!\U3|Selector2~3_combout  & (\U3|Mux9~3_combout ))))

	.dataa(\U3|Mux9~3_combout ),
	.datab(\U3|Mux9~1_combout ),
	.datac(\U3|Selector2~3_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux9~4 .lut_mask = 16'h00CA;
defparam \U3|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
fiftyfivenm_lcell_comb \U3|reg_0|Q~16 (
// Equation(s):
// \U3|reg_0|Q~16_combout  = (\KEY[0]~input_o  & ((\U3|Mux9~4_combout ) # ((\U3|Selector1~1_combout  & \U3|Mux9~6_combout ))))

	.dataa(\U3|Mux9~4_combout ),
	.datab(\U3|Selector1~1_combout ),
	.datac(\U3|Mux9~6_combout ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~16 .lut_mask = 16'hEA00;
defparam \U3|reg_0|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N12
fiftyfivenm_lcell_comb \U3|reg_ADDR|Q[14]~feeder (
// Equation(s):
// \U3|reg_ADDR|Q[14]~feeder_combout  = \U3|reg_0|Q~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_ADDR|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_ADDR|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_ADDR|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N13
dffeas \U3|reg_ADDR|Q[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_ADDR|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[14] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N14
fiftyfivenm_lcell_comb \U3|reg_ADDR|Q[15]~feeder (
// Equation(s):
// \U3|reg_ADDR|Q[15]~feeder_combout  = \U3|reg_0|Q~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_ADDR|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_ADDR|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_ADDR|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N15
dffeas \U3|reg_ADDR|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_ADDR|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y37_N11
dffeas \U3|reg_ADDR|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N10
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\U3|reg_ADDR|Q [14] & (!\U3|reg_ADDR|Q [15] & !\U3|reg_ADDR|Q [13]))

	.dataa(\U3|reg_ADDR|Q [14]),
	.datab(\U3|reg_ADDR|Q [15]),
	.datac(\U3|reg_ADDR|Q [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0101;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N10
fiftyfivenm_lcell_comb \U3|reg_IR|Q~2 (
// Equation(s):
// \U3|reg_IR|Q~2_combout  = (\KEY[0]~input_o  & (\Equal0~0_combout  & (!\U3|reg_ADDR|Q [12] & \U4|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\KEY[0]~input_o ),
	.datab(\Equal0~0_combout ),
	.datac(\U3|reg_ADDR|Q [12]),
	.datad(\U4|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~2 .lut_mask = 16'h0800;
defparam \U3|reg_IR|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N11
dffeas \U3|reg_IR|Q[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[13] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N28
fiftyfivenm_lcell_comb \U3|Selector3~3 (
// Equation(s):
// \U3|Selector3~3_combout  = (!\U3|reg_IR|Q [13] & (\U3|Tstep_Q.T3~q  & (!\U3|reg_IR|Q [15] & !\U3|reg_IR|Q [14])))

	.dataa(\U3|reg_IR|Q [13]),
	.datab(\U3|Tstep_Q.T3~q ),
	.datac(\U3|reg_IR|Q [15]),
	.datad(\U3|reg_IR|Q [14]),
	.cin(gnd),
	.combout(\U3|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector3~3 .lut_mask = 16'h0004;
defparam \U3|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
fiftyfivenm_lcell_comb \U3|Selector3~6 (
// Equation(s):
// \U3|Selector3~6_combout  = (\U3|Selector5~0_combout ) # ((!\U3|reg_IR|Q [12] & ((\U3|Selector3~3_combout ) # (\U3|Selector3~2_combout ))))

	.dataa(\U3|Selector3~3_combout ),
	.datab(\U3|reg_IR|Q [12]),
	.datac(\U3|Selector3~2_combout ),
	.datad(\U3|Selector5~0_combout ),
	.cin(gnd),
	.combout(\U3|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector3~6 .lut_mask = 16'hFF32;
defparam \U3|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
fiftyfivenm_lcell_comb \U3|Selector4~1 (
// Equation(s):
// \U3|Selector4~1_combout  = (\U3|Selector3~4_combout  & ((\U3|Selector3~6_combout  & (!\U3|reg_IR|Q [0])) # (!\U3|Selector3~6_combout  & ((!\U3|reg_IR|Q [9])))))

	.dataa(\U3|Selector3~6_combout ),
	.datab(\U3|reg_IR|Q [0]),
	.datac(\U3|reg_IR|Q [9]),
	.datad(\U3|Selector3~4_combout ),
	.cin(gnd),
	.combout(\U3|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector4~1 .lut_mask = 16'h2700;
defparam \U3|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
fiftyfivenm_lcell_comb \U3|Selector4~2 (
// Equation(s):
// \U3|Selector4~2_combout  = (\U3|Selector4~1_combout  & (\U3|Tstep_Q.T5~q  & (!\U3|reg_IR|Q [14]))) # (!\U3|Selector4~1_combout  & ((\U3|Selector4~0_combout ) # ((\U3|Tstep_Q.T5~q  & !\U3|reg_IR|Q [14]))))

	.dataa(\U3|Selector4~1_combout ),
	.datab(\U3|Tstep_Q.T5~q ),
	.datac(\U3|reg_IR|Q [14]),
	.datad(\U3|Selector4~0_combout ),
	.cin(gnd),
	.combout(\U3|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector4~2 .lut_mask = 16'h5D0C;
defparam \U3|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N9
dffeas \U3|reg_2|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
fiftyfivenm_lcell_comb \U3|reg_0|Q[12]~feeder (
// Equation(s):
// \U3|reg_0|Q[12]~feeder_combout  = \U3|reg_0|Q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_0|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_0|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N1
dffeas \U3|reg_0|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N8
fiftyfivenm_lcell_comb \U3|Mux11~2 (
// Equation(s):
// \U3|Mux11~2_combout  = (\U3|Selector4~2_combout  & (\U3|Selector3~8_combout )) # (!\U3|Selector4~2_combout  & ((\U3|Selector3~8_combout  & ((\U3|reg_0|Q [12]))) # (!\U3|Selector3~8_combout  & (\U3|reg_2|Q [12]))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_2|Q [12]),
	.datad(\U3|reg_0|Q [12]),
	.cin(gnd),
	.combout(\U3|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux11~2 .lut_mask = 16'hDC98;
defparam \U3|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N27
dffeas \U3|reg_1|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N18
fiftyfivenm_lcell_comb \U3|reg_3|Q[12]~feeder (
// Equation(s):
// \U3|reg_3|Q[12]~feeder_combout  = \U3|reg_0|Q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_3|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_3|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_3|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N19
dffeas \U3|reg_3|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_3|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
fiftyfivenm_lcell_comb \U3|Mux11~3 (
// Equation(s):
// \U3|Mux11~3_combout  = (\U3|Mux11~2_combout  & (((\U3|reg_1|Q [12])) # (!\U3|Selector4~2_combout ))) # (!\U3|Mux11~2_combout  & (\U3|Selector4~2_combout  & ((\U3|reg_3|Q [12]))))

	.dataa(\U3|Mux11~2_combout ),
	.datab(\U3|Selector4~2_combout ),
	.datac(\U3|reg_1|Q [12]),
	.datad(\U3|reg_3|Q [12]),
	.cin(gnd),
	.combout(\U3|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux11~3 .lut_mask = 16'hE6A2;
defparam \U3|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
fiftyfivenm_lcell_comb \U3|reg_4|Q[12]~feeder (
// Equation(s):
// \U3|reg_4|Q[12]~feeder_combout  = \U3|reg_0|Q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_4|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_4|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_4|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N11
dffeas \U3|reg_4|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_4|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_4|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_4|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_4|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_4|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y33_N21
dffeas \U3|reg_5|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_5|Q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_5|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_5|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_5|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \U3|reg_6|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_6|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_6|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_6|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_6|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
fiftyfivenm_lcell_comb \U3|Mux11~0 (
// Equation(s):
// \U3|Mux11~0_combout  = (\U3|Selector3~8_combout  & (((\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & ((\U3|Selector4~2_combout  & (\U3|reg_pc|Q [12])) # (!\U3|Selector4~2_combout  & ((\U3|reg_6|Q [12])))))

	.dataa(\U3|reg_pc|Q [12]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_6|Q [12]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux11~0 .lut_mask = 16'hEE30;
defparam \U3|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N20
fiftyfivenm_lcell_comb \U3|Mux11~1 (
// Equation(s):
// \U3|Mux11~1_combout  = (\U3|Selector3~8_combout  & ((\U3|Mux11~0_combout  & ((\U3|reg_5|Q [12]))) # (!\U3|Mux11~0_combout  & (\U3|reg_4|Q [12])))) # (!\U3|Selector3~8_combout  & (((\U3|Mux11~0_combout ))))

	.dataa(\U3|reg_4|Q [12]),
	.datab(\U3|Selector3~8_combout ),
	.datac(\U3|reg_5|Q [12]),
	.datad(\U3|Mux11~0_combout ),
	.cin(gnd),
	.combout(\U3|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux11~1 .lut_mask = 16'hF388;
defparam \U3|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N22
fiftyfivenm_lcell_comb \U3|Mux11~4 (
// Equation(s):
// \U3|Mux11~4_combout  = (!\U3|Selector1~1_combout  & ((\U3|Selector2~3_combout  & ((\U3|Mux11~1_combout ))) # (!\U3|Selector2~3_combout  & (\U3|Mux11~3_combout ))))

	.dataa(\U3|Mux11~3_combout ),
	.datab(\U3|Selector1~1_combout ),
	.datac(\U3|Selector2~3_combout ),
	.datad(\U3|Mux11~1_combout ),
	.cin(gnd),
	.combout(\U3|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux11~4 .lut_mask = 16'h3202;
defparam \U3|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
fiftyfivenm_lcell_comb \U3|reg_0|Q~14 (
// Equation(s):
// \U3|reg_0|Q~14_combout  = (\KEY[0]~input_o  & ((\U3|Mux11~4_combout ) # ((\U3|Mux11~6_combout  & \U3|Selector1~1_combout ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|Mux11~4_combout ),
	.datac(\U3|Mux11~6_combout ),
	.datad(\U3|Selector1~1_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~14 .lut_mask = 16'hA888;
defparam \U3|reg_0|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N8
fiftyfivenm_lcell_comb \U3|reg_ADDR|Q[12]~feeder (
// Equation(s):
// \U3|reg_ADDR|Q[12]~feeder_combout  = \U3|reg_0|Q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~14_combout ),
	.cin(gnd),
	.combout(\U3|reg_ADDR|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_ADDR|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_ADDR|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N9
dffeas \U3|reg_ADDR|Q[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_ADDR|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_ADDR|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_ADDR|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_ADDR|Q[12] .is_wysiwyg = "true";
defparam \U3|reg_ADDR|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N14
fiftyfivenm_lcell_comb \U3|reg_IR|Q~3 (
// Equation(s):
// \U3|reg_IR|Q~3_combout  = (\KEY[0]~input_o  & (!\U3|reg_ADDR|Q [12] & (\U4|altsyncram_component|auto_generated|q_a [15] & \Equal0~0_combout )))

	.dataa(\KEY[0]~input_o ),
	.datab(\U3|reg_ADDR|Q [12]),
	.datac(\U4|altsyncram_component|auto_generated|q_a [15]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\U3|reg_IR|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_IR|Q~3 .lut_mask = 16'h2000;
defparam \U3|reg_IR|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y35_N15
dffeas \U3|reg_IR|Q[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_IR|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_IR|Q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_IR|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_IR|Q[15] .is_wysiwyg = "true";
defparam \U3|reg_IR|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N2
fiftyfivenm_lcell_comb \U3|Selector3~2 (
// Equation(s):
// \U3|Selector3~2_combout  = (\U3|Tstep_Q.T4~q  & ((!\U3|reg_IR|Q [13]) # (!\U3|reg_IR|Q [15])))

	.dataa(gnd),
	.datab(\U3|reg_IR|Q [15]),
	.datac(\U3|Tstep_Q.T4~q ),
	.datad(\U3|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\U3|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector3~2 .lut_mask = 16'h30F0;
defparam \U3|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N8
fiftyfivenm_lcell_comb \U3|Selector1~0 (
// Equation(s):
// \U3|Selector1~0_combout  = (\U3|Selector3~1_combout  & ((\U3|reg_IR|Q [12]) # (\U3|reg_IR|Q [13])))

	.dataa(gnd),
	.datab(\U3|Selector3~1_combout ),
	.datac(\U3|reg_IR|Q [12]),
	.datad(\U3|reg_IR|Q [13]),
	.cin(gnd),
	.combout(\U3|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector1~0 .lut_mask = 16'hCCC0;
defparam \U3|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y35_N18
fiftyfivenm_lcell_comb \U3|Selector1~1 (
// Equation(s):
// \U3|Selector1~1_combout  = (\U3|Selector1~0_combout ) # ((\U3|Tstep_Q.T5~q ) # ((\U3|Selector3~2_combout  & \U3|reg_IR|Q [12])))

	.dataa(\U3|Selector3~2_combout ),
	.datab(\U3|reg_IR|Q [12]),
	.datac(\U3|Selector1~0_combout ),
	.datad(\U3|Tstep_Q.T5~q ),
	.cin(gnd),
	.combout(\U3|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Selector1~1 .lut_mask = 16'hFFF8;
defparam \U3|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
fiftyfivenm_lcell_comb \U3|Mux23~12 (
// Equation(s):
// \U3|Mux23~12_combout  = (\U3|Selector1~1_combout  & (((\U3|Mux23~10_combout )))) # (!\U3|Selector1~1_combout  & ((\U3|Selector2~3_combout  & (\U3|Mux23~3_combout )) # (!\U3|Selector2~3_combout  & ((\U3|Mux23~10_combout )))))

	.dataa(\U3|Selector1~1_combout ),
	.datab(\U3|Mux23~3_combout ),
	.datac(\U3|Mux23~10_combout ),
	.datad(\U3|Selector2~3_combout ),
	.cin(gnd),
	.combout(\U3|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux23~12 .lut_mask = 16'hE4F0;
defparam \U3|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
fiftyfivenm_lcell_comb \U3|Add0~5 (
// Equation(s):
// \U3|Add0~5_combout  = (\U3|ALU_and~0_combout  & (\U3|Mux23~12_combout  & (\U3|reg_A|Q [0]))) # (!\U3|ALU_and~0_combout  & (((\U3|Add0~3_combout ))))

	.dataa(\U3|Mux23~12_combout ),
	.datab(\U3|reg_A|Q [0]),
	.datac(\U3|ALU_and~0_combout ),
	.datad(\U3|Add0~3_combout ),
	.cin(gnd),
	.combout(\U3|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Add0~5 .lut_mask = 16'h8F80;
defparam \U3|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N9
dffeas \U3|reg_G|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|Add0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\U3|reg_G|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_G|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
fiftyfivenm_lcell_comb \U3|reg_1|Q[0]~feeder (
// Equation(s):
// \U3|reg_1|Q[0]~feeder_combout  = \U3|reg_0|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\U3|reg_0|Q~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U3|reg_1|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_1|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \U3|reg_1|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N25
dffeas \U3|reg_1|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_1|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_1|Q[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_1|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y35_N3
dffeas \U3|reg_3|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_3|Q[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_3|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
fiftyfivenm_lcell_comb \U3|Mux23~5 (
// Equation(s):
// \U3|Mux23~5_combout  = (\U3|Selector3~8_combout  & ((\U3|reg_1|Q [0]) # ((!\U3|Selector4~2_combout )))) # (!\U3|Selector3~8_combout  & (((\U3|reg_3|Q [0] & \U3|Selector4~2_combout ))))

	.dataa(\U3|Selector3~8_combout ),
	.datab(\U3|reg_1|Q [0]),
	.datac(\U3|reg_3|Q [0]),
	.datad(\U3|Selector4~2_combout ),
	.cin(gnd),
	.combout(\U3|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux23~5 .lut_mask = 16'hD8AA;
defparam \U3|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y35_N25
dffeas \U3|reg_2|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U3|reg_0|Q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U3|reg_2|Q[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_2|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
fiftyfivenm_lcell_comb \U3|reg_0|Q[0]~feeder (
// Equation(s):
// \U3|reg_0|Q[0]~feeder_combout  = \U3|reg_0|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~0_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_0|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y31_N17
dffeas \U3|reg_0|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_0|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_0|Q[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_0|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
fiftyfivenm_lcell_comb \U3|Mux23~6 (
// Equation(s):
// \U3|Mux23~6_combout  = (\U3|Selector4~2_combout  & (\U3|Mux23~5_combout )) # (!\U3|Selector4~2_combout  & ((\U3|Mux23~5_combout  & ((\U3|reg_0|Q [0]))) # (!\U3|Mux23~5_combout  & (\U3|reg_2|Q [0]))))

	.dataa(\U3|Selector4~2_combout ),
	.datab(\U3|Mux23~5_combout ),
	.datac(\U3|reg_2|Q [0]),
	.datad(\U3|reg_0|Q [0]),
	.cin(gnd),
	.combout(\U3|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux23~6 .lut_mask = 16'hDC98;
defparam \U3|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
fiftyfivenm_lcell_comb \U3|Mux23~9 (
// Equation(s):
// \U3|Mux23~9_combout  = (\U3|Mux23~8_combout  & (((\U3|Mux23~7_combout  & \DIN[0]~0_combout )))) # (!\U3|Mux23~8_combout  & ((\U3|Mux23~6_combout ) # ((!\U3|Mux23~7_combout ))))

	.dataa(\U3|Mux23~8_combout ),
	.datab(\U3|Mux23~6_combout ),
	.datac(\U3|Mux23~7_combout ),
	.datad(\DIN[0]~0_combout ),
	.cin(gnd),
	.combout(\U3|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux23~9 .lut_mask = 16'hE545;
defparam \U3|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
fiftyfivenm_lcell_comb \U3|Mux23~10 (
// Equation(s):
// \U3|Mux23~10_combout  = (\U3|Mux23~9_combout  & ((\U3|reg_G|Q [0]) # ((!\U3|Mux23~4_combout )))) # (!\U3|Mux23~9_combout  & (((\U3|reg_IR|Q [0] & \U3|Mux23~4_combout ))))

	.dataa(\U3|reg_G|Q [0]),
	.datab(\U3|Mux23~9_combout ),
	.datac(\U3|reg_IR|Q [0]),
	.datad(\U3|Mux23~4_combout ),
	.cin(gnd),
	.combout(\U3|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \U3|Mux23~10 .lut_mask = 16'hB8CC;
defparam \U3|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
fiftyfivenm_lcell_comb \U3|reg_0|Q~0 (
// Equation(s):
// \U3|reg_0|Q~0_combout  = (\KEY[0]~input_o  & ((\U3|Mux23~11_combout  & ((\U3|Mux23~3_combout ))) # (!\U3|Mux23~11_combout  & (\U3|Mux23~10_combout ))))

	.dataa(\U3|Mux23~10_combout ),
	.datab(\U3|Mux23~3_combout ),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|Mux23~11_combout ),
	.cin(gnd),
	.combout(\U3|reg_0|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_0|Q~0 .lut_mask = 16'hC0A0;
defparam \U3|reg_0|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
fiftyfivenm_lcell_comb \U3|reg_DOUT|Q[0]~feeder (
// Equation(s):
// \U3|reg_DOUT|Q[0]~feeder_combout  = \U3|reg_0|Q~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\U3|reg_0|Q~0_combout ),
	.cin(gnd),
	.combout(\U3|reg_DOUT|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U3|reg_DOUT|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \U3|reg_DOUT|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y36_N11
dffeas \U3|reg_DOUT|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U3|reg_DOUT|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U3|reg_DOUT|Q[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U3|reg_DOUT|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U3|reg_DOUT|Q[0] .is_wysiwyg = "true";
defparam \U3|reg_DOUT|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
fiftyfivenm_lcell_comb \U5|Q~0 (
// Equation(s):
// \U5|Q~0_combout  = (\KEY[0]~input_o  & \U3|reg_DOUT|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|reg_DOUT|Q [0]),
	.cin(gnd),
	.combout(\U5|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q~0 .lut_mask = 16'hF000;
defparam \U5|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
fiftyfivenm_lcell_comb \U5|Q[0]~1 (
// Equation(s):
// \U5|Q[0]~1_combout  = ((\U3|reg_W|Q~q  & (\U3|reg_ADDR|Q [12] & \Equal0~0_combout ))) # (!\KEY[0]~input_o )

	.dataa(\U3|reg_W|Q~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\U3|reg_ADDR|Q [12]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\U5|Q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q[0]~1 .lut_mask = 16'hB333;
defparam \U5|Q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N17
dffeas \U5|Q[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U5|Q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[0] .is_wysiwyg = "true";
defparam \U5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
fiftyfivenm_lcell_comb \U5|Q~2 (
// Equation(s):
// \U5|Q~2_combout  = (\KEY[0]~input_o  & \U3|reg_DOUT|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|reg_DOUT|Q [1]),
	.cin(gnd),
	.combout(\U5|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q~2 .lut_mask = 16'hF000;
defparam \U5|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \U5|Q[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U5|Q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[1] .is_wysiwyg = "true";
defparam \U5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
fiftyfivenm_lcell_comb \U5|Q~3 (
// Equation(s):
// \U5|Q~3_combout  = (\KEY[0]~input_o  & \U3|reg_DOUT|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|reg_DOUT|Q [2]),
	.cin(gnd),
	.combout(\U5|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q~3 .lut_mask = 16'hF000;
defparam \U5|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N5
dffeas \U5|Q[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U5|Q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[2] .is_wysiwyg = "true";
defparam \U5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
fiftyfivenm_lcell_comb \U5|Q~4 (
// Equation(s):
// \U5|Q~4_combout  = (\KEY[0]~input_o  & \U3|reg_DOUT|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|reg_DOUT|Q [3]),
	.cin(gnd),
	.combout(\U5|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q~4 .lut_mask = 16'hF000;
defparam \U5|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \U5|Q[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U5|Q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[3] .is_wysiwyg = "true";
defparam \U5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
fiftyfivenm_lcell_comb \U5|Q~5 (
// Equation(s):
// \U5|Q~5_combout  = (\KEY[0]~input_o  & \U3|reg_DOUT|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|reg_DOUT|Q [4]),
	.cin(gnd),
	.combout(\U5|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q~5 .lut_mask = 16'hF000;
defparam \U5|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N25
dffeas \U5|Q[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U5|Q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[4] .is_wysiwyg = "true";
defparam \U5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
fiftyfivenm_lcell_comb \U5|Q~6 (
// Equation(s):
// \U5|Q~6_combout  = (\KEY[0]~input_o  & \U3|reg_DOUT|Q [5])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\U3|reg_DOUT|Q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q~6 .lut_mask = 16'hA0A0;
defparam \U5|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N11
dffeas \U5|Q[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U5|Q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[5] .is_wysiwyg = "true";
defparam \U5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
fiftyfivenm_lcell_comb \U5|Q~7 (
// Equation(s):
// \U5|Q~7_combout  = (\KEY[0]~input_o  & \U3|reg_DOUT|Q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\U3|reg_DOUT|Q [6]),
	.cin(gnd),
	.combout(\U5|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q~7 .lut_mask = 16'hF000;
defparam \U5|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N29
dffeas \U5|Q[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U5|Q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[6] .is_wysiwyg = "true";
defparam \U5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
fiftyfivenm_lcell_comb \U5|Q~8 (
// Equation(s):
// \U5|Q~8_combout  = (\KEY[0]~input_o  & \U3|reg_DOUT|Q [7])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\U3|reg_DOUT|Q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q~8 .lut_mask = 16'hA0A0;
defparam \U5|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N23
dffeas \U5|Q[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U5|Q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[7] .is_wysiwyg = "true";
defparam \U5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
fiftyfivenm_lcell_comb \U5|Q~9 (
// Equation(s):
// \U5|Q~9_combout  = (\KEY[0]~input_o  & \U3|reg_DOUT|Q [8])

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\U3|reg_DOUT|Q [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U5|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \U5|Q~9 .lut_mask = 16'hA0A0;
defparam \U5|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N9
dffeas \U5|Q[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\U5|Q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U5|Q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U5|Q[8] .is_wysiwyg = "true";
defparam \U5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign reg0[0] = \reg0[0]~output_o ;

assign reg0[1] = \reg0[1]~output_o ;

assign reg0[2] = \reg0[2]~output_o ;

assign reg0[3] = \reg0[3]~output_o ;

assign reg0[4] = \reg0[4]~output_o ;

assign reg0[5] = \reg0[5]~output_o ;

assign reg0[6] = \reg0[6]~output_o ;

assign reg0[7] = \reg0[7]~output_o ;

assign reg0[8] = \reg0[8]~output_o ;

assign reg0[9] = \reg0[9]~output_o ;

assign reg0[10] = \reg0[10]~output_o ;

assign reg0[11] = \reg0[11]~output_o ;

assign reg0[12] = \reg0[12]~output_o ;

assign reg0[13] = \reg0[13]~output_o ;

assign reg0[14] = \reg0[14]~output_o ;

assign reg0[15] = \reg0[15]~output_o ;

assign reg1[0] = \reg1[0]~output_o ;

assign reg1[1] = \reg1[1]~output_o ;

assign reg1[2] = \reg1[2]~output_o ;

assign reg1[3] = \reg1[3]~output_o ;

assign reg1[4] = \reg1[4]~output_o ;

assign reg1[5] = \reg1[5]~output_o ;

assign reg1[6] = \reg1[6]~output_o ;

assign reg1[7] = \reg1[7]~output_o ;

assign reg1[8] = \reg1[8]~output_o ;

assign reg1[9] = \reg1[9]~output_o ;

assign reg1[10] = \reg1[10]~output_o ;

assign reg1[11] = \reg1[11]~output_o ;

assign reg1[12] = \reg1[12]~output_o ;

assign reg1[13] = \reg1[13]~output_o ;

assign reg1[14] = \reg1[14]~output_o ;

assign reg1[15] = \reg1[15]~output_o ;

assign reg2[0] = \reg2[0]~output_o ;

assign reg2[1] = \reg2[1]~output_o ;

assign reg2[2] = \reg2[2]~output_o ;

assign reg2[3] = \reg2[3]~output_o ;

assign reg2[4] = \reg2[4]~output_o ;

assign reg2[5] = \reg2[5]~output_o ;

assign reg2[6] = \reg2[6]~output_o ;

assign reg2[7] = \reg2[7]~output_o ;

assign reg2[8] = \reg2[8]~output_o ;

assign reg2[9] = \reg2[9]~output_o ;

assign reg2[10] = \reg2[10]~output_o ;

assign reg2[11] = \reg2[11]~output_o ;

assign reg2[12] = \reg2[12]~output_o ;

assign reg2[13] = \reg2[13]~output_o ;

assign reg2[14] = \reg2[14]~output_o ;

assign reg2[15] = \reg2[15]~output_o ;

assign reg3[0] = \reg3[0]~output_o ;

assign reg3[1] = \reg3[1]~output_o ;

assign reg3[2] = \reg3[2]~output_o ;

assign reg3[3] = \reg3[3]~output_o ;

assign reg3[4] = \reg3[4]~output_o ;

assign reg3[5] = \reg3[5]~output_o ;

assign reg3[6] = \reg3[6]~output_o ;

assign reg3[7] = \reg3[7]~output_o ;

assign reg3[8] = \reg3[8]~output_o ;

assign reg3[9] = \reg3[9]~output_o ;

assign reg3[10] = \reg3[10]~output_o ;

assign reg3[11] = \reg3[11]~output_o ;

assign reg3[12] = \reg3[12]~output_o ;

assign reg3[13] = \reg3[13]~output_o ;

assign reg3[14] = \reg3[14]~output_o ;

assign reg3[15] = \reg3[15]~output_o ;

assign reg4[0] = \reg4[0]~output_o ;

assign reg4[1] = \reg4[1]~output_o ;

assign reg4[2] = \reg4[2]~output_o ;

assign reg4[3] = \reg4[3]~output_o ;

assign reg4[4] = \reg4[4]~output_o ;

assign reg4[5] = \reg4[5]~output_o ;

assign reg4[6] = \reg4[6]~output_o ;

assign reg4[7] = \reg4[7]~output_o ;

assign reg4[8] = \reg4[8]~output_o ;

assign reg4[9] = \reg4[9]~output_o ;

assign reg4[10] = \reg4[10]~output_o ;

assign reg4[11] = \reg4[11]~output_o ;

assign reg4[12] = \reg4[12]~output_o ;

assign reg4[13] = \reg4[13]~output_o ;

assign reg4[14] = \reg4[14]~output_o ;

assign reg4[15] = \reg4[15]~output_o ;

assign reg5[0] = \reg5[0]~output_o ;

assign reg5[1] = \reg5[1]~output_o ;

assign reg5[2] = \reg5[2]~output_o ;

assign reg5[3] = \reg5[3]~output_o ;

assign reg5[4] = \reg5[4]~output_o ;

assign reg5[5] = \reg5[5]~output_o ;

assign reg5[6] = \reg5[6]~output_o ;

assign reg5[7] = \reg5[7]~output_o ;

assign reg5[8] = \reg5[8]~output_o ;

assign reg5[9] = \reg5[9]~output_o ;

assign reg5[10] = \reg5[10]~output_o ;

assign reg5[11] = \reg5[11]~output_o ;

assign reg5[12] = \reg5[12]~output_o ;

assign reg5[13] = \reg5[13]~output_o ;

assign reg5[14] = \reg5[14]~output_o ;

assign reg5[15] = \reg5[15]~output_o ;

assign reg6[0] = \reg6[0]~output_o ;

assign reg6[1] = \reg6[1]~output_o ;

assign reg6[2] = \reg6[2]~output_o ;

assign reg6[3] = \reg6[3]~output_o ;

assign reg6[4] = \reg6[4]~output_o ;

assign reg6[5] = \reg6[5]~output_o ;

assign reg6[6] = \reg6[6]~output_o ;

assign reg6[7] = \reg6[7]~output_o ;

assign reg6[8] = \reg6[8]~output_o ;

assign reg6[9] = \reg6[9]~output_o ;

assign reg6[10] = \reg6[10]~output_o ;

assign reg6[11] = \reg6[11]~output_o ;

assign reg6[12] = \reg6[12]~output_o ;

assign reg6[13] = \reg6[13]~output_o ;

assign reg6[14] = \reg6[14]~output_o ;

assign reg6[15] = \reg6[15]~output_o ;

assign reg7[0] = \reg7[0]~output_o ;

assign reg7[1] = \reg7[1]~output_o ;

assign reg7[2] = \reg7[2]~output_o ;

assign reg7[3] = \reg7[3]~output_o ;

assign reg7[4] = \reg7[4]~output_o ;

assign reg7[5] = \reg7[5]~output_o ;

assign reg7[6] = \reg7[6]~output_o ;

assign reg7[7] = \reg7[7]~output_o ;

assign reg7[8] = \reg7[8]~output_o ;

assign reg7[9] = \reg7[9]~output_o ;

assign reg7[10] = \reg7[10]~output_o ;

assign reg7[11] = \reg7[11]~output_o ;

assign reg7[12] = \reg7[12]~output_o ;

assign reg7[13] = \reg7[13]~output_o ;

assign reg7[14] = \reg7[14]~output_o ;

assign reg7[15] = \reg7[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
