{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525461886110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525461886126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 14:24:45 2018 " "Processing started: Fri May 04 14:24:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525461886126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525461886126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TRISC_Pres -c TRISC_Pres " "Command: quartus_map --read_settings_files=on --write_settings_files=off TRISC_Pres -c TRISC_Pres" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525461886126 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525461886982 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do Lab4_4.v(3) " "Verilog HDL Declaration warning at Lab4_4.v(3): \"do\" is SystemVerilog-2005 keyword" {  } { { "../Lab4.4/Lab4_4.v" "" { Text "E:/CSE2440/Lab4.4/Lab4_4.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1525461887123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab4.4/lab4_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab4.4/lab4_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_4 " "Found entity 1: Lab4_4" {  } { { "../Lab4.4/Lab4_4.v" "" { Text "E:/CSE2440/Lab4.4/Lab4_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab2/lab2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab2/lab2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab2 " "Found entity 1: Lab2" {  } { { "../Lab2/Lab2.bdf" "" { Schematic "E:/CSE2440/Lab2/Lab2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/ripplecarryadder/ripplecarryadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/ripplecarryadder/ripplecarryadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RippleCarryAdder " "Found entity 1: RippleCarryAdder" {  } { { "../RippleCarryAdder/RippleCarryAdder.bdf" "" { Schematic "E:/CSE2440/RippleCarryAdder/RippleCarryAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/pc/pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/pc/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC/PC.bdf" "" { Schematic "E:/CSE2440/PC/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/fulladder/fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/fulladder/fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../FullAdder/FullAdder.bdf" "" { Schematic "E:/CSE2440/FullAdder/FullAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab5/xor4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab5/xor4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor4bit " "Found entity 1: xor4bit" {  } { { "../Lab5/xor4bit.v" "" { Text "E:/CSE2440/Lab5/xor4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab5/ovr.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab5/ovr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ovr " "Found entity 1: ovr" {  } { { "../Lab5/ovr.v" "" { Text "E:/CSE2440/Lab5/ovr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab5/lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab5/lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "../Lab5/Lab5.bdf" "" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab5/and4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab5/and4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and4bit " "Found entity 1: and4bit" {  } { { "../Lab5/and4bit.v" "" { Text "E:/CSE2440/Lab5/and4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab5/lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab5/lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../Lab5/Lab5.v" "" { Text "E:/CSE2440/Lab5/Lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partc/partc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partc/partc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartC " "Found entity 1: PartC" {  } { { "../PartC/PartC.bdf" "" { Schematic "E:/CSE2440/PartC/PartC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partccontroller/partccontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partccontroller/partccontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartCController " "Found entity 1: PartCController" {  } { { "../PartCController/PartCController.bdf" "" { Schematic "E:/CSE2440/PartCController/PartCController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partcstatemachine/partcstatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partcstatemachine/partcstatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 PartCStatemachine " "Found entity 1: PartCStatemachine" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/alu/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU/ALU.bdf" "" { Schematic "E:/CSE2440/ALU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/accumulator/accumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/accumulator/accumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Accumulator " "Found entity 1: Accumulator" {  } { { "../Accumulator/Accumulator.bdf" "" { Schematic "E:/CSE2440/Accumulator/Accumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/triscramcsp18/triscramcsp18.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/triscramcsp18/triscramcsp18.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMCsp18 " "Found entity 1: TRISCRAMCsp18" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "E:/CSE2440/TRISCRAMCsp18/TRISCRAMCsp18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/triscrambsp18/triscrambsp18.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/triscrambsp18/triscrambsp18.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMBsp18 " "Found entity 1: TRISCRAMBsp18" {  } { { "../TRISCRAMBsp18/TRISCRAMBsp18.v" "" { Text "E:/CSE2440/TRISCRAMBsp18/TRISCRAMBsp18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partb/partb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partb/partb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartB " "Found entity 1: PartB" {  } { { "../PartB/PartB.bdf" "" { Schematic "E:/CSE2440/PartB/PartB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partbstatemachine/partbcontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partbstatemachine/partbcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PartBController " "Found entity 1: PartBController" {  } { { "../PartBStatemachine/PartBController.bdf" "" { Schematic "E:/CSE2440/PartBStatemachine/PartBController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PartBStatemachine.v(12) " "Verilog HDL information at PartBStatemachine.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "../PartBStatemachine/PartBStatemachine.v" "" { Text "E:/CSE2440/PartBStatemachine/PartBStatemachine.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525461887762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/partbstatemachine/partbstatemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/partbstatemachine/partbstatemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 PartBStatemachine " "Found entity 1: PartBStatemachine" {  } { { "../PartBStatemachine/PartBStatemachine.v" "" { Text "E:/CSE2440/PartBStatemachine/PartBStatemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/mar/memaddrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/mar/memaddrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAddrReg " "Found entity 1: MemAddrReg" {  } { { "../MAR/MemAddrReg.v" "" { Text "E:/CSE2440/MAR/MemAddrReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab6/lab6.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab6/lab6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6 " "Found entity 1: Lab6" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/triscramasp18/triscramasp18.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/triscramasp18/triscramasp18.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRISCRAMAsp18 " "Found entity 1: TRISCRAMAsp18" {  } { { "../TRISCRAMAsp18/TRISCRAMAsp18.v" "" { Text "E:/CSE2440/TRISCRAMAsp18/TRISCRAMAsp18.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/programcounter/programcounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/programcounter/programcounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887887 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lab9_2.v(9) " "Verilog HDL information at Lab9_2.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1525461887918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab9_2/lab9_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab9_2/lab9_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_2 " "Found entity 1: Lab9_2" {  } { { "../Lab9_2/Lab9_2.v" "" { Text "E:/CSE2440/Lab9_2/Lab9_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab9_1/lab9_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab9_1/lab9_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9_1 " "Found entity 1: Lab9_1" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab9/lab9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab9/lab9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab9 " "Found entity 1: Lab9" {  } { { "../Lab9/Lab9.bdf" "" { Schematic "E:/CSE2440/Lab9/Lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461887996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461887996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/lab4.2/lab4_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/lab4.2/lab4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_2 " "Found entity 1: Lab4_2" {  } { { "../Lab4.2/Lab4_2.v" "" { Text "E:/CSE2440/Lab4.2/Lab4_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461888027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461888027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cse2440/parta/fp_parta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /cse2440/parta/fp_parta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FP_PartA " "Found entity 1: FP_PartA" {  } { { "../PartA/FP_PartA.bdf" "" { Schematic "E:/CSE2440/PartA/FP_PartA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461888059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461888059 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Lab4.2/TRISC_Pres.bdf " "Can't analyze file -- file ../Lab4.2/TRISC_Pres.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1525461888090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc_pres.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trisc_pres.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TRISC_Pres " "Found entity 1: TRISC_Pres" {  } { { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461888137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461888137 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRISC_Pres " "Elaborating entity \"TRISC_Pres\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525461888449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PartC PartC:inst " "Elaborating entity \"PartC\" for hierarchy \"PartC:inst\"" {  } { { "TRISC_Pres.bdf" "inst" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 304 440 640 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461888480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PartCController PartC:inst\|PartCController:inst " "Elaborating entity \"PartCController\" for hierarchy \"PartC:inst\|PartCController:inst\"" {  } { { "../PartC/PartC.bdf" "inst" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { 24 1056 1152 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461888495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PartCStatemachine PartC:inst\|PartCController:inst\|PartCStatemachine:inst " "Elaborating entity \"PartCStatemachine\" for hierarchy \"PartC:inst\|PartCController:inst\|PartCStatemachine:inst\"" {  } { { "../PartCController/PartCController.bdf" "inst" { Schematic "E:/CSE2440/PartCController/PartCController.bdf" { { 280 568 752 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461888823 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "PartCStatemachine.v(19) " "Verilog HDL Case Statement warning at PartCStatemachine.v(19): incomplete case statement has no default case item" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525461888823 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PartCStatemachine.v(19) " "Verilog HDL Case Statement information at PartCStatemachine.v(19): all case item expressions in this case statement are onehot" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1525461888823 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate PartCStatemachine.v(12) " "Verilog HDL Always Construct warning at PartCStatemachine.v(12): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S16 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S16\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S15 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S15\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S14 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S14\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S13 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S13\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S12 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S12\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S11 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S11\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S10 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S10\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S9 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S9\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S8 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S8\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S7 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S7\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S6 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S6\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S5 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S5\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S4 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S4\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S3 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S3\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S2 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S2\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S1 PartCStatemachine.v(12) " "Inferred latch for \"nextstate.S1\" at PartCStatemachine.v(12)" {  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888839 "|TRISC_Pres|PartC:inst|PartCController:inst|PartCStatemachine:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab9_1 PartC:inst\|PartCController:inst\|Lab9_1:inst2 " "Elaborating entity \"Lab9_1\" for hierarchy \"PartC:inst\|PartCController:inst\|Lab9_1:inst2\"" {  } { { "../PartCController/PartCController.bdf" "inst2" { Schematic "E:/CSE2440/PartCController/PartCController.bdf" { { 224 304 488 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461888932 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab9_1.v(5) " "Verilog HDL Case Statement warning at Lab9_1.v(5): incomplete case statement has no default case item" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525461888932 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op Lab9_1.v(4) " "Verilog HDL Always Construct warning at Lab9_1.v(4): inferring latch(es) for variable \"op\", which holds its previous value in one or more paths through the always construct" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525461888932 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[0\] Lab9_1.v(4) " "Inferred latch for \"op\[0\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888932 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[1\] Lab9_1.v(4) " "Inferred latch for \"op\[1\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888932 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[2\] Lab9_1.v(4) " "Inferred latch for \"op\[2\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888932 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[3\] Lab9_1.v(4) " "Inferred latch for \"op\[3\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888932 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[4\] Lab9_1.v(4) " "Inferred latch for \"op\[4\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888932 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[5\] Lab9_1.v(4) " "Inferred latch for \"op\[5\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888932 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[6\] Lab9_1.v(4) " "Inferred latch for \"op\[6\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888932 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[7\] Lab9_1.v(4) " "Inferred latch for \"op\[7\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888948 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[8\] Lab9_1.v(4) " "Inferred latch for \"op\[8\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888948 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[9\] Lab9_1.v(4) " "Inferred latch for \"op\[9\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888948 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op\[10\] Lab9_1.v(4) " "Inferred latch for \"op\[10\]\" at Lab9_1.v(4)" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525461888948 "|TRISC_Pres|PartC:inst|PartCController:inst|Lab9_1:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab6 PartC:inst\|Lab6:inst6 " "Elaborating entity \"Lab6\" for hierarchy \"PartC:inst\|Lab6:inst6\"" {  } { { "../PartC/PartC.bdf" "inst6" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -160 1056 1136 0 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461888948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRISCRAMCsp18 PartC:inst\|TRISCRAMCsp18:inst1 " "Elaborating entity \"TRISCRAMCsp18\" for hierarchy \"PartC:inst\|TRISCRAMCsp18:inst1\"" {  } { { "../PartC/PartC.bdf" "inst1" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -56 -80 136 72 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461888979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "altsyncram_component" { Text "E:/CSE2440/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\"" {  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "E:/CSE2440/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TRISCRAMCsp18.hex " "Parameter \"init_file\" = \"TRISCRAMCsp18.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889088 ""}  } { { "../TRISCRAMCsp18/TRISCRAMCsp18.v" "" { Text "E:/CSE2440/TRISCRAMCsp18/TRISCRAMCsp18.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1525461889088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spc1 " "Found entity 1: altsyncram_spc1" {  } { { "db/altsyncram_spc1.tdf" "" { Text "E:/CSE2440/TRISC_Pres/db/altsyncram_spc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525461889213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525461889213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spc1 PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated " "Elaborating entity \"altsyncram_spc1\" for hierarchy \"PartC:inst\|TRISCRAMCsp18:inst1\|altsyncram:altsyncram_component\|altsyncram_spc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemAddrReg PartC:inst\|MemAddrReg:inst4 " "Elaborating entity \"MemAddrReg\" for hierarchy \"PartC:inst\|MemAddrReg:inst4\"" {  } { { "../PartC/PartC.bdf" "inst4" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -24 -312 -152 88 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889260 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 MemAddrReg.v(8) " "Verilog HDL Always Construct warning at MemAddrReg.v(8): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MAR/MemAddrReg.v" "" { Text "E:/CSE2440/MAR/MemAddrReg.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1525461889260 "|TRISC_Pres|PartC:inst|MemAddrReg:inst4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 MemAddrReg.v(8) " "Verilog HDL Always Construct warning at MemAddrReg.v(8): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../MAR/MemAddrReg.v" "" { Text "E:/CSE2440/MAR/MemAddrReg.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1525461889260 "|TRISC_Pres|PartC:inst|MemAddrReg:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PartC:inst\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"PartC:inst\|PC:inst2\"" {  } { { "../PartC/PartC.bdf" "inst2" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -72 192 352 56 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter PartC:inst\|PC:inst2\|ProgramCounter:inst3 " "Elaborating entity \"ProgramCounter\" for hierarchy \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\"" {  } { { "../PC/PC.bdf" "inst3" { Schematic "E:/CSE2440/PC/PC.bdf" { { 192 160 312 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst " "Elaborating entity \"74193\" for hierarchy \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "inst" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 232 672 792 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst " "Elaborated megafunction instantiation \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 232 672 792 392 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525461889353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|7404:inst5 " "Elaborating entity \"7404\" for hierarchy \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|7404:inst5\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "inst5" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 376 600 648 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|7404:inst5 " "Elaborated megafunction instantiation \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|7404:inst5\"" {  } { { "../ProgramCounter/ProgramCounter.bdf" "" { Schematic "E:/CSE2440/ProgramCounter/ProgramCounter.bdf" { { 376 600 648 408 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525461889400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Accumulator PartC:inst\|Accumulator:inst3 " "Elaborating entity \"Accumulator\" for hierarchy \"PartC:inst\|Accumulator:inst3\"" {  } { { "../PartC/PartC.bdf" "inst3" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -120 432 608 40 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU PartC:inst\|ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"PartC:inst\|ALU:inst5\"" {  } { { "../PartC/PartC.bdf" "inst5" { Schematic "E:/CSE2440/PartC/PartC.bdf" { { -120 704 864 8 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889509 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND insta " "Primitive \"GND\" of instance \"insta\" not used" {  } { { "../ALU/ALU.bdf" "" { Schematic "E:/CSE2440/ALU/ALU.bdf" { { 32 560 592 64 "insta" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1525461889509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab5 PartC:inst\|ALU:inst5\|Lab5:inst " "Elaborating entity \"Lab5\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\"" {  } { { "../ALU/ALU.bdf" "inst" { Schematic "E:/CSE2440/ALU/ALU.bdf" { { 48 432 528 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and4bit PartC:inst\|ALU:inst5\|Lab5:inst\|and4bit:inst6 " "Elaborating entity \"and4bit\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|and4bit:inst6\"" {  } { { "../Lab5/Lab5.bdf" "inst6" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { 8 384 504 184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux PartC:inst\|ALU:inst5\|Lab5:inst\|demux:inst4 " "Elaborating entity \"demux\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|demux:inst4\"" {  } { { "../Lab5/Lab5.bdf" "inst4" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { 432 216 392 560 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab2 PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5 " "Elaborating entity \"Lab2\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5\"" {  } { { "../Lab5/Lab5.bdf" "inst5" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { 184 384 504 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RippleCarryAdder PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5\|RippleCarryAdder:inst " "Elaborating entity \"RippleCarryAdder\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5\|RippleCarryAdder:inst\"" {  } { { "../Lab2/Lab2.bdf" "inst" { Schematic "E:/CSE2440/Lab2/Lab2.bdf" { { 128 456 552 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5\|RippleCarryAdder:inst\|FullAdder:inst " "Elaborating entity \"FullAdder\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|Lab2:inst5\|RippleCarryAdder:inst\|FullAdder:inst\"" {  } { { "../RippleCarryAdder/RippleCarryAdder.bdf" "inst" { Schematic "E:/CSE2440/RippleCarryAdder/RippleCarryAdder.bdf" { { 224 336 432 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor4bit PartC:inst\|ALU:inst5\|Lab5:inst\|xor4bit:inst7 " "Elaborating entity \"xor4bit\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|xor4bit:inst7\"" {  } { { "../Lab5/Lab5.bdf" "inst7" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { -168 384 504 8 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovr PartC:inst\|ALU:inst5\|Lab5:inst\|ovr:inst1 " "Elaborating entity \"ovr\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|ovr:inst1\"" {  } { { "../Lab5/Lab5.bdf" "inst1" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { 608 448 560 720 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_4 PartC:inst\|ALU:inst5\|Lab5:inst\|Lab4_4:instdecoder " "Elaborating entity \"Lab4_4\" for hierarchy \"PartC:inst\|ALU:inst5\|Lab5:inst\|Lab4_4:instdecoder\"" {  } { { "../Lab5/Lab5.bdf" "instdecoder" { Schematic "E:/CSE2440/Lab5/Lab5.bdf" { { 472 792 912 744 "instdecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_2 Lab4_2:inst5 " "Elaborating entity \"Lab4_2\" for hierarchy \"Lab4_2:inst5\"" {  } { { "TRISC_Pres.bdf" "inst5" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 48 872 952 216 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525461889759 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S5_333 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S5_333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S6_326 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S6_326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S10_292 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S10_292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S7_319 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S7_319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S13_268 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S13_268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S12_275 " "Latch PartC:inst\|PartCController:inst\|PartCStatemachine:inst\|nextstate.S12_275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\]" {  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../PartCStatemachine/PartCStatemachine.v" "" { Text "E:/CSE2440/PartCStatemachine/PartCStatemachine.v" 12 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[1\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[1\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[1\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[2\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[3\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[4\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[5\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[6\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[1\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[1\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[7\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[8\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890945 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[9\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890960 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[10\] " "Latch PartC:inst\|PartCController:inst\|Lab9_1:inst2\|op\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PartC:inst\|Lab6:inst6\|nxt\[0\] " "Ports D and ENA on the latch are fed by the same signal PartC:inst\|Lab6:inst6\|nxt\[0\]" {  } { { "../Lab6/Lab6.v" "" { Text "E:/CSE2440/Lab6/Lab6.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525461890960 ""}  } { { "../Lab9_1/Lab9_1.v" "" { Text "E:/CSE2440/Lab9_1/Lab9_1.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525461890960 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26 PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26~_emulated PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26~1 " "Register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26\" is converted into an equivalent circuit using register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26~_emulated\" and latch \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461890960 "|TRISC_Pres|PartC:inst|Accumulator:inst3|ProgramCounter:inst|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25 PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25~_emulated PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25~1 " "Register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25\" is converted into an equivalent circuit using register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25~_emulated\" and latch \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461890960 "|TRISC_Pres|PartC:inst|Accumulator:inst3|ProgramCounter:inst|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24 PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24~_emulated PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24~1 " "Register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24\" is converted into an equivalent circuit using register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24~_emulated\" and latch \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461890960 "|TRISC_Pres|PartC:inst|Accumulator:inst3|ProgramCounter:inst|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23 PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23~_emulated PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23~1 " "Register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23\" is converted into an equivalent circuit using register \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23~_emulated\" and latch \"PartC:inst\|Accumulator:inst3\|ProgramCounter:inst\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461890960 "|TRISC_Pres|PartC:inst|Accumulator:inst3|ProgramCounter:inst|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26~_emulated PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26~1 " "Register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26\" is converted into an equivalent circuit using register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26~_emulated\" and latch \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461890960 "|TRISC_Pres|PartC:inst|PC:inst2|ProgramCounter:inst3|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25~_emulated PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25~1 " "Register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25\" is converted into an equivalent circuit using register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25~_emulated\" and latch \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461890960 "|TRISC_Pres|PartC:inst|PC:inst2|ProgramCounter:inst3|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24~_emulated PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24~1 " "Register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24\" is converted into an equivalent circuit using register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24~_emulated\" and latch \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461890960 "|TRISC_Pres|PartC:inst|PC:inst2|ProgramCounter:inst3|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23 PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23~_emulated PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23~1 " "Register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23\" is converted into an equivalent circuit using register \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23~_emulated\" and latch \"PartC:inst\|PC:inst2\|ProgramCounter:inst3\|74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1525461890960 "|TRISC_Pres|PartC:inst|PC:inst2|ProgramCounter:inst3|74193:inst|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1525461890960 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C\[15\] GND " "Pin \"C\[15\]\" is stuck at GND" {  } { { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 376 768 944 392 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525461891007 "|TRISC_Pres|C[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[13\] GND " "Pin \"C\[13\]\" is stuck at GND" {  } { { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 376 768 944 392 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525461891007 "|TRISC_Pres|C[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[12\] GND " "Pin \"C\[12\]\" is stuck at GND" {  } { { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 376 768 944 392 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525461891007 "|TRISC_Pres|C[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[6\] GND " "Pin \"C\[6\]\" is stuck at GND" {  } { { "TRISC_Pres.bdf" "" { Schematic "E:/CSE2440/TRISC_Pres/TRISC_Pres.bdf" { { 376 768 944 392 "C\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525461891007 "|TRISC_Pres|C[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525461891007 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1525461891132 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CSE2440/TRISC_Pres/output_files/TRISC_Pres.map.smsg " "Generated suppressed messages file E:/CSE2440/TRISC_Pres/output_files/TRISC_Pres.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1525461891459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525461892567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525461892567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "243 " "Implemented 243 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525461892973 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525461892973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525461892973 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1525461892973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525461892973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525461893238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 14:24:53 2018 " "Processing ended: Fri May 04 14:24:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525461893238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525461893238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525461893238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525461893238 ""}
