
+incdir+${OPENSSD_HOME}/source/work/rtl/axi_infrastructure_v1_1/cf21a66f/hdl/verilog

${OPENSSD_HOME}/source/work/rtl/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v
${OPENSSD_HOME}/source/work/rtl/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v
${OPENSSD_HOME}/source/work/rtl/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v
