Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Mon Apr 07 18:02:13 2014
| Host         : CSE-4225-16 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.11 2013-11-22
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 26 register/latch pins with no clock driven by: Bufferapb_map/apbo_reg[prdata][28]_i_1/O and possible clock pin by: apb0/r_reg[haddr][2]/Q apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 3 register/latch pins with no clock driven by: Bufferapb_map/apbo_reg[prdata][2]_i_2/O and possible clock pin by: apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[0][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[100][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[101][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[102][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[103][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[104][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[105][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[106][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[107][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[108][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[109][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[10][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[110][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[111][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[112][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[113][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[114][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[115][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[116][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[117][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[118][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[119][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[11][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[120][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[121][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[122][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[123][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[124][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[125][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[126][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[127][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[12][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[13][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[14][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[15][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[16][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[17][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[18][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[19][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[1][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[20][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[21][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[22][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[23][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[24][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[25][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[26][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[27][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[28][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[29][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[2][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[30][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[31][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[32][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[33][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[34][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[35][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[36][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[37][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[38][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[39][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[3][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[40][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[41][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[42][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[43][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[44][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[45][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[46][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[47][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[48][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[49][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[4][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[50][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[51][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[52][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[53][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[54][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[55][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[56][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[57][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[58][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[59][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[5][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[60][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[61][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[62][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[63][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[64][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[65][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[66][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[67][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[68][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[69][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[6][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[70][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[71][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[72][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[73][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[74][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[75][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[76][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[77][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[78][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[79][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[7][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[80][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[81][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[82][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[83][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[84][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[85][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[86][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[87][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[88][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[89][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[8][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[90][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[91][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[92][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[93][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[94][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[95][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[96][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[97][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[98][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[99][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY rst0/async.rstoutl_reg/Q 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/circ_buffer_reg[9][13]_i_1/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/head_reg[0]/Q Bufferapb_map/circular_buffer_comp/head_reg[1]/Q Bufferapb_map/circular_buffer_comp/head_reg[2]/Q Bufferapb_map/circular_buffer_comp/head_reg[3]/Q Bufferapb_map/circular_buffer_comp/head_reg[4]/Q Bufferapb_map/circular_buffer_comp/head_reg[5]/Q Bufferapb_map/circular_buffer_comp/head_reg[6]/Q Bufferapb_map/circular_buffer_comp/head_reg[7]/Q Bufferapb_map/circular_buffer_comp/head_reg[8]/Q Bufferapb_map/circular_buffer_comp/head_reg[9]/Q Bufferapb_map/circular_buffer_comp/head_reg[10]/Q Bufferapb_map/circular_buffer_comp/head_reg[11]/Q Bufferapb_map/circular_buffer_comp/head_reg[12]/Q Bufferapb_map/circular_buffer_comp/head_reg[13]/Q Bufferapb_map/circular_buffer_comp/head_reg[14]/Q Bufferapb_map/circular_buffer_comp/head_reg[15]/Q Bufferapb_map/circular_buffer_comp/head_reg[16]/Q Bufferapb_map/circular_buffer_comp/head_reg[17]/Q Bufferapb_map/circular_buffer_comp/head_reg[18]/Q Bufferapb_map/circular_buffer_comp/head_reg[19]/Q Bufferapb_map/circular_buffer_comp/head_reg[20]/Q Bufferapb_map/circular_buffer_comp/head_reg[21]/Q Bufferapb_map/circular_buffer_comp/head_reg[22]/Q Bufferapb_map/circular_buffer_comp/head_reg[23]/Q Bufferapb_map/circular_buffer_comp/head_reg[24]/Q Bufferapb_map/circular_buffer_comp/head_reg[25]/Q Bufferapb_map/circular_buffer_comp/head_reg[26]/Q Bufferapb_map/circular_buffer_comp/head_reg[27]/Q Bufferapb_map/circular_buffer_comp/head_reg[28]/Q Bufferapb_map/circular_buffer_comp/head_reg[29]/Q Bufferapb_map/circular_buffer_comp/head_reg[30]/Q Bufferapb_map/circular_buffer_comp/head_reg[31]/Q XADC_component/XADC_component/U0/DRDY 
 There are 14 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/output_sample_reg[28]_i_2/O and possible clock pin by: Bufferapb_map/circular_buffer_comp/tail_reg[0]/Q Bufferapb_map/circular_buffer_comp/tail_reg[1]/Q Bufferapb_map/circular_buffer_comp/tail_reg[2]/Q Bufferapb_map/circular_buffer_comp/tail_reg[3]/Q Bufferapb_map/circular_buffer_comp/tail_reg[4]/Q Bufferapb_map/circular_buffer_comp/tail_reg[5]/Q Bufferapb_map/circular_buffer_comp/tail_reg[6]/Q Bufferapb_map/circular_buffer_comp/tail_reg[7]/Q Bufferapb_map/process_signals_reg[output_select]/Q 
 There are 8 register/latch pins with no clock driven by: Bufferapb_map/circular_buffer_comp/tail_reg[7]_i_2/O and possible clock pin by: Bufferapb_map/process_signals_reg[output_select]/Q 
 There are 16 register/latch pins with no clock driven by: Bufferapb_map/process_signals_reg[output_select]/Q and possible clock pin by: Bufferapb_map/process_signals_reg[output_select]/Q 
 There is 1 register/latch pin with no clock driven by: PWMapb_map/PWM_module/PWM_sample_reg[0]_LDC_i_1/O and possible clock pin by: PWMapb_map/apb_reg_reg[9]/Q sw[0] 
 There is 1 register/latch pin with no clock driven by: PWMapb_map/PWM_module/PWM_sample_reg[1]_LDC_i_1/O and possible clock pin by: PWMapb_map/apb_reg_reg[10]/Q sw[0] 
 There is 1 register/latch pin with no clock driven by: PWMapb_map/PWM_module/PWM_sample_reg[2]_LDC_i_1/O and possible clock pin by: PWMapb_map/apb_reg_reg[11]/Q sw[0] 
 There is 1 register/latch pin with no clock driven by: PWMapb_map/PWM_module/PWM_sample_reg[3]_LDC_i_1/O and possible clock pin by: PWMapb_map/apb_reg_reg[12]/Q sw[0] 
 There is 1 register/latch pin with no clock driven by: PWMapb_map/PWM_module/PWM_sample_reg[4]_LDC_i_1/O and possible clock pin by: PWMapb_map/apb_reg_reg[13]/Q sw[0] 
 There is 1 register/latch pin with no clock driven by: PWMapb_map/PWM_module/PWM_sample_reg[5]_LDC_i_1/O and possible clock pin by: PWMapb_map/apb_reg_reg[14]/Q sw[0] 
 There is 1 register/latch pin with no clock driven by: PWMapb_map/PWM_module/PWM_sample_reg[6]_LDC_i_1/O and possible clock pin by: PWMapb_map/apb_reg_reg[15]/Q sw[0] 
 There are 117 register/latch pins with no clock driven by: ahbjtaggen0.ahbjtag0/gtckbuf.tckbuf/xil.xil0/buf2.buf/O and possible clock pin by: ahbjtaggen0.ahbjtag0/tap0/ac7v.u0/u0/TCK 
 There are 7 register/latch pins with no clock driven by: apb0/apb_reg_in_reg[15]_i_1/O and possible clock pin by: apb0/r_reg[haddr][2]/Q apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There are 8 register/latch pins with no clock driven by: apb0/apb_signals_reg[output_select]_i_1/O and possible clock pin by: apb0/r_reg[haddr][2]/Q apb0/r_reg[haddr][3]/Q apb0/r_reg[haddr][4]/Q apb0/r_reg[haddr][8]/Q apb0/r_reg[haddr][9]/Q apb0/r_reg[haddr][10]/Q apb0/r_reg[haddr][11]/Q apb0/r_reg[haddr][12]/Q apb0/r_reg[haddr][13]/Q apb0/r_reg[haddr][14]/Q apb0/r_reg[haddr][15]/Q apb0/r_reg[haddr][16]/Q apb0/r_reg[haddr][17]/Q apb0/r_reg[haddr][18]/Q apb0/r_reg[haddr][19]/Q apb0/r_reg[hwrite]/Q apb0/r_reg[penable]/Q apb0/r_reg[psel]/Q 
 There is 1 register/latch pin with no clock driven by: r_reg[slv][hsel]_i_1/O and possible clock pin by: rst0/async.rstoutl_reg/Q 
 There are 34 register/latch pins with no clock driven by: xlnx_opt_BUFG/O and possible clock pin by: XADC_component/XADC_component/U0/DRDY 
 There are 2 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 2146 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 37 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 66 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 40 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.206        0.000                      0                 9819        0.111        0.000                      0                 9819        3.000        0.000                       0                  4695  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
sys_clk_pin   {0.000 5.000}        10.000          100.000         
  CLKFBOUT    {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1  {0.000 5.000}        10.000          100.000         
  CLKOUT0     {0.000 10.000}       20.000          50.000          
  CLKOUT0_1   {0.000 10.000}       20.000          50.000          
  CLKOUT1     {5.000 15.000}       20.000          50.000          
  CLKOUT1_1   {5.000 15.000}       20.000          50.000          
  CLKOUT2     {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.588        0.000                      0                   35        0.273        0.000                      0                   35        3.000        0.000                       0                    28  
  CLKFBOUT                                                                                                                                                      8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                    8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                      18.408        0.000                       0                     2  
  CLKOUT0_1         7.259        0.000                      0                 8926        0.111        0.000                      0                 8926        8.870        0.000                       0                  4321  
  CLKOUT1          13.531        0.000                      0                  697        0.149        0.000                      0                  697        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                    18.751        0.000                       0                     1  
  CLKOUT2                                                                                                                                                       3.751        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT1       CLKOUT0_1           6.879        0.000                      0                  191        4.062        0.000                      0                  191  
CLKOUT0_1     CLKOUT1             0.206        0.000                      0                  103       14.544        0.000                      0                  103  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0_1          CLKOUT0_1               15.054        0.000                      0                   40        0.569        0.000                      0                   40  
**async_default**  CLKOUT0_1          CLKOUT1                  1.240        0.000                      0                    6       15.384        0.000                      0                    6  
**async_default**  CLKOUT0_1          sys_clk_pin              1.523        0.000                      0                   17        3.012        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 XADC_component/XADC_component/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_component/AD_data_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.852ns (38.770%)  route 1.346ns (61.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 14.085 - 10.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.349     4.345    XADC_component/XADC_component/dclk_in
    XADC_X0Y0                                                         r  XADC_component/XADC_component/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DRDY)
                                                      0.852     5.197 r  XADC_component/XADC_component/U0/DRDY
                         net (fo=18, routed)          1.346     6.542    XADC_component/drdy
    SLICE_X38Y121        FDCE                                         r  XADC_component/AD_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  IBUF/O
                         net (fo=1, routed)           1.420    12.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.844 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.241    14.085    XADC_component/clk_BUFG
    SLICE_X38Y121                                                     r  XADC_component/AD_data_reg[12]/C
                         clock pessimism              0.217    14.302    
                         clock uncertainty           -0.035    14.267    
    SLICE_X38Y121        FDCE (Setup_fdce_C_CE)      -0.136    14.131    XADC_component/AD_data_reg[12]
  -------------------------------------------------------------------
                         required time                         14.131    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                  7.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 XADC_component/DADDR_signal_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            XADC_component/DADDR_signal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.144%)  route 0.178ns (48.856%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.554     1.387    XADC_component/clk_BUFG
    SLICE_X28Y126                                                     r  XADC_component/DADDR_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.141     1.528 r  XADC_component/DADDR_signal_reg[4]/Q
                         net (fo=4, routed)           0.178     1.706    XADC_component/DADDR_signal[4]
    SLICE_X28Y126        LUT3 (Prop_lut3_I2_O)        0.045     1.751 r  XADC_component/DADDR_signal[4]_i_1/O
                         net (fo=1, routed)           0.000     1.751    XADC_component/n_0_DADDR_signal[4]_i_1
    SLICE_X28Y126        FDCE                                         r  XADC_component/DADDR_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.821     1.890    XADC_component/clk_BUFG
    SLICE_X28Y126                                                     r  XADC_component/DADDR_signal_reg[4]/C
                         clock pessimism             -0.502     1.387    
    SLICE_X28Y126        FDCE (Hold_fdce_C_D)         0.091     1.478    XADC_component/DADDR_signal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     XADC/DCLK         n/a            4.000     10.000  6.000   XADC_X0Y0       XADC_component/XADC_component/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592     20.000  18.408   BUFGCTRL_X0Y1   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.259ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        11.868ns  (logic 1.389ns (11.704%)  route 10.479ns (88.296%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 27.453 - 20.000 ) 
    Source Clock Delay      (SCD):    7.798ns
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.571     4.567    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        1.362     7.798    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X38Y73                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.433     8.231 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]/Q
                         net (fo=96, routed)          2.001    10.233    leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][ctrl][annul]__0
    SLICE_X2Y57          LUT2 (Prop_lut2_I0_O)        0.105    10.338 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[w][result][1]_i_4/O
                         net (fo=36, routed)          1.715    12.052    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[w][result][1]_i_4
    SLICE_X38Y61         LUT6 (Prop_lut6_I1_O)        0.105    12.157 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[wb][data2][0]_i_4/O
                         net (fo=44, routed)          1.731    13.888    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[wb][data2][0]_i_4
    SLICE_X3Y58          LUT6 (Prop_lut6_I2_O)        0.105    13.993 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[wb][data2][12]_i_4/O
                         net (fo=2, routed)           0.441    14.434    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[wb][data2][12]_i_4
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.105    14.539 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[wb][data2][12]_i_2/O
                         net (fo=4, routed)           1.809    16.348    leon3gen.cpu[0].u0/leon3x0/p0/iu/dci[edata][12]
    SLICE_X34Y79         LUT3 (Prop_lut3_I2_O)        0.126    16.474 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/a10.x[0].r_i_96/O
                         net (fo=2, routed)           0.648    17.122    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_a10.x[0].r_i_96
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.283    17.405 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/a10.x[1].r_i_19/O
                         net (fo=2, routed)           1.667    19.073    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_a10.x[1].r_i_19
    SLICE_X72Y82         LUT3 (Prop_lut3_I2_O)        0.127    19.200 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/a10.x[1].r_i_4__0/O
                         net (fo=1, routed)           0.466    19.666    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/I13[28]
    RAMB18_X2Y32         RAMB18E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  IBUF/O
                         net (fo=1, routed)           1.420    22.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.460    24.304    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        1.368    27.453    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/I1
    RAMB18_X2Y32                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r/CLKARDCLK
                         clock pessimism              0.358    27.811    
                         clock uncertainty           -0.082    27.729    
    RAMB18_X2Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[10])
                                                     -0.804    26.925    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dd0[0].ddata0/xc2v.x0/a10.x[1].r
  -------------------------------------------------------------------
                         required time                         26.925    
                         arrival time                         -19.666    
  -------------------------------------------------------------------
                         slack                                  7.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[tfwpnt][6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.127%)  route 0.169ns (56.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.646ns
    Source Clock Delay      (SCD):    2.767ns
    Clock Pessimism Removal (CPR):    0.823ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.463    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        0.566     2.767    eth0.e1/m100.u0/ethc0/I1
    SLICE_X63Y95                                                      r  eth0.e1/m100.u0/ethc0/r_reg[tfwpnt][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDRE (Prop_fdre_C_Q)         0.128     2.895 r  eth0.e1/m100.u0/ethc0/r_reg[tfwpnt][6]/Q
                         net (fo=2, routed)           0.169     3.064    eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0/a6.x0/O118[6]
    RAMB36_X1Y19         RAMB36E1                                     r  eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0/a6.x0/a9.x[0].r0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.903     1.972    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        0.876     3.646    eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0/a6.x0/I1
    RAMB36_X1Y19                                                      r  eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism             -0.823     2.823    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.130     2.953    eth0.e1/m100.u0/nft.tx_fifo0/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170     20.000  17.830   RAMB36_X2Y18    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130     10.000  8.870    SLICE_X66Y98    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130     10.000  8.870    SLICE_X66Y98    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       13.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.531ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[def_state][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        6.206ns  (logic 1.321ns (21.285%)  route 4.885ns (78.715%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.928ns = ( 31.928 - 25.000 ) 
    Source Clock Delay      (SCD):    7.366ns = ( 12.366 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 r  IBUF/O
                         net (fo=1, routed)           1.502     7.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.427     9.422    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.499 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.439    10.938    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    11.019 r  bufgclk45/O
                         net (fo=343, routed)         1.347    12.366    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X56Y116                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y116        FDRE (Prop_fdre_C_Q)         0.433    12.799 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][11]/Q
                         net (fo=8, routed)           0.593    13.392    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r_reg[main_state][11]
    SLICE_X56Y117        LUT2 (Prop_lut2_I0_O)        0.105    13.497 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_18/O
                         net (fo=3, routed)           0.951    14.448    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][14]_i_18
    SLICE_X56Y114        LUT6 (Prop_lut6_I0_O)        0.105    14.553 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][14]_i_8/O
                         net (fo=38, routed)          1.224    15.778    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][14]_i_8
    SLICE_X58Y116        LUT4 (Prop_lut4_I0_O)        0.125    15.903 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[start][1]_i_2/O
                         net (fo=11, routed)          1.047    16.949    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[start][1]_i_2
    SLICE_X63Y115        LUT4 (Prop_lut4_I0_O)        0.278    17.227 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[def_state][5]_i_5/O
                         net (fo=1, routed)           0.653    17.880    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[def_state][5]_i_5
    SLICE_X63Y116        LUT6 (Prop_lut6_I1_O)        0.275    18.155 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[def_state][5]_i_2/O
                         net (fo=6, routed)           0.417    18.573    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[def_state][5]_i_2
    SLICE_X62Y117        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[def_state][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    26.347 r  IBUF/O
                         net (fo=1, routed)           1.420    27.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    27.844 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.321    29.165    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    29.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    30.608    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    30.685 r  bufgclk45/O
                         net (fo=343, routed)         1.243    31.928    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X62Y117                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[def_state][1]/C
                         clock pessimism              0.400    32.328    
                         clock uncertainty           -0.089    32.240    
    SLICE_X62Y117        FDRE (Setup_fdre_C_CE)      -0.136    32.104    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[def_state][1]
  -------------------------------------------------------------------
                         required time                         32.104    
                         arrival time                         -18.573    
  -------------------------------------------------------------------
                         slack                                 13.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][29]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][27]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.133%)  route 0.068ns (26.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns = ( 8.359 - 5.000 ) 
    Source Clock Delay      (SCD):    2.533ns = ( 7.533 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.813ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=1, routed)           0.558     5.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.563     6.396    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.551     7.533    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X69Y124                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDRE (Prop_fdre_C_Q)         0.141     7.674 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][29]/Q
                         net (fo=10, routed)          0.068     7.742    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/p_0_in15_in
    SLICE_X68Y124        LUT5 (Prop_lut5_I2_O)        0.045     7.787 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[crc][27]_i_1__0/O
                         net (fo=1, routed)           0.000     7.787    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rin[crc][27]
    SLICE_X68Y124        FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=1, routed)           0.603     6.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.833     6.902    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.820     8.359    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X68Y124                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][27]/C
                         clock pessimism             -0.813     7.546    
    SLICE_X68Y124        FDRE (Hold_fdre_C_D)         0.092     7.638    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][27]
  -------------------------------------------------------------------
                         required time                         -7.638    
                         arrival time                           7.787    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592     20.000  18.408   BUFGCTRL_X0Y3   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X69Y113   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r_reg[rx_state][2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X70Y121   eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[crc][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249     5.000   3.751    PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X0Y0  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][18]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.398ns  (logic 1.847ns (24.966%)  route 5.551ns (75.034%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.459ns = ( 27.459 - 20.000 ) 
    Source Clock Delay      (SCD):    7.382ns = ( 12.382 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     6.413 r  IBUF/O
                         net (fo=1, routed)           1.502     7.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     7.996 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.427     9.422    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.499 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.439    10.938    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    11.019 r  bufgclk45/O
                         net (fo=343, routed)         1.363    12.382    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X66Y104                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y104        FDRE (Prop_fdre_C_Q)         0.433    12.815 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][18]/Q
                         net (fo=14, routed)          2.331    15.147    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/Q[18]
    SLICE_X84Y97         LUT6 (Prop_lut6_I2_O)        0.105    15.252 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_10/O
                         net (fo=1, routed)           0.000    15.252    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[nak]_i_10
    SLICE_X84Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    15.675 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.675    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r_reg[nak]_i_5
    SLICE_X84Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    15.882 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_4/CO[0]
                         net (fo=35, routed)          0.832    16.713    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O3[0]
    SLICE_X82Y94         LUT5 (Prop_lut5_I1_O)        0.297    17.010 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_85/O
                         net (fo=11, routed)          1.676    18.686    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_a9.x[0].r0_i_85
    SLICE_X73Y96         LUT4 (Prop_lut4_I0_O)        0.115    18.801 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_26__2/O
                         net (fo=1, routed)           0.344    19.145    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_a9.x[0].r0_i_26__2
    SLICE_X73Y96         LUT6 (Prop_lut6_I5_O)        0.267    19.412 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_4__3/O
                         net (fo=1, routed)           0.368    19.781    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/O99[13]
    RAMB36_X2Y19         RAMB36E1                                     r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  IBUF/O
                         net (fo=1, routed)           1.420    22.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.460    24.304    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        1.374    27.459    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/I2
    RAMB36_X2Y19                                                      r  eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism              0.152    27.610    
                         clock uncertainty           -0.310    27.300    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.641    26.659    eth0.e1/m100.u0/edclramnft.r1/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         26.659    
                         arrival time                         -19.781    
  -------------------------------------------------------------------
                         slack                                  6.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.062ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.923%)  route 0.204ns (59.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.609ns
    Source Clock Delay      (SCD):    2.547ns = ( 7.547 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=1, routed)           0.558     5.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.563     6.396    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     6.446 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.510     6.956    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     6.982 r  bufgclk45/O
                         net (fo=343, routed)         0.565     7.547    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I50
    SLICE_X71Y102                                                     r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.141     7.688 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][8]/Q
                         net (fo=18, routed)          0.204     7.891    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/DIB0
    SLICE_X66Y99         RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.903     1.972    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        0.839     3.609    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/WCLK
    SLICE_X66Y99                                                      r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.235     3.373    
                         clock uncertainty            0.310     3.683    
    SLICE_X66Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     3.829    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.829    
                         arrival time                           7.891    
  -------------------------------------------------------------------
                         slack                                  4.062    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.567ns (45.205%)  route 1.899ns (54.795%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.926ns = ( 11.926 - 5.000 ) 
    Source Clock Delay      (SCD):    7.792ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.571     4.567    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        1.355     7.792    eth0.e1/m100.u0/ethc0/I1
    SLICE_X55Y104                                                     r  eth0.e1/m100.u0/ethc0/r_reg[txlength][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y104        FDRE (Prop_fdre_C_Q)         0.379     8.171 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][5]/Q
                         net (fo=9, routed)           0.737     8.908    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I10[5]
    SLICE_X54Y109        LUT6 (Prop_lut6_I5_O)        0.105     9.013 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][8]_i_7/O
                         net (fo=1, routed)           0.000     9.013    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][8]_i_7
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.457 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][8]_i_2/CO[3]
                         net (fo=8, routed)           0.273     9.729    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r_reg[main_state][8]_i_2
    SLICE_X55Y110        LUT2 (Prop_lut2_I1_O)        0.356    10.085 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][6]_i_3/O
                         net (fo=2, routed)           0.445    10.530    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][6]_i_3
    SLICE_X58Y115        LUT6 (Prop_lut6_I0_O)        0.105    10.635 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[cnt][3]_i_4/O
                         net (fo=1, routed)           0.000    10.635    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[cnt][3]_i_4
    SLICE_X58Y115        MUXF7 (Prop_muxf7_I1_O)      0.178    10.813 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][3]_i_1/O
                         net (fo=4, routed)           0.445    11.258    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r_reg[cnt][3]_i_1
    SLICE_X59Y115        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 r  IBUF/O
                         net (fo=1, routed)           1.420     7.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.844 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.321     9.165    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    10.608    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.685 r  bufgclk45/O
                         net (fo=343, routed)         1.241    11.926    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X59Y115                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]/C
                         clock pessimism              0.152    12.078    
                         clock uncertainty           -0.310    11.768    
    SLICE_X59Y115        FDRE (Setup_fdre_C_CE)      -0.304    11.464    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[cnt][2]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  0.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.544ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][19]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][19]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.644%)  route 0.161ns (53.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.372ns = ( 8.372 - 5.000 ) 
    Source Clock Delay      (SCD):    2.763ns = ( 22.763 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=1, routed)           0.558    20.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.629    21.463    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        0.562    22.763    eth0.e1/m100.u0/ethc0/I1
    SLICE_X59Y103                                                     r  eth0.e1/m100.u0/ethc0/r_reg[txdata][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141    22.904 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][19]/Q
                         net (fo=1, routed)           0.161    23.066    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I9[19]
    SLICE_X59Y105        FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=1, routed)           0.603     6.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.833     6.902    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.833     8.372    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I50
    SLICE_X59Y105                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][19]/C
                         clock pessimism             -0.235     8.136    
                         clock uncertainty            0.310     8.446    
    SLICE_X59Y105        FDRE (Hold_fdre_C_D)         0.075     8.521    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][19]
  -------------------------------------------------------------------
                         required time                         -8.521    
                         arrival time                          23.066    
  -------------------------------------------------------------------
                         slack                                 14.544    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.054ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Bufferapb_map/process_signals_reg[chunk][3]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 0.787ns (17.280%)  route 3.768ns (82.720%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.479ns = ( 27.479 - 20.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.571     4.567    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        1.374     7.811    rst0/I1
    SLICE_X8Y104                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.433     8.244 r  rst0/async.rstoutl_reg/Q
                         net (fo=308, routed)         1.507     9.750    rst0/O1
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.110     9.860 f  rst0/r[slv][hsel]_i_3/O
                         net (fo=1, routed)           0.593    10.453    n_2_rst0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.244    10.697 f  r_reg[slv][hsel]_i_1/O
                         net (fo=922, routed)         1.668    12.365    Bufferapb_map/reset_in
    SLICE_X61Y37         FDCE                                         f  Bufferapb_map/process_signals_reg[chunk][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    21.347 r  IBUF/O
                         net (fo=1, routed)           1.420    22.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    22.844 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.460    24.304    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    24.377 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.630    26.007    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    26.084 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        1.395    27.479    Bufferapb_map/I2
    SLICE_X61Y37                                                      r  Bufferapb_map/process_signals_reg[chunk][3]/C
                         clock pessimism              0.352    27.831    
                         clock uncertainty           -0.082    27.750    
    SLICE_X61Y37         FDCE (Recov_fdce_C_CLR)     -0.331    27.419    Bufferapb_map/process_signals_reg[chunk][3]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                 15.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 PWMapb_map/apb_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PWMapb_map/PWM_module/PWM_sample_reg[5]_C/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.879%)  route 0.305ns (62.121%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.627ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    0.824ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.463    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        0.587     2.788    PWMapb_map/I1
    SLICE_X73Y114                                                     r  PWMapb_map/apb_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y114        FDCE (Prop_fdce_C_Q)         0.141     2.929 r  PWMapb_map/apb_reg_reg[14]/Q
                         net (fo=4, routed)           0.104     3.033    PWMapb_map/PWM_module/Q[5]
    SLICE_X72Y114        LUT2 (Prop_lut2_I1_O)        0.045     3.078 f  PWMapb_map/PWM_module/PWM_sample_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.201     3.279    PWMapb_map/PWM_module/n_0_PWM_sample_reg[5]_LDC_i_2
    SLICE_X72Y115        FDCE                                         f  PWMapb_map/PWM_module/PWM_sample_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.903     1.972    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.025 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.716     2.741    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.770 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        0.856     3.627    PWMapb_map/PWM_module/I1
    SLICE_X72Y115                                                     r  PWMapb_map/PWM_module/PWM_sample_reg[5]_C/C
                         clock pessimism             -0.824     2.802    
    SLICE_X72Y115        FDCE (Remov_fdce_C_CLR)     -0.092     2.710    PWMapb_map/PWM_module/PWM_sample_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.569    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        1.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.538ns (22.122%)  route 1.894ns (77.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.932ns = ( 11.932 - 5.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.571     4.567    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        1.374     7.811    rst0/I1
    SLICE_X8Y104                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.433     8.244 r  rst0/async.rstoutl_reg/Q
                         net (fo=308, routed)         1.384     9.628    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I96
    SLICE_X59Y101        LUT2 (Prop_lut2_I1_O)        0.105     9.733 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.510    10.243    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X58Y102        FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347     6.347 r  IBUF/O
                         net (fo=1, routed)           1.420     7.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.844 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.321     9.165    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.238 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.371    10.608    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.685 r  bufgclk45/O
                         net (fo=343, routed)         1.247    11.932    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X58Y102                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.152    12.084    
                         clock uncertainty           -0.310    11.774    
    SLICE_X58Y102        FDCE (Recov_fdce_C_CLR)     -0.292    11.482    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  1.240    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.384ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.245%)  route 0.781ns (80.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 8.373 - 5.000 ) 
    Source Clock Delay      (SCD):    2.797ns = ( 22.797 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=1, routed)           0.558    20.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.834 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.629    21.463    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    21.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663    22.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    22.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        0.596    22.797    eth0.e1/m100.u0/ethc0/I1
    SLICE_X75Y98                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y98         FDRE (Prop_fdre_C_Q)         0.141    22.938 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=60, routed)          0.553    23.491    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I28
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.045    23.536 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[rxdstate][7]_i_1/O
                         net (fo=75, routed)          0.228    23.764    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X58Y102        FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=1, routed)           0.603     6.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.833     6.902    clk_BUFG
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     6.955 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.556     7.510    CLKOUT1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     7.539 r  bufgclk45/O
                         net (fo=343, routed)         0.833     8.373    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I50
    SLICE_X58Y102                                                     r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism             -0.235     8.137    
                         clock uncertainty            0.310     8.447    
    SLICE_X58Y102        FDCE (Remov_fdce_C_CLR)     -0.067     8.380    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.380    
                         arrival time                          23.764    
  -------------------------------------------------------------------
                         slack                                 15.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            XADC_component/AD_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 0.787ns (17.920%)  route 3.605ns (82.080%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -3.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 14.085 - 10.000 ) 
    Source Clock Delay      (SCD):    7.811ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.413     1.413 r  IBUF/O
                         net (fo=1, routed)           1.502     2.915    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.996 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.571     4.567    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.644 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.712     6.355    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.436 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        1.374     7.811    rst0/I1
    SLICE_X8Y104                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.433     8.244 r  rst0/async.rstoutl_reg/Q
                         net (fo=308, routed)         1.507     9.750    rst0/O1
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.110     9.860 f  rst0/r[slv][hsel]_i_3/O
                         net (fo=1, routed)           0.593    10.453    n_2_rst0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.244    10.697 f  r_reg[slv][hsel]_i_1/O
                         net (fo=922, routed)         1.505    12.202    XADC_component/reset_in
    SLICE_X39Y122        FDCE                                         f  XADC_component/AD_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.347    11.347 r  IBUF/O
                         net (fo=1, routed)           1.420    12.767    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.844 r  clk_BUFG_inst/O
                         net (fo=20, routed)          1.241    14.085    XADC_component/clk_BUFG
    SLICE_X39Y122                                                     r  XADC_component/AD_data_reg[0]/C
                         clock pessimism              0.152    14.237    
                         clock uncertainty           -0.180    14.056    
    SLICE_X39Y122        FDCE (Recov_fdce_C_CLR)     -0.331    13.725    XADC_component/AD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  1.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.012ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            XADC_component/AD_data_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.306ns (15.238%)  route 1.702ns (84.762%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=1, routed)           0.558     0.808    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.463    clkgen0/xc7l.v/clk_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.513 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.663     2.176    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.202 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=4319, routed)        0.571     2.772    rst0/I1
    SLICE_X8Y104                                                      r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDCE (Prop_fdce_C_Q)         0.164     2.936 r  rst0/async.rstoutl_reg/Q
                         net (fo=308, routed)         0.826     3.762    rst0/O1
    SLICE_X52Y94         LUT1 (Prop_lut1_I0_O)        0.051     3.813 f  rst0/r[slv][hsel]_i_3/O
                         net (fo=1, routed)           0.263     4.076    n_2_rst0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.167 f  r_reg[slv][hsel]_i_1/O
                         net (fo=922, routed)         0.614     4.781    XADC_component/reset_in
    SLICE_X38Y121        FDCE                                         f  XADC_component/AD_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=1, routed)           0.603     1.040    xlnx_opt_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_BUFG_inst/O
                         net (fo=20, routed)          0.822     1.891    XADC_component/clk_BUFG
    SLICE_X38Y121                                                     r  XADC_component/AD_data_reg[12]/C
                         clock pessimism             -0.235     1.655    
                         clock uncertainty            0.180     1.835    
    SLICE_X38Y121        FDCE (Remov_fdce_C_CLR)     -0.067     1.768    XADC_component/AD_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           4.781    
  -------------------------------------------------------------------
                         slack                                  3.012    





