

================================================================
== Vitis HLS Report for 'conv_7x7_Pipeline_CHANNEL_KERN_I13'
================================================================
* Date:           Sat Mar 18 14:01:45 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.491 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHANNEL_KERN_I  |       29|       29|        10|          1|          1|    21|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.34>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%val_V = alloca i32 1"   --->   Operation 13 'alloca' 'val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%chan = alloca i32 1"   --->   Operation 15 'alloca' 'chan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten83 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%select_ln31_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln31_1"   --->   Operation 17 'read' 'select_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319"   --->   Operation 18 'read' 'sub_ln1319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub_ln1319_cast = sext i6 %sub_ln1319_read"   --->   Operation 19 'sext' 'sub_ln1319_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten83"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %chan"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %val_V"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16.12"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten83_load = load i5 %indvar_flatten83" [conv_7x7.cpp:44]   --->   Operation 25 'load' 'indvar_flatten83_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.36ns)   --->   "%icmp_ln44 = icmp_eq  i5 %indvar_flatten83_load, i5 21" [conv_7x7.cpp:44]   --->   Operation 27 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.78ns)   --->   "%add_ln44 = add i5 %indvar_flatten83_load, i5 1" [conv_7x7.cpp:44]   --->   Operation 28 'add' 'add_ln44' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc50.12, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.12.exitStub" [conv_7x7.cpp:44]   --->   Operation 29 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [conv_7x7.cpp:48]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%chan_load = load i2 %chan" [conv_7x7.cpp:44]   --->   Operation 31 'load' 'chan_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.56ns)   --->   "%add_ln44_12 = add i2 %chan_load, i2 1" [conv_7x7.cpp:44]   --->   Operation 32 'add' 'add_ln44_12' <Predicate = (!icmp_ln44)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.13ns)   --->   "%icmp_ln48 = icmp_eq  i3 %i_load, i3 7" [conv_7x7.cpp:48]   --->   Operation 33 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.98ns)   --->   "%select_ln44 = select i1 %icmp_ln48, i3 0, i3 %i_load" [conv_7x7.cpp:44]   --->   Operation 34 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.99ns)   --->   "%select_ln44_14 = select i1 %icmp_ln48, i2 %add_ln44_12, i2 %chan_load" [conv_7x7.cpp:44]   --->   Operation 35 'select' 'select_ln44_14' <Predicate = (!icmp_ln44)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%select_ln44_25_cast1 = zext i2 %select_ln44_14" [conv_7x7.cpp:44]   --->   Operation 36 'zext' 'select_ln44_25_cast1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%select_ln44_25_cast = zext i2 %select_ln44_14" [conv_7x7.cpp:44]   --->   Operation 37 'zext' 'select_ln44_25_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 38 [3/3] (1.05ns) (grouped into DSP with root node empty_87)   --->   "%empty_85 = mul i8 %select_ln44_25_cast, i8 52" [conv_7x7.cpp:44]   --->   Operation 38 'mul' 'empty_85' <Predicate = (!icmp_ln44)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln1319 = add i7 %sub_ln1319_cast, i7 %select_ln44_25_cast1"   --->   Operation 39 'add' 'add_ln1319' <Predicate = (!icmp_ln44)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln48 = add i3 %select_ln44, i3 1" [conv_7x7.cpp:48]   --->   Operation 40 'add' 'add_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln48 = store i5 %add_ln44, i5 %indvar_flatten83" [conv_7x7.cpp:48]   --->   Operation 41 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln48 = store i2 %select_ln44_14, i2 %chan" [conv_7x7.cpp:48]   --->   Operation 42 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln48 = store i3 %add_ln48, i3 %i" [conv_7x7.cpp:48]   --->   Operation 43 'store' 'store_ln48' <Predicate = (!icmp_ln44)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.48>
ST_2 : Operation 44 [2/3] (1.05ns) (grouped into DSP with root node empty_87)   --->   "%empty_85 = mul i8 %select_ln44_25_cast, i8 52" [conv_7x7.cpp:44]   --->   Operation 44 'mul' 'empty_85' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1319 = sext i7 %add_ln1319"   --->   Operation 45 'sext' 'sext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %add_ln1319, i3 0"   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1319_16 = sext i10 %tmp"   --->   Operation 47 'sext' 'sext_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319_25 = sub i61 %sext_ln1319_16, i61 %sext_ln1319"   --->   Operation 48 'sub' 'sub_ln1319_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i3 %select_ln44"   --->   Operation 49 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1319_85 = add i61 %sub_ln1319_25, i61 %zext_ln1319"   --->   Operation 50 'add' 'add_ln1319_85' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln1319 = trunc i61 %add_ln1319_85"   --->   Operation 51 'trunc' 'trunc_ln1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln1319_16 = trunc i61 %add_ln1319_85"   --->   Operation 52 'trunc' 'trunc_ln1319_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln1319_16, i3 0"   --->   Operation 53 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%sub_ln1319_26 = sub i10 %p_shl, i10 %trunc_ln1319"   --->   Operation 54 'sub' 'sub_ln1319_26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 55 [1/3] (0.00ns) (grouped into DSP with root node empty_87)   --->   "%empty_85 = mul i8 %select_ln44_25_cast, i8 52" [conv_7x7.cpp:44]   --->   Operation 55 'mul' 'empty_85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1319_106 = zext i10 %sub_ln1319_26"   --->   Operation 56 'zext' 'zext_ln1319_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%W_buf_addr = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_106"   --->   Operation 57 'getelementptr' 'W_buf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln1319_86 = add i10 %sub_ln1319_26, i10 1"   --->   Operation 58 'add' 'add_ln1319_86' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1319_107 = zext i10 %add_ln1319_86"   --->   Operation 59 'zext' 'zext_ln1319_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%W_buf_addr_73 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_107"   --->   Operation 60 'getelementptr' 'W_buf_addr_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.73ns)   --->   "%add_ln1319_87 = add i10 %sub_ln1319_26, i10 2"   --->   Operation 61 'add' 'add_ln1319_87' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1319_108 = zext i10 %add_ln1319_87"   --->   Operation 62 'zext' 'zext_ln1319_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%W_buf_addr_74 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_108"   --->   Operation 63 'getelementptr' 'W_buf_addr_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln1319_88 = add i10 %sub_ln1319_26, i10 3"   --->   Operation 64 'add' 'add_ln1319_88' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1319_109 = zext i10 %add_ln1319_88"   --->   Operation 65 'zext' 'zext_ln1319_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%W_buf_addr_75 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_109"   --->   Operation 66 'getelementptr' 'W_buf_addr_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.73ns)   --->   "%add_ln1319_89 = add i10 %sub_ln1319_26, i10 4"   --->   Operation 67 'add' 'add_ln1319_89' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln1319_110 = zext i10 %add_ln1319_89"   --->   Operation 68 'zext' 'zext_ln1319_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%W_buf_addr_76 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_110"   --->   Operation 69 'getelementptr' 'W_buf_addr_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.73ns)   --->   "%add_ln1319_90 = add i10 %sub_ln1319_26, i10 5"   --->   Operation 70 'add' 'add_ln1319_90' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1319_111 = zext i10 %add_ln1319_90"   --->   Operation 71 'zext' 'zext_ln1319_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%W_buf_addr_77 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_111"   --->   Operation 72 'getelementptr' 'W_buf_addr_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln1319_91 = add i10 %sub_ln1319_26, i10 6"   --->   Operation 73 'add' 'add_ln1319_91' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1319_112 = zext i10 %add_ln1319_91"   --->   Operation 74 'zext' 'zext_ln1319_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%W_buf_addr_78 = getelementptr i16 %W_buf, i64 0, i64 %zext_ln1319_112"   --->   Operation 75 'getelementptr' 'W_buf_addr_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%i_13_cast = zext i3 %select_ln44" [conv_7x7.cpp:44]   --->   Operation 76 'zext' 'i_13_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.82ns)   --->   "%empty_86 = add i6 %i_13_cast, i6 %select_ln31_1_read" [conv_7x7.cpp:44]   --->   Operation 77 'add' 'empty_86' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_86" [conv_7x7.cpp:44]   --->   Operation 78 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (2.10ns) (root node of the DSP)   --->   "%empty_87 = add i8 %empty_85, i8 %p_cast" [conv_7x7.cpp:44]   --->   Operation 79 'add' 'empty_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [2/2] (3.25ns)   --->   "%W_buf_load = load i10 %W_buf_addr"   --->   Operation 80 'load' 'W_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 81 [2/2] (3.25ns)   --->   "%W_buf_load_73 = load i10 %W_buf_addr_73"   --->   Operation 81 'load' 'W_buf_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 82 [2/2] (3.25ns)   --->   "%W_buf_load_74 = load i10 %W_buf_addr_74"   --->   Operation 82 'load' 'W_buf_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%W_buf_load_75 = load i10 %W_buf_addr_75"   --->   Operation 83 'load' 'W_buf_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 84 [2/2] (3.25ns)   --->   "%W_buf_load_76 = load i10 %W_buf_addr_76"   --->   Operation 84 'load' 'W_buf_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%W_buf_load_77 = load i10 %W_buf_addr_77"   --->   Operation 85 'load' 'W_buf_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_3 : Operation 86 [2/2] (3.25ns)   --->   "%W_buf_load_78 = load i10 %W_buf_addr_78"   --->   Operation 86 'load' 'W_buf_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 87 [1/2] (2.10ns) (root node of the DSP)   --->   "%empty_87 = add i8 %empty_85, i8 %p_cast" [conv_7x7.cpp:44]   --->   Operation 87 'add' 'empty_87' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast5 = zext i8 %empty_87" [conv_7x7.cpp:44]   --->   Operation 88 'zext' 'p_cast5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%X_buf_addr = getelementptr i736 %X_buf, i64 0, i64 %p_cast5" [conv_7x7.cpp:44]   --->   Operation 89 'getelementptr' 'X_buf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%X_buf_load = load i8 %X_buf_addr" [conv_7x7.cpp:44]   --->   Operation 90 'load' 'X_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 736> <Depth = 156> <RAM>
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%W_buf_load = load i10 %W_buf_addr"   --->   Operation 91 'load' 'W_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%W_buf_load_73 = load i10 %W_buf_addr_73"   --->   Operation 92 'load' 'W_buf_load_73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 93 [1/2] (3.25ns)   --->   "%W_buf_load_74 = load i10 %W_buf_addr_74"   --->   Operation 93 'load' 'W_buf_load_74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 94 [1/2] (3.25ns)   --->   "%W_buf_load_75 = load i10 %W_buf_addr_75"   --->   Operation 94 'load' 'W_buf_load_75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 95 [1/2] (3.25ns)   --->   "%W_buf_load_76 = load i10 %W_buf_addr_76"   --->   Operation 95 'load' 'W_buf_load_76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%W_buf_load_77 = load i10 %W_buf_addr_77"   --->   Operation 96 'load' 'W_buf_load_77' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%W_buf_load_78 = load i10 %W_buf_addr_78"   --->   Operation 97 'load' 'W_buf_load_78' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 588> <RAM>

State 5 <SV = 4> <Delay = 5.40>
ST_5 : Operation 98 [1/2] (3.25ns)   --->   "%X_buf_load = load i8 %X_buf_addr" [conv_7x7.cpp:44]   --->   Operation 98 'load' 'X_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 736> <Depth = 156> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 384, i32 399"   --->   Operation 99 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i16 %tmp_s"   --->   Operation 100 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln864_157 = sext i16 %W_buf_load"   --->   Operation 101 'sext' 'sext_ln864_157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_157, i29 %sext_ln864"   --->   Operation 102 'mul' 'mul_ln864' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_26_s = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 400, i32 415"   --->   Operation 103 'partselect' 'tmp_26_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln864_158 = sext i16 %tmp_26_s"   --->   Operation 104 'sext' 'sext_ln864_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln864_159 = sext i16 %W_buf_load_73"   --->   Operation 105 'sext' 'sext_ln864_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_73 = mul i29 %sext_ln864_159, i29 %sext_ln864_158"   --->   Operation 106 'mul' 'mul_ln864_73' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_26_1 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 416, i32 431"   --->   Operation 107 'partselect' 'tmp_26_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln864_160 = sext i16 %tmp_26_1"   --->   Operation 108 'sext' 'sext_ln864_160' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln864_161 = sext i16 %W_buf_load_74"   --->   Operation 109 'sext' 'sext_ln864_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_74 = mul i29 %sext_ln864_161, i29 %sext_ln864_160"   --->   Operation 110 'mul' 'mul_ln864_74' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_26_2 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 432, i32 447"   --->   Operation 111 'partselect' 'tmp_26_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln864_162 = sext i16 %tmp_26_2"   --->   Operation 112 'sext' 'sext_ln864_162' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln864_163 = sext i16 %W_buf_load_75"   --->   Operation 113 'sext' 'sext_ln864_163' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_75 = mul i29 %sext_ln864_163, i29 %sext_ln864_162"   --->   Operation 114 'mul' 'mul_ln864_75' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_26_3 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 448, i32 463"   --->   Operation 115 'partselect' 'tmp_26_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln864_164 = sext i16 %tmp_26_3"   --->   Operation 116 'sext' 'sext_ln864_164' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln864_165 = sext i16 %W_buf_load_76"   --->   Operation 117 'sext' 'sext_ln864_165' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_76 = mul i29 %sext_ln864_165, i29 %sext_ln864_164"   --->   Operation 118 'mul' 'mul_ln864_76' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_26_4 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 464, i32 479"   --->   Operation 119 'partselect' 'tmp_26_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln864_166 = sext i16 %tmp_26_4"   --->   Operation 120 'sext' 'sext_ln864_166' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln864_167 = sext i16 %W_buf_load_77"   --->   Operation 121 'sext' 'sext_ln864_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_77 = mul i29 %sext_ln864_167, i29 %sext_ln864_166"   --->   Operation 122 'mul' 'mul_ln864_77' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_26_5 = partselect i16 @_ssdm_op_PartSelect.i16.i736.i32.i32, i736 %X_buf_load, i32 480, i32 495"   --->   Operation 123 'partselect' 'tmp_26_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln864_168 = sext i16 %tmp_26_5"   --->   Operation 124 'sext' 'sext_ln864_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln864_169 = sext i16 %W_buf_load_78"   --->   Operation 125 'sext' 'sext_ln864_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_78 = mul i29 %sext_ln864_169, i29 %sext_ln864_168"   --->   Operation 126 'mul' 'mul_ln864_78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 127 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_157, i29 %sext_ln864"   --->   Operation 127 'mul' 'mul_ln864' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_73 = mul i29 %sext_ln864_159, i29 %sext_ln864_158"   --->   Operation 128 'mul' 'mul_ln864_73' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 129 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_74 = mul i29 %sext_ln864_161, i29 %sext_ln864_160"   --->   Operation 129 'mul' 'mul_ln864_74' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 130 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_75 = mul i29 %sext_ln864_163, i29 %sext_ln864_162"   --->   Operation 130 'mul' 'mul_ln864_75' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 131 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_76 = mul i29 %sext_ln864_165, i29 %sext_ln864_164"   --->   Operation 131 'mul' 'mul_ln864_76' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 132 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_77 = mul i29 %sext_ln864_167, i29 %sext_ln864_166"   --->   Operation 132 'mul' 'mul_ln864_77' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 133 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_78 = mul i29 %sext_ln864_169, i29 %sext_ln864_168"   --->   Operation 133 'mul' 'mul_ln864_78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 134 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_157, i29 %sext_ln864"   --->   Operation 134 'mul' 'mul_ln864' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 135 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_73 = mul i29 %sext_ln864_159, i29 %sext_ln864_158"   --->   Operation 135 'mul' 'mul_ln864_73' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_74 = mul i29 %sext_ln864_161, i29 %sext_ln864_160"   --->   Operation 136 'mul' 'mul_ln864_74' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_75 = mul i29 %sext_ln864_163, i29 %sext_ln864_162"   --->   Operation 137 'mul' 'mul_ln864_75' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 138 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_76 = mul i29 %sext_ln864_165, i29 %sext_ln864_164"   --->   Operation 138 'mul' 'mul_ln864_76' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 139 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_77 = mul i29 %sext_ln864_167, i29 %sext_ln864_166"   --->   Operation 139 'mul' 'mul_ln864_77' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 140 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln864_78 = mul i29 %sext_ln864_169, i29 %sext_ln864_168"   --->   Operation 140 'mul' 'mul_ln864_78' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 141 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_157, i29 %sext_ln864"   --->   Operation 141 'mul' 'mul_ln864' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln864_s = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28"   --->   Operation 142 'partselect' 'trunc_ln864_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_73 = mul i29 %sext_ln864_159, i29 %sext_ln864_158"   --->   Operation 143 'mul' 'mul_ln864_73' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln864_73 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_73, i32 13, i32 28"   --->   Operation 144 'partselect' 'trunc_ln864_73' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_74 = mul i29 %sext_ln864_161, i29 %sext_ln864_160"   --->   Operation 145 'mul' 'mul_ln864_74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln864_74 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_74, i32 13, i32 28"   --->   Operation 146 'partselect' 'trunc_ln864_74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_75 = mul i29 %sext_ln864_163, i29 %sext_ln864_162"   --->   Operation 147 'mul' 'mul_ln864_75' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln864_75 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_75, i32 13, i32 28"   --->   Operation 148 'partselect' 'trunc_ln864_75' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_76 = mul i29 %sext_ln864_165, i29 %sext_ln864_164"   --->   Operation 149 'mul' 'mul_ln864_76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln864_76 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_76, i32 13, i32 28"   --->   Operation 150 'partselect' 'trunc_ln864_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_77 = mul i29 %sext_ln864_167, i29 %sext_ln864_166"   --->   Operation 151 'mul' 'mul_ln864_77' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln864_77 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_77, i32 13, i32 28"   --->   Operation 152 'partselect' 'trunc_ln864_77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln864_78 = mul i29 %sext_ln864_169, i29 %sext_ln864_168"   --->   Operation 153 'mul' 'mul_ln864_78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln864_78 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_78, i32 13, i32 28"   --->   Operation 154 'partselect' 'trunc_ln864_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859 = add i16 %trunc_ln864_s, i16 %trunc_ln864_74"   --->   Operation 155 'add' 'add_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 156 [1/1] (2.07ns)   --->   "%add_ln859_83 = add i16 %trunc_ln864_77, i16 %trunc_ln864_78"   --->   Operation 156 'add' 'add_ln859_83' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_85 = add i16 %add_ln859, i16 %trunc_ln864_73"   --->   Operation 157 'add' 'add_ln859_85' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.90>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_82 = add i16 %trunc_ln864_75, i16 %trunc_ln864_76"   --->   Operation 158 'add' 'add_ln859_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 159 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_84 = add i16 %add_ln859_83, i16 %add_ln859_82"   --->   Operation 159 'add' 'add_ln859_84' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%val_V_load = load i16 %val_V"   --->   Operation 169 'load' 'val_V_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %val_V_12_out, i16 %val_V_load"   --->   Operation 170 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 171 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.49>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%val_V_load_16 = load i16 %val_V"   --->   Operation 160 'load' 'val_V_load_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_str"   --->   Operation 161 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 162 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 163 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv_7x7.cpp:41]   --->   Operation 164 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_86 = add i16 %add_ln859_85, i16 %add_ln859_84"   --->   Operation 165 'add' 'add_ln859_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 166 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_87 = add i16 %add_ln859_86, i16 %val_V_load_16"   --->   Operation 166 'add' 'add_ln859_87' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln48 = store i16 %add_ln859_87, i16 %val_V" [conv_7x7.cpp:48]   --->   Operation 167 'store' 'store_ln48' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body16.12" [conv_7x7.cpp:48]   --->   Operation 168 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.35ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i_load', conv_7x7.cpp:48) on local variable 'i' [26]  (0 ns)
	'icmp' operation ('icmp_ln48', conv_7x7.cpp:48) [31]  (1.13 ns)
	'select' operation ('select_ln44', conv_7x7.cpp:44) [32]  (0.98 ns)
	'add' operation ('add_ln48', conv_7x7.cpp:48) [126]  (1.65 ns)
	'store' operation ('store_ln48', conv_7x7.cpp:48) of variable 'add_ln48', conv_7x7.cpp:48 on local variable 'i' [129]  (1.59 ns)

 <State 2>: 5.49ns
The critical path consists of the following:
	'sub' operation ('sub_ln1319_25') [41]  (0 ns)
	'add' operation ('add_ln1319_85') [44]  (3.76 ns)
	'sub' operation ('sub_ln1319_26') [48]  (1.73 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln1319_86') [51]  (1.73 ns)
	'getelementptr' operation ('W_buf_addr_73') [53]  (0 ns)
	'load' operation ('W_buf_load_73') on array 'W_buf' [85]  (3.25 ns)

 <State 4>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[73] ('empty_87', conv_7x7.cpp:44) [73]  (2.1 ns)
	'getelementptr' operation ('X_buf_addr', conv_7x7.cpp:44) [75]  (0 ns)
	'load' operation ('X_buf_load', conv_7x7.cpp:44) on array 'X_buf' [76]  (3.25 ns)

 <State 5>: 5.4ns
The critical path consists of the following:
	'load' operation ('X_buf_load', conv_7x7.cpp:44) on array 'X_buf' [76]  (3.25 ns)
	'mul' operation of DSP[81] ('mul_ln864') [81]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[81] ('mul_ln864') [81]  (2.15 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[81] ('mul_ln864') [81]  (2.15 ns)

 <State 8>: 3.9ns
The critical path consists of the following:
	'mul' operation of DSP[81] ('mul_ln864') [81]  (0 ns)
	'add' operation ('add_ln859') [119]  (0 ns)
	'add' operation ('add_ln859_85') [123]  (3.9 ns)

 <State 9>: 3.9ns
The critical path consists of the following:
	'add' operation ('add_ln859_82') [120]  (0 ns)
	'add' operation ('add_ln859_84') [122]  (3.9 ns)

 <State 10>: 5.49ns
The critical path consists of the following:
	'load' operation ('val_V_load_16') on local variable 'val.V' [25]  (0 ns)
	'add' operation ('add_ln859_87') [125]  (3.9 ns)
	'store' operation ('store_ln48', conv_7x7.cpp:48) of variable 'add_ln859_87' on local variable 'val.V' [130]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
