// Seed: 2525529294
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_12;
  wire id_13;
  logic [-1 : 1] id_14;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output uwire id_6,
    output wand module_1,
    input supply0 id_8,
    input uwire id_9,
    output supply0 id_10
);
  wire id_12, id_13;
  wire id_14 = id_0;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_14,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_14
  );
  wire id_15;
  ;
endmodule
