{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668368110444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668368110444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 23:05:07 2022 " "Processing started: Sun Nov 13 23:05:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668368110444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668368110444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB1_top -c LAB1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB1_top -c LAB1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668368110444 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1668368111243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/register.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/Register.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/mult.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/FIR.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/FIR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/CU.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(5) " "Verilog HDL information at counter.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/counter.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/counter.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1668368111310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/counter.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/saeeds_fir/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/adder.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/trn_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/trn_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 trn_cu " "Found entity 1: trn_cu" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoefMem " "Found entity 1: CoefMem" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/ROM.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/rec_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/rec_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 rec_cu " "Found entity 1: rec_cu" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/rec_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/rec_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111319 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LAB1_top.v(48) " "Verilog HDL information at LAB1_top.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1668368111322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/lab1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/lab1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB1_top " "Found entity 1: LAB1_top" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/coeff_new.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/coeff_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeff_new " "Found entity 1: coeff_new" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/coeff_new.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/coeff_new.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/clktemp.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/clktemp.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/clktemp.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/clktemp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111328 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "BaudTickGen.v(19) " "Verilog HDL information at BaudTickGen.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/BaudTickGen.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/BaudTickGen.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1668368111331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/baudtickgen.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/baudtickgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudTickGen " "Found entity 1: BaudTickGen" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/BaudTickGen.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/BaudTickGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/async_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/async_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_transmitter.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e:/university/fpga/ca/lab1/fpga_lab/async_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file e:/university/fpga/ca/lab1/fpga_lab/async_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368111337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368111337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB1_top " "Elaborating entity \"LAB1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668368111368 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ff1 LAB1_top.v(48) " "Verilog HDL Always Construct warning at LAB1_top.v(48): inferring latch(es) for variable \"ff1\", which holds its previous value in one or more paths through the always construct" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668368111370 "|LAB1_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ff2 LAB1_top.v(48) " "Verilog HDL Always Construct warning at LAB1_top.v(48): inferring latch(es) for variable \"ff2\", which holds its previous value in one or more paths through the always construct" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668368111370 "|LAB1_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_out_reg LAB1_top.v(48) " "Verilog HDL Always Construct warning at LAB1_top.v(48): inferring latch(es) for variable \"uart_out_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668368111370 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_out_reg\[0\] LAB1_top.v(50) " "Inferred latch for \"uart_out_reg\[0\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111373 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_out_reg\[1\] LAB1_top.v(50) " "Inferred latch for \"uart_out_reg\[1\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111373 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_out_reg\[2\] LAB1_top.v(50) " "Inferred latch for \"uart_out_reg\[2\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111373 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_out_reg\[3\] LAB1_top.v(50) " "Inferred latch for \"uart_out_reg\[3\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111373 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_out_reg\[4\] LAB1_top.v(50) " "Inferred latch for \"uart_out_reg\[4\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111373 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_out_reg\[5\] LAB1_top.v(50) " "Inferred latch for \"uart_out_reg\[5\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111373 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_out_reg\[6\] LAB1_top.v(50) " "Inferred latch for \"uart_out_reg\[6\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111373 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_out_reg\[7\] LAB1_top.v(50) " "Inferred latch for \"uart_out_reg\[7\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111373 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[0\] LAB1_top.v(50) " "Inferred latch for \"ff2\[0\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111373 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[1\] LAB1_top.v(50) " "Inferred latch for \"ff2\[1\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111373 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[2\] LAB1_top.v(50) " "Inferred latch for \"ff2\[2\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111373 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[3\] LAB1_top.v(50) " "Inferred latch for \"ff2\[3\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[4\] LAB1_top.v(50) " "Inferred latch for \"ff2\[4\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[5\] LAB1_top.v(50) " "Inferred latch for \"ff2\[5\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[6\] LAB1_top.v(50) " "Inferred latch for \"ff2\[6\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[7\] LAB1_top.v(50) " "Inferred latch for \"ff2\[7\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[8\] LAB1_top.v(50) " "Inferred latch for \"ff2\[8\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[9\] LAB1_top.v(50) " "Inferred latch for \"ff2\[9\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[10\] LAB1_top.v(50) " "Inferred latch for \"ff2\[10\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[11\] LAB1_top.v(50) " "Inferred latch for \"ff2\[11\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[12\] LAB1_top.v(50) " "Inferred latch for \"ff2\[12\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[13\] LAB1_top.v(50) " "Inferred latch for \"ff2\[13\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[14\] LAB1_top.v(50) " "Inferred latch for \"ff2\[14\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111374 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff2\[15\] LAB1_top.v(50) " "Inferred latch for \"ff2\[15\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111375 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[0\] LAB1_top.v(50) " "Inferred latch for \"ff1\[0\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111375 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[1\] LAB1_top.v(50) " "Inferred latch for \"ff1\[1\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111375 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[2\] LAB1_top.v(50) " "Inferred latch for \"ff1\[2\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111375 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[3\] LAB1_top.v(50) " "Inferred latch for \"ff1\[3\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111375 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[4\] LAB1_top.v(50) " "Inferred latch for \"ff1\[4\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111375 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[5\] LAB1_top.v(50) " "Inferred latch for \"ff1\[5\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111375 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[6\] LAB1_top.v(50) " "Inferred latch for \"ff1\[6\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111375 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[7\] LAB1_top.v(50) " "Inferred latch for \"ff1\[7\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111376 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[8\] LAB1_top.v(50) " "Inferred latch for \"ff1\[8\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111376 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[9\] LAB1_top.v(50) " "Inferred latch for \"ff1\[9\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111376 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[10\] LAB1_top.v(50) " "Inferred latch for \"ff1\[10\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111376 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[11\] LAB1_top.v(50) " "Inferred latch for \"ff1\[11\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111376 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[12\] LAB1_top.v(50) " "Inferred latch for \"ff1\[12\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111376 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[13\] LAB1_top.v(50) " "Inferred latch for \"ff1\[13\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111376 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[14\] LAB1_top.v(50) " "Inferred latch for \"ff1\[14\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111376 "|LAB1_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ff1\[15\] LAB1_top.v(50) " "Inferred latch for \"ff1\[15\]\" at LAB1_top.v(50)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111376 "|LAB1_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR FIR:FF " "Elaborating entity \"FIR\" for hierarchy \"FIR:FF\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "FF" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath FIR:FF\|DataPath:DP " "Elaborating entity \"DataPath\" for hierarchy \"FIR:FF\|DataPath:DP\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/FIR.v" "DP" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/FIR.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter FIR:FF\|DataPath:DP\|counter:CNT " "Elaborating entity \"counter\" for hierarchy \"FIR:FF\|DataPath:DP\|counter:CNT\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" "CNT" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(15) " "Verilog HDL assignment warning at counter.v(15): truncated value with size 32 to match size of target (6)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/counter.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/counter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668368111458 "|LAB1_top|FIR:FF|DataPath:DP|counter:CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register FIR:FF\|DataPath:DP\|Register:R1 " "Elaborating entity \"Register\" for hierarchy \"FIR:FF\|DataPath:DP\|Register:R1\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" "R1" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder FIR:FF\|DataPath:DP\|Adder:ADDER1 " "Elaborating entity \"Adder\" for hierarchy \"FIR:FF\|DataPath:DP\|Adder:ADDER1\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" "ADDER1" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier FIR:FF\|DataPath:DP\|Multiplier:mult1 " "Elaborating entity \"Multiplier\" for hierarchy \"FIR:FF\|DataPath:DP\|Multiplier:mult1\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" "mult1" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register FIR:FF\|DataPath:DP\|Register:i0 " "Elaborating entity \"Register\" for hierarchy \"FIR:FF\|DataPath:DP\|Register:i0\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" "i0" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoefMem FIR:FF\|DataPath:DP\|CoefMem:CM " "Elaborating entity \"CoefMem\" for hierarchy \"FIR:FF\|DataPath:DP\|CoefMem:CM\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" "CM" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/DataPath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit FIR:FF\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"FIR:FF\|ControlUnit:CU\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/FIR.v" "CU" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/FIR.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trn_cu trn_cu:CU1 " "Elaborating entity \"trn_cu\" for hierarchy \"trn_cu:CU1\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "CU1" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111665 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "trn_cu.v(21) " "Verilog HDL Case Statement warning at trn_cu.v(21): incomplete case statement has no default case item" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1668368111666 "|LAB1_top|trn_cu:CU1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns trn_cu.v(21) " "Verilog HDL Always Construct warning at trn_cu.v(21): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668368111666 "|LAB1_top|trn_cu:CU1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "trn_cu.v(31) " "Verilog HDL Case Statement warning at trn_cu.v(31): incomplete case statement has no default case item" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1668368111666 "|LAB1_top|trn_cu:CU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[0\] trn_cu.v(21) " "Inferred latch for \"ns\[0\]\" at trn_cu.v(21)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111667 "|LAB1_top|trn_cu:CU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[1\] trn_cu.v(21) " "Inferred latch for \"ns\[1\]\" at trn_cu.v(21)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111667 "|LAB1_top|trn_cu:CU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns\[2\] trn_cu.v(21) " "Inferred latch for \"ns\[2\]\" at trn_cu.v(21)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668368111667 "|LAB1_top|trn_cu:CU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rec_cu rec_cu:CU2 " "Elaborating entity \"rec_cu\" for hierarchy \"rec_cu:CU2\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "CU2" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:AR " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:AR\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "AR" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 async_receiver.v(32) " "Verilog HDL assignment warning at async_receiver.v(32): truncated value with size 32 to match size of target (2)" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668368111687 "|LAB1_top|async_receiver:AR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:AR\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:AR\|BaudTickGen:tickgen\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "tickgen" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:AT " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:AT\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "AT" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:AT\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:AT\|BaudTickGen:tickgen\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_transmitter.v" "tickgen" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_transmitter.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368111729 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:FF\|DataPath:DP\|Multiplier:mult1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:FF\|DataPath:DP\|Multiplier:mult1\|Mult0\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/mult.v" "Mult0" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/mult.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668368112826 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1668368112826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:FF\|DataPath:DP\|Multiplier:mult1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR:FF\|DataPath:DP\|Multiplier:mult1\|lpm_mult:Mult0\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/mult.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/mult.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668368112928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:FF\|DataPath:DP\|Multiplier:mult1\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR:FF\|DataPath:DP\|Multiplier:mult1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368112928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368112928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368112928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368112928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368112928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368112928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368112928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368112928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668368112928 ""}  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/mult.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/saeeds_fir/mult.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1668368112928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_f1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_f1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_f1t " "Found entity 1: mult_f1t" {  } { { "db/mult_f1t.tdf" "" { Text "C:/Users/Saeed/Desktop/LAB1_top/db/mult_f1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668368113002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668368113002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "trn_cu:CU1\|ns\[0\] " "Latch trn_cu:CU1\|ns\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA trn_cu:CU1\|ps\[0\] " "Ports D and ENA on the latch are fed by the same signal trn_cu:CU1\|ps\[0\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668368113468 ""}  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668368113468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "trn_cu:CU1\|ns\[2\] " "Latch trn_cu:CU1\|ns\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA trn_cu:CU1\|ps\[2\] " "Ports D and ENA on the latch are fed by the same signal trn_cu:CU1\|ps\[2\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668368113468 ""}  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668368113468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "trn_cu:CU1\|ns\[1\] " "Latch trn_cu:CU1\|ns\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA trn_cu:CU1\|ps\[0\] " "Ports D and ENA on the latch are fed by the same signal trn_cu:CU1\|ps\[0\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1668368113469 ""}  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1668368113469 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1668368116632 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Saeed/Desktop/LAB1_top/output_files/LAB1_top.map.smsg " "Generated suppressed messages file C:/Users/Saeed/Desktop/LAB1_top/output_files/LAB1_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1668368116788 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668368117051 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668368117051 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668368117266 "|LAB1_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668368117266 "|LAB1_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668368117266 "|LAB1_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668368117266 "|LAB1_top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1668368117266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2056 " "Implemented 2056 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668368117267 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668368117267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2030 " "Implemented 2030 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668368117267 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1668368117267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668368117267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668368117309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 23:05:17 2022 " "Processing ended: Sun Nov 13 23:05:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668368117309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668368117309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668368117309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668368117309 ""}
