<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mile22.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MainModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MainModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MainModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MainModule.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainModule.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MainModule.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainModule.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MainModule.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MainModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MainModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainModule_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MainModule_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainModule_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainModule_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RobotTest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RobotTest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RobotTest.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RobotTest.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RobotTest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RobotTest.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RobotTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RobotTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RobotTest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RobotTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RobotTest_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RobotTest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_circuit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1493905455" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1493905455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524241679" xil_pn:in_ck="-5260778332854815794" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1524241679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../Archi/TestCase/RobotTest.vhd"/>
      <outfile xil_pn:name="../ALU.vhd"/>
      <outfile xil_pn:name="../Datamem.V4.vhd"/>
      <outfile xil_pn:name="../GenericReg.vhd"/>
      <outfile xil_pn:name="../InstMem.V3.vhd"/>
      <outfile xil_pn:name="../MUL.vhd"/>
      <outfile xil_pn:name="../MainModule.vhd"/>
      <outfile xil_pn:name="../Reg32_0.vhd"/>
      <outfile xil_pn:name="../Reg32_1.vhd"/>
      <outfile xil_pn:name="../RegisterFile.vhd"/>
      <outfile xil_pn:name="../condition.vhd"/>
      <outfile xil_pn:name="../control_circuit.vhd"/>
      <outfile xil_pn:name="../decoder.vhd"/>
      <outfile xil_pn:name="../fulladder.vhd"/>
      <outfile xil_pn:name="../lastonebitALU.vhd"/>
      <outfile xil_pn:name="../multx.vhd"/>
      <outfile xil_pn:name="../multx2.vhd"/>
      <outfile xil_pn:name="../multx4.vhd"/>
      <outfile xil_pn:name="../onebitALU.vhd"/>
      <outfile xil_pn:name="../packageALU.vhd"/>
      <outfile xil_pn:name="../package_register.vhd"/>
      <outfile xil_pn:name="../pc.vhd"/>
      <outfile xil_pn:name="ALUControl.vhd"/>
      <outfile xil_pn:name="CU.vhd"/>
      <outfile xil_pn:name="fulladder_pc.vhd"/>
      <outfile xil_pn:name="multx2_bit.vhd"/>
      <outfile xil_pn:name="sign_extent.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1493905953" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9029876424253242810" xil_pn:start_ts="1493905953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493905953" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3251236081137015452" xil_pn:start_ts="1493905953">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493822184" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3414108213959438210" xil_pn:start_ts="1493822184">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524241679" xil_pn:in_ck="-5260778332854815794" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1524241679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../Archi/TestCase/RobotTest.vhd"/>
      <outfile xil_pn:name="../ALU.vhd"/>
      <outfile xil_pn:name="../Datamem.V4.vhd"/>
      <outfile xil_pn:name="../GenericReg.vhd"/>
      <outfile xil_pn:name="../InstMem.V3.vhd"/>
      <outfile xil_pn:name="../MUL.vhd"/>
      <outfile xil_pn:name="../MainModule.vhd"/>
      <outfile xil_pn:name="../Reg32_0.vhd"/>
      <outfile xil_pn:name="../Reg32_1.vhd"/>
      <outfile xil_pn:name="../RegisterFile.vhd"/>
      <outfile xil_pn:name="../condition.vhd"/>
      <outfile xil_pn:name="../control_circuit.vhd"/>
      <outfile xil_pn:name="../decoder.vhd"/>
      <outfile xil_pn:name="../fulladder.vhd"/>
      <outfile xil_pn:name="../lastonebitALU.vhd"/>
      <outfile xil_pn:name="../multx.vhd"/>
      <outfile xil_pn:name="../multx2.vhd"/>
      <outfile xil_pn:name="../multx4.vhd"/>
      <outfile xil_pn:name="../onebitALU.vhd"/>
      <outfile xil_pn:name="../packageALU.vhd"/>
      <outfile xil_pn:name="../package_register.vhd"/>
      <outfile xil_pn:name="../pc.vhd"/>
      <outfile xil_pn:name="ALUControl.vhd"/>
      <outfile xil_pn:name="CU.vhd"/>
      <outfile xil_pn:name="fulladder_pc.vhd"/>
      <outfile xil_pn:name="multx2_bit.vhd"/>
      <outfile xil_pn:name="sign_extent.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1524241685" xil_pn:in_ck="-5260778332854815794" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2025473912819749298" xil_pn:start_ts="1524241679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RobotTest_beh.prj"/>
      <outfile xil_pn:name="RobotTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1524431680" xil_pn:in_ck="-3956328956323637615" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1009481078777151211" xil_pn:start_ts="1524431679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RobotTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1493822115" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1493822115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493822115" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6842651608842141386" xil_pn:start_ts="1493822115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493822115" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3414108213959438210" xil_pn:start_ts="1493822115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493822115" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1493822115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493822115" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7884859698105235480" xil_pn:start_ts="1493822115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493822115" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1493822115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493822115" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8858378715723111736" xil_pn:start_ts="1493822115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493822159" xil_pn:in_ck="1667438694172688513" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="2996086489981468667" xil_pn:start_ts="1493822115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
