# ALU-Units-in-Verilog

This repository contains various ALU units implemented in Verilog, covering floating-point and integer operations. Below is the list of modules available in this repository along with their respective links.


![Float_example svg](https://github.com/user-attachments/assets/9a56038c-be82-4b91-85c4-e7bdfd308393)


### Repository Files

- [ALU](https://github.com/cnbltyasar/ALU-Units-in-Verilog/tree/main/ALU) - Core Arithmetic Logic Unit (ALU) module.
- [FCLASS](https://github.com/cnbltyasar/ALU-Units-in-Verilog/tree/main/FCLASS) - Floating-point classification unit.
- [FCVT_XX](https://github.com/cnbltyasar/ALU-Units-in-Verilog/tree/main/FCVT_XX) - Floating-point to integer and integer to floating-point conversion unit.
- [FPU](https://github.com/cnbltyasar/ALU-Units-in-Verilog/tree/main/FPU) - Floating Point Unit for arithmetic operations.
- [FSGNJ_X](https://github.com/cnbltyasar/ALU-Units-in-Verilog/tree/main/FSGNJ_X) - Floating-point sign manipulation module.
- [F_MAX_MIN](https://github.com/cnbltyasar/ALU-Units-in-Verilog/tree/main/F_MAX_MIN) - Floating-point maximum and minimum computation module.

### Getting Started
To use these modules, clone the repository and include the necessary Verilog files in your simulation or synthesis tool.

```sh
 git clone https://github.com/cnbltyasar/ALU-Units-in-Verilog.git
```


