-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.4
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pyrconstuct_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    imgIn_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    pyrFilOut_V_M_real_V_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    pyrFilOut_V_M_imag_V_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    nL : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_start : IN STD_LOGIC;
    imgIn_TVALID : IN STD_LOGIC;
    imgIn_TREADY : OUT STD_LOGIC;
    pyrFilOut_V_M_real_V_TVALID : OUT STD_LOGIC;
    pyrFilOut_V_M_real_V_TREADY : IN STD_LOGIC;
    pyrFilOut_V_M_imag_V_TVALID : OUT STD_LOGIC;
    pyrFilOut_V_M_imag_V_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC );
end;


architecture behav of pyrconstuct_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "pyrconstuct_top,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=6.798000,HLS_SYN_LAT=2042,HLS_SYN_TPT=1654,HLS_SYN_MEM=27,HLS_SYN_DSP=26,HLS_SYN_FF=14395,HLS_SYN_LUT=11964}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_true : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal imgOutTmpBlockRam_M_real_V_i_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal imgOutTmpBlockRam_M_real_V_i_ce0 : STD_LOGIC;
    signal imgOutTmpBlockRam_M_real_V_i_we0 : STD_LOGIC;
    signal imgOutTmpBlockRam_M_real_V_i_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal imgOutTmpBlockRam_M_real_V_i_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal imgOutTmpBlockRam_M_real_V_t_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal imgOutTmpBlockRam_M_real_V_t_ce0 : STD_LOGIC;
    signal imgOutTmpBlockRam_M_real_V_t_we0 : STD_LOGIC;
    signal imgOutTmpBlockRam_M_real_V_t_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal imgOutTmpBlockRam_M_real_V_t_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal imgOutTmpBlockRam_M_real_V_U_ap_dummy_ce : STD_LOGIC;
    signal imgOutTmpBlockRam_M_imag_V_i_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal imgOutTmpBlockRam_M_imag_V_i_ce0 : STD_LOGIC;
    signal imgOutTmpBlockRam_M_imag_V_i_we0 : STD_LOGIC;
    signal imgOutTmpBlockRam_M_imag_V_i_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal imgOutTmpBlockRam_M_imag_V_i_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal imgOutTmpBlockRam_M_imag_V_t_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal imgOutTmpBlockRam_M_imag_V_t_ce0 : STD_LOGIC;
    signal imgOutTmpBlockRam_M_imag_V_t_we0 : STD_LOGIC;
    signal imgOutTmpBlockRam_M_imag_V_t_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal imgOutTmpBlockRam_M_imag_V_t_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal imgOutTmpBlockRam_M_imag_V_U_ap_dummy_ce : STD_LOGIC;
    signal pyrconstuct_top_Block_codeRepl20_proc_U0_ap_start : STD_LOGIC;
    signal pyrconstuct_top_Block_codeRepl20_proc_U0_ap_done : STD_LOGIC;
    signal pyrconstuct_top_Block_codeRepl20_proc_U0_ap_continue : STD_LOGIC;
    signal pyrconstuct_top_Block_codeRepl20_proc_U0_ap_idle : STD_LOGIC;
    signal pyrconstuct_top_Block_codeRepl20_proc_U0_ap_ready : STD_LOGIC;
    signal pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_full_n : STD_LOGIC;
    signal pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_write : STD_LOGIC;
    signal pyrconstuct_top_Loop_1_proc_U0_ap_start : STD_LOGIC;
    signal pyrconstuct_top_Loop_1_proc_U0_ap_done : STD_LOGIC;
    signal pyrconstuct_top_Loop_1_proc_U0_ap_continue : STD_LOGIC;
    signal pyrconstuct_top_Loop_1_proc_U0_ap_idle : STD_LOGIC;
    signal pyrconstuct_top_Loop_1_proc_U0_ap_ready : STD_LOGIC;
    signal pyrconstuct_top_Loop_1_proc_U0_imgIn_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal pyrconstuct_top_Loop_1_proc_U0_imgIn_TVALID : STD_LOGIC;
    signal pyrconstuct_top_Loop_1_proc_U0_imgIn_TREADY : STD_LOGIC;
    signal pyrconstuct_top_Loop_1_proc_U0_imgInTmp_din : STD_LOGIC_VECTOR (31 downto 0);
    signal pyrconstuct_top_Loop_1_proc_U0_imgInTmp_full_n : STD_LOGIC;
    signal pyrconstuct_top_Loop_1_proc_U0_imgInTmp_write : STD_LOGIC;
    signal fft_config1_U0_ap_start : STD_LOGIC := '0';
    signal fft_config1_U0_ap_ce : STD_LOGIC;
    signal fft_config1_U0_ap_done : STD_LOGIC;
    signal fft_config1_U0_ap_idle : STD_LOGIC;
    signal fft_config1_U0_ap_ready : STD_LOGIC;
    signal fft_config1_U0_xn_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_config1_U0_xn_empty_n : STD_LOGIC;
    signal fft_config1_U0_xn_read : STD_LOGIC;
    signal fft_config1_U0_xk_din : STD_LOGIC_VECTOR (47 downto 0);
    signal fft_config1_U0_xk_full_n : STD_LOGIC;
    signal fft_config1_U0_xk_write : STD_LOGIC;
    signal fft_config1_U0_status_data_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal fft_config1_U0_status_data_V_full_n : STD_LOGIC;
    signal fft_config1_U0_status_data_V_write : STD_LOGIC;
    signal fft_config1_U0_config_ch_data_V_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal fft_config1_U0_config_ch_data_V_empty_n : STD_LOGIC;
    signal fft_config1_U0_config_ch_data_V_read : STD_LOGIC;
    signal fft_config1_U0_ap_continue : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_ap_start : STD_LOGIC := '0';
    signal pyrconstuct_top_Loop_2_proc_U0_ap_done : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_ap_continue : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_ap_idle : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_ap_ready : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_empty_n : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_read : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_ce0 : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_we0 : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0 : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_we0 : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status : STD_LOGIC;
    signal ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status : STD_LOGIC := '0';
    signal ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status : STD_LOGIC;
    signal ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V : STD_LOGIC;
    signal pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status : STD_LOGIC;
    signal ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status : STD_LOGIC := '0';
    signal ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status : STD_LOGIC;
    signal pyrconstuct_top_Loop_3_proc_U0_ap_start : STD_LOGIC;
    signal pyrconstuct_top_Loop_3_proc_U0_ap_done : STD_LOGIC;
    signal pyrconstuct_top_Loop_3_proc_U0_ap_continue : STD_LOGIC;
    signal pyrconstuct_top_Loop_3_proc_U0_ap_idle : STD_LOGIC;
    signal pyrconstuct_top_Loop_3_proc_U0_ap_ready : STD_LOGIC;
    signal pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_ce0 : STD_LOGIC;
    signal pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0 : STD_LOGIC;
    signal pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_din : STD_LOGIC_VECTOR (23 downto 0);
    signal pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_full_n : STD_LOGIC;
    signal pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_write : STD_LOGIC;
    signal pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_din : STD_LOGIC_VECTOR (23 downto 0);
    signal pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_full_n : STD_LOGIC;
    signal pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_write : STD_LOGIC;
    signal pyrconstuct_top_Loop_4_proc_U0_ap_start : STD_LOGIC := '0';
    signal pyrconstuct_top_Loop_4_proc_U0_ap_done : STD_LOGIC;
    signal pyrconstuct_top_Loop_4_proc_U0_ap_continue : STD_LOGIC;
    signal pyrconstuct_top_Loop_4_proc_U0_ap_idle : STD_LOGIC;
    signal pyrconstuct_top_Loop_4_proc_U0_ap_ready : STD_LOGIC;
    signal pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_empty_n : STD_LOGIC;
    signal pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_read : STD_LOGIC;
    signal pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_empty_n : STD_LOGIC;
    signal pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_read : STD_LOGIC;
    signal pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_din : STD_LOGIC_VECTOR (31 downto 0);
    signal pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_full_n : STD_LOGIC;
    signal pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_write : STD_LOGIC;
    signal pyrconstuct_top_Block_proc_U0_ap_start : STD_LOGIC;
    signal pyrconstuct_top_Block_proc_U0_ap_done : STD_LOGIC;
    signal pyrconstuct_top_Block_proc_U0_ap_continue : STD_LOGIC;
    signal pyrconstuct_top_Block_proc_U0_ap_idle : STD_LOGIC;
    signal pyrconstuct_top_Block_proc_U0_ap_ready : STD_LOGIC;
    signal pyrconstuct_top_Block_proc_U0_fft_config2_data_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal pyrconstuct_top_Block_proc_U0_fft_config2_data_V_full_n : STD_LOGIC;
    signal pyrconstuct_top_Block_proc_U0_fft_config2_data_V_write : STD_LOGIC;
    signal fft_config2_U0_ap_start : STD_LOGIC := '0';
    signal fft_config2_U0_ap_ce : STD_LOGIC;
    signal fft_config2_U0_ap_done : STD_LOGIC;
    signal fft_config2_U0_ap_idle : STD_LOGIC;
    signal fft_config2_U0_ap_ready : STD_LOGIC;
    signal fft_config2_U0_xn_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_config2_U0_xn_empty_n : STD_LOGIC;
    signal fft_config2_U0_xn_read : STD_LOGIC;
    signal fft_config2_U0_xk_din : STD_LOGIC_VECTOR (47 downto 0);
    signal fft_config2_U0_xk_full_n : STD_LOGIC;
    signal fft_config2_U0_xk_write : STD_LOGIC;
    signal fft_config2_U0_status_data_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal fft_config2_U0_status_data_V_full_n : STD_LOGIC;
    signal fft_config2_U0_status_data_V_write : STD_LOGIC;
    signal fft_config2_U0_config_ch_data_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal fft_config2_U0_config_ch_data_V_empty_n : STD_LOGIC;
    signal fft_config2_U0_config_ch_data_V_read : STD_LOGIC;
    signal fft_config2_U0_ap_continue : STD_LOGIC;
    signal pyrconstuct_top_Loop_5_proc_U0_ap_start : STD_LOGIC := '0';
    signal pyrconstuct_top_Loop_5_proc_U0_ap_done : STD_LOGIC;
    signal pyrconstuct_top_Loop_5_proc_U0_ap_continue : STD_LOGIC;
    signal pyrconstuct_top_Loop_5_proc_U0_ap_idle : STD_LOGIC;
    signal pyrconstuct_top_Loop_5_proc_U0_ap_ready : STD_LOGIC;
    signal pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_empty_n : STD_LOGIC;
    signal pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_read : STD_LOGIC;
    signal pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TVALID : STD_LOGIC;
    signal pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TREADY : STD_LOGIC;
    signal pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TVALID : STD_LOGIC;
    signal pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TREADY : STD_LOGIC;
    signal ap_sig_hs_continue : STD_LOGIC;
    signal imgOutTmpBlockRam_M_real_V_i_full_n : STD_LOGIC;
    signal imgOutTmpBlockRam_M_real_V_i_write : STD_LOGIC;
    signal imgOutTmpBlockRam_M_real_V_t_empty_n : STD_LOGIC;
    signal imgOutTmpBlockRam_M_real_V_t_read : STD_LOGIC;
    signal imgOutTmpBlockRam_M_imag_V_i_full_n : STD_LOGIC;
    signal imgOutTmpBlockRam_M_imag_V_i_write : STD_LOGIC;
    signal imgOutTmpBlockRam_M_imag_V_t_empty_n : STD_LOGIC;
    signal imgOutTmpBlockRam_M_imag_V_t_read : STD_LOGIC;
    signal fft_config_data_V_channel_U_ap_dummy_ce : STD_LOGIC;
    signal fft_config_data_V_channel_din : STD_LOGIC_VECTOR (7 downto 0);
    signal fft_config_data_V_channel_full_n : STD_LOGIC;
    signal fft_config_data_V_channel_write : STD_LOGIC;
    signal fft_config_data_V_channel_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal fft_config_data_V_channel_empty_n : STD_LOGIC;
    signal fft_config_data_V_channel_read : STD_LOGIC;
    signal imgInTmp_channel_U_ap_dummy_ce : STD_LOGIC;
    signal imgInTmp_channel_din : STD_LOGIC_VECTOR (31 downto 0);
    signal imgInTmp_channel_full_n : STD_LOGIC;
    signal imgInTmp_channel_write : STD_LOGIC;
    signal imgInTmp_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal imgInTmp_channel_empty_n : STD_LOGIC;
    signal imgInTmp_channel_read : STD_LOGIC;
    signal imgOutTmpFFTStream_channel_U_ap_dummy_ce : STD_LOGIC;
    signal imgOutTmpFFTStream_channel_din : STD_LOGIC_VECTOR (47 downto 0);
    signal imgOutTmpFFTStream_channel_full_n : STD_LOGIC;
    signal imgOutTmpFFTStream_channel_write : STD_LOGIC;
    signal imgOutTmpFFTStream_channel_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal imgOutTmpFFTStream_channel_empty_n : STD_LOGIC;
    signal imgOutTmpFFTStream_channel_read : STD_LOGIC;
    signal fftPyrOut_M_real_V_U_ap_dummy_ce : STD_LOGIC;
    signal fftPyrOut_M_real_V_din : STD_LOGIC_VECTOR (23 downto 0);
    signal fftPyrOut_M_real_V_full_n : STD_LOGIC;
    signal fftPyrOut_M_real_V_write : STD_LOGIC;
    signal fftPyrOut_M_real_V_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal fftPyrOut_M_real_V_empty_n : STD_LOGIC;
    signal fftPyrOut_M_real_V_read : STD_LOGIC;
    signal fftPyrOut_M_imag_V_U_ap_dummy_ce : STD_LOGIC;
    signal fftPyrOut_M_imag_V_din : STD_LOGIC_VECTOR (23 downto 0);
    signal fftPyrOut_M_imag_V_full_n : STD_LOGIC;
    signal fftPyrOut_M_imag_V_write : STD_LOGIC;
    signal fftPyrOut_M_imag_V_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal fftPyrOut_M_imag_V_empty_n : STD_LOGIC;
    signal fftPyrOut_M_imag_V_read : STD_LOGIC;
    signal imgInTmp2_channel_U_ap_dummy_ce : STD_LOGIC;
    signal imgInTmp2_channel_din : STD_LOGIC_VECTOR (31 downto 0);
    signal imgInTmp2_channel_full_n : STD_LOGIC;
    signal imgInTmp2_channel_write : STD_LOGIC;
    signal imgInTmp2_channel_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal imgInTmp2_channel_empty_n : STD_LOGIC;
    signal imgInTmp2_channel_read : STD_LOGIC;
    signal fft_config2_data_V_U_ap_dummy_ce : STD_LOGIC;
    signal fft_config2_data_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal fft_config2_data_V_full_n : STD_LOGIC;
    signal fft_config2_data_V_write : STD_LOGIC;
    signal fft_config2_data_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal fft_config2_data_V_empty_n : STD_LOGIC;
    signal fft_config2_data_V_read : STD_LOGIC;
    signal ifftPyrOut_channel_U_ap_dummy_ce : STD_LOGIC;
    signal ifftPyrOut_channel_din : STD_LOGIC_VECTOR (47 downto 0);
    signal ifftPyrOut_channel_full_n : STD_LOGIC;
    signal ifftPyrOut_channel_write : STD_LOGIC;
    signal ifftPyrOut_channel_dout : STD_LOGIC_VECTOR (47 downto 0);
    signal ifftPyrOut_channel_empty_n : STD_LOGIC;
    signal ifftPyrOut_channel_read : STD_LOGIC;
    signal ap_reg_procdone_pyrconstuct_top_Block_codeRepl20_proc_U0 : STD_LOGIC := '0';
    signal ap_sig_hs_done : STD_LOGIC;
    signal ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_fft_config1_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_pyrconstuct_top_Block_proc_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_fft_config2_U0 : STD_LOGIC := '0';
    signal ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0 : STD_LOGIC := '0';
    signal ap_CS : STD_LOGIC;
    signal ap_sig_top_allready : STD_LOGIC;

    component pyrconstuct_top_Block_codeRepl20_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fft_config_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        fft_config_data_V_full_n : IN STD_LOGIC;
        fft_config_data_V_write : OUT STD_LOGIC );
    end component;


    component pyrconstuct_top_Loop_1_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgIn_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        imgIn_TVALID : IN STD_LOGIC;
        imgIn_TREADY : OUT STD_LOGIC;
        imgInTmp_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        imgInTmp_full_n : IN STD_LOGIC;
        imgInTmp_write : OUT STD_LOGIC );
    end component;


    component fft_config1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xn_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xn_empty_n : IN STD_LOGIC;
        xn_read : OUT STD_LOGIC;
        xk_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        xk_full_n : IN STD_LOGIC;
        xk_write : OUT STD_LOGIC;
        status_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        status_data_V_full_n : IN STD_LOGIC;
        status_data_V_write : OUT STD_LOGIC;
        config_ch_data_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        config_ch_data_V_empty_n : IN STD_LOGIC;
        config_ch_data_V_read : OUT STD_LOGIC );
    end component;


    component pyrconstuct_top_Loop_2_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgOutTmpFFTStream_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        imgOutTmpFFTStream_empty_n : IN STD_LOGIC;
        imgOutTmpFFTStream_read : OUT STD_LOGIC;
        imgOutTmpBlockRam_M_real_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        imgOutTmpBlockRam_M_real_V_ce0 : OUT STD_LOGIC;
        imgOutTmpBlockRam_M_real_V_we0 : OUT STD_LOGIC;
        imgOutTmpBlockRam_M_real_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        imgOutTmpBlockRam_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        imgOutTmpBlockRam_M_imag_V_ce0 : OUT STD_LOGIC;
        imgOutTmpBlockRam_M_imag_V_we0 : OUT STD_LOGIC;
        imgOutTmpBlockRam_M_imag_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component pyrconstuct_top_Loop_3_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgOutTmpBlockRam_M_real_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        imgOutTmpBlockRam_M_real_V_ce0 : OUT STD_LOGIC;
        imgOutTmpBlockRam_M_real_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        imgOutTmpBlockRam_M_imag_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        imgOutTmpBlockRam_M_imag_V_ce0 : OUT STD_LOGIC;
        imgOutTmpBlockRam_M_imag_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        fftPyrOut_M_real_V_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        fftPyrOut_M_real_V_full_n : IN STD_LOGIC;
        fftPyrOut_M_real_V_write : OUT STD_LOGIC;
        fftPyrOut_M_imag_V_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        fftPyrOut_M_imag_V_full_n : IN STD_LOGIC;
        fftPyrOut_M_imag_V_write : OUT STD_LOGIC );
    end component;


    component pyrconstuct_top_Loop_4_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fftPyrOut_M_real_V_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        fftPyrOut_M_real_V_empty_n : IN STD_LOGIC;
        fftPyrOut_M_real_V_read : OUT STD_LOGIC;
        fftPyrOut_M_imag_V_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        fftPyrOut_M_imag_V_empty_n : IN STD_LOGIC;
        fftPyrOut_M_imag_V_read : OUT STD_LOGIC;
        imgInTmp2_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        imgInTmp2_full_n : IN STD_LOGIC;
        imgInTmp2_write : OUT STD_LOGIC );
    end component;


    component pyrconstuct_top_Block_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fft_config2_data_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        fft_config2_data_V_full_n : IN STD_LOGIC;
        fft_config2_data_V_write : OUT STD_LOGIC );
    end component;


    component fft_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xn_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        xn_empty_n : IN STD_LOGIC;
        xn_read : OUT STD_LOGIC;
        xk_din : OUT STD_LOGIC_VECTOR (47 downto 0);
        xk_full_n : IN STD_LOGIC;
        xk_write : OUT STD_LOGIC;
        status_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        status_data_V_full_n : IN STD_LOGIC;
        status_data_V_write : OUT STD_LOGIC;
        config_ch_data_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        config_ch_data_V_empty_n : IN STD_LOGIC;
        config_ch_data_V_read : OUT STD_LOGIC );
    end component;


    component pyrconstuct_top_Loop_5_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ifftPyrOut_dout : IN STD_LOGIC_VECTOR (47 downto 0);
        ifftPyrOut_empty_n : IN STD_LOGIC;
        ifftPyrOut_read : OUT STD_LOGIC;
        pyrFilOut_V_M_real_V_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        pyrFilOut_V_M_real_V_TVALID : OUT STD_LOGIC;
        pyrFilOut_V_M_real_V_TREADY : IN STD_LOGIC;
        pyrFilOut_V_M_imag_V_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        pyrFilOut_V_M_imag_V_TVALID : OUT STD_LOGIC;
        pyrFilOut_V_M_imag_V_TREADY : IN STD_LOGIC );
    end component;


    component pyrconstuct_top_imgOutTmpBlockRam_M_real_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component FIFO_pyrconstuct_top_fft_config_data_V_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_pyrconstuct_top_imgInTmp_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_pyrconstuct_top_imgOutTmpFFTStream_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (47 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (47 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_pyrconstuct_top_fftPyrOut_M_real_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_pyrconstuct_top_fftPyrOut_M_imag_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_pyrconstuct_top_imgInTmp2_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_pyrconstuct_top_fft_config2_data_V IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component FIFO_pyrconstuct_top_ifftPyrOut_channel IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (47 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (47 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    imgOutTmpBlockRam_M_real_V_U : component pyrconstuct_top_imgOutTmpBlockRam_M_real_V
    generic map (
        DataWidth => 24,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => imgOutTmpBlockRam_M_real_V_i_address0,
        i_ce0 => imgOutTmpBlockRam_M_real_V_i_ce0,
        i_we0 => imgOutTmpBlockRam_M_real_V_i_we0,
        i_d0 => imgOutTmpBlockRam_M_real_V_i_d0,
        i_q0 => imgOutTmpBlockRam_M_real_V_i_q0,
        t_address0 => imgOutTmpBlockRam_M_real_V_t_address0,
        t_ce0 => imgOutTmpBlockRam_M_real_V_t_ce0,
        t_we0 => imgOutTmpBlockRam_M_real_V_t_we0,
        t_d0 => imgOutTmpBlockRam_M_real_V_t_d0,
        t_q0 => imgOutTmpBlockRam_M_real_V_t_q0,
        i_ce => imgOutTmpBlockRam_M_real_V_U_ap_dummy_ce,
        t_ce => imgOutTmpBlockRam_M_real_V_U_ap_dummy_ce,
        i_full_n => imgOutTmpBlockRam_M_real_V_i_full_n,
        i_write => imgOutTmpBlockRam_M_real_V_i_write,
        t_empty_n => imgOutTmpBlockRam_M_real_V_t_empty_n,
        t_read => imgOutTmpBlockRam_M_real_V_t_read);

    imgOutTmpBlockRam_M_imag_V_U : component pyrconstuct_top_imgOutTmpBlockRam_M_real_V
    generic map (
        DataWidth => 24,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => imgOutTmpBlockRam_M_imag_V_i_address0,
        i_ce0 => imgOutTmpBlockRam_M_imag_V_i_ce0,
        i_we0 => imgOutTmpBlockRam_M_imag_V_i_we0,
        i_d0 => imgOutTmpBlockRam_M_imag_V_i_d0,
        i_q0 => imgOutTmpBlockRam_M_imag_V_i_q0,
        t_address0 => imgOutTmpBlockRam_M_imag_V_t_address0,
        t_ce0 => imgOutTmpBlockRam_M_imag_V_t_ce0,
        t_we0 => imgOutTmpBlockRam_M_imag_V_t_we0,
        t_d0 => imgOutTmpBlockRam_M_imag_V_t_d0,
        t_q0 => imgOutTmpBlockRam_M_imag_V_t_q0,
        i_ce => imgOutTmpBlockRam_M_imag_V_U_ap_dummy_ce,
        t_ce => imgOutTmpBlockRam_M_imag_V_U_ap_dummy_ce,
        i_full_n => imgOutTmpBlockRam_M_imag_V_i_full_n,
        i_write => imgOutTmpBlockRam_M_imag_V_i_write,
        t_empty_n => imgOutTmpBlockRam_M_imag_V_t_empty_n,
        t_read => imgOutTmpBlockRam_M_imag_V_t_read);

    pyrconstuct_top_Block_codeRepl20_proc_U0 : component pyrconstuct_top_Block_codeRepl20_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pyrconstuct_top_Block_codeRepl20_proc_U0_ap_start,
        ap_done => pyrconstuct_top_Block_codeRepl20_proc_U0_ap_done,
        ap_continue => pyrconstuct_top_Block_codeRepl20_proc_U0_ap_continue,
        ap_idle => pyrconstuct_top_Block_codeRepl20_proc_U0_ap_idle,
        ap_ready => pyrconstuct_top_Block_codeRepl20_proc_U0_ap_ready,
        fft_config_data_V_din => pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_din,
        fft_config_data_V_full_n => pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_full_n,
        fft_config_data_V_write => pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_write);

    pyrconstuct_top_Loop_1_proc_U0 : component pyrconstuct_top_Loop_1_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pyrconstuct_top_Loop_1_proc_U0_ap_start,
        ap_done => pyrconstuct_top_Loop_1_proc_U0_ap_done,
        ap_continue => pyrconstuct_top_Loop_1_proc_U0_ap_continue,
        ap_idle => pyrconstuct_top_Loop_1_proc_U0_ap_idle,
        ap_ready => pyrconstuct_top_Loop_1_proc_U0_ap_ready,
        imgIn_TDATA => pyrconstuct_top_Loop_1_proc_U0_imgIn_TDATA,
        imgIn_TVALID => pyrconstuct_top_Loop_1_proc_U0_imgIn_TVALID,
        imgIn_TREADY => pyrconstuct_top_Loop_1_proc_U0_imgIn_TREADY,
        imgInTmp_din => pyrconstuct_top_Loop_1_proc_U0_imgInTmp_din,
        imgInTmp_full_n => pyrconstuct_top_Loop_1_proc_U0_imgInTmp_full_n,
        imgInTmp_write => pyrconstuct_top_Loop_1_proc_U0_imgInTmp_write);

    fft_config1_U0 : component fft_config1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => fft_config1_U0_ap_start,
        ap_ce => fft_config1_U0_ap_ce,
        ap_done => fft_config1_U0_ap_done,
        ap_idle => fft_config1_U0_ap_idle,
        ap_ready => fft_config1_U0_ap_ready,
        xn_dout => fft_config1_U0_xn_dout,
        xn_empty_n => fft_config1_U0_xn_empty_n,
        xn_read => fft_config1_U0_xn_read,
        xk_din => fft_config1_U0_xk_din,
        xk_full_n => fft_config1_U0_xk_full_n,
        xk_write => fft_config1_U0_xk_write,
        status_data_V_din => fft_config1_U0_status_data_V_din,
        status_data_V_full_n => fft_config1_U0_status_data_V_full_n,
        status_data_V_write => fft_config1_U0_status_data_V_write,
        config_ch_data_V_dout => fft_config1_U0_config_ch_data_V_dout,
        config_ch_data_V_empty_n => fft_config1_U0_config_ch_data_V_empty_n,
        config_ch_data_V_read => fft_config1_U0_config_ch_data_V_read);

    pyrconstuct_top_Loop_2_proc_U0 : component pyrconstuct_top_Loop_2_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pyrconstuct_top_Loop_2_proc_U0_ap_start,
        ap_done => pyrconstuct_top_Loop_2_proc_U0_ap_done,
        ap_continue => pyrconstuct_top_Loop_2_proc_U0_ap_continue,
        ap_idle => pyrconstuct_top_Loop_2_proc_U0_ap_idle,
        ap_ready => pyrconstuct_top_Loop_2_proc_U0_ap_ready,
        imgOutTmpFFTStream_dout => pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_dout,
        imgOutTmpFFTStream_empty_n => pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_empty_n,
        imgOutTmpFFTStream_read => pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_read,
        imgOutTmpBlockRam_M_real_V_address0 => pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_address0,
        imgOutTmpBlockRam_M_real_V_ce0 => pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_ce0,
        imgOutTmpBlockRam_M_real_V_we0 => pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_we0,
        imgOutTmpBlockRam_M_real_V_d0 => pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_d0,
        imgOutTmpBlockRam_M_imag_V_address0 => pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_address0,
        imgOutTmpBlockRam_M_imag_V_ce0 => pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0,
        imgOutTmpBlockRam_M_imag_V_we0 => pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_we0,
        imgOutTmpBlockRam_M_imag_V_d0 => pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_d0);

    pyrconstuct_top_Loop_3_proc_U0 : component pyrconstuct_top_Loop_3_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pyrconstuct_top_Loop_3_proc_U0_ap_start,
        ap_done => pyrconstuct_top_Loop_3_proc_U0_ap_done,
        ap_continue => pyrconstuct_top_Loop_3_proc_U0_ap_continue,
        ap_idle => pyrconstuct_top_Loop_3_proc_U0_ap_idle,
        ap_ready => pyrconstuct_top_Loop_3_proc_U0_ap_ready,
        imgOutTmpBlockRam_M_real_V_address0 => pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_address0,
        imgOutTmpBlockRam_M_real_V_ce0 => pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_ce0,
        imgOutTmpBlockRam_M_real_V_q0 => pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_q0,
        imgOutTmpBlockRam_M_imag_V_address0 => pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_address0,
        imgOutTmpBlockRam_M_imag_V_ce0 => pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0,
        imgOutTmpBlockRam_M_imag_V_q0 => pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_q0,
        fftPyrOut_M_real_V_din => pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_din,
        fftPyrOut_M_real_V_full_n => pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_full_n,
        fftPyrOut_M_real_V_write => pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_write,
        fftPyrOut_M_imag_V_din => pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_din,
        fftPyrOut_M_imag_V_full_n => pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_full_n,
        fftPyrOut_M_imag_V_write => pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_write);

    pyrconstuct_top_Loop_4_proc_U0 : component pyrconstuct_top_Loop_4_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pyrconstuct_top_Loop_4_proc_U0_ap_start,
        ap_done => pyrconstuct_top_Loop_4_proc_U0_ap_done,
        ap_continue => pyrconstuct_top_Loop_4_proc_U0_ap_continue,
        ap_idle => pyrconstuct_top_Loop_4_proc_U0_ap_idle,
        ap_ready => pyrconstuct_top_Loop_4_proc_U0_ap_ready,
        fftPyrOut_M_real_V_dout => pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_dout,
        fftPyrOut_M_real_V_empty_n => pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_empty_n,
        fftPyrOut_M_real_V_read => pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_read,
        fftPyrOut_M_imag_V_dout => pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_dout,
        fftPyrOut_M_imag_V_empty_n => pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_empty_n,
        fftPyrOut_M_imag_V_read => pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_read,
        imgInTmp2_din => pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_din,
        imgInTmp2_full_n => pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_full_n,
        imgInTmp2_write => pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_write);

    pyrconstuct_top_Block_proc_U0 : component pyrconstuct_top_Block_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pyrconstuct_top_Block_proc_U0_ap_start,
        ap_done => pyrconstuct_top_Block_proc_U0_ap_done,
        ap_continue => pyrconstuct_top_Block_proc_U0_ap_continue,
        ap_idle => pyrconstuct_top_Block_proc_U0_ap_idle,
        ap_ready => pyrconstuct_top_Block_proc_U0_ap_ready,
        fft_config2_data_V_din => pyrconstuct_top_Block_proc_U0_fft_config2_data_V_din,
        fft_config2_data_V_full_n => pyrconstuct_top_Block_proc_U0_fft_config2_data_V_full_n,
        fft_config2_data_V_write => pyrconstuct_top_Block_proc_U0_fft_config2_data_V_write);

    fft_config2_U0 : component fft_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => fft_config2_U0_ap_start,
        ap_ce => fft_config2_U0_ap_ce,
        ap_done => fft_config2_U0_ap_done,
        ap_idle => fft_config2_U0_ap_idle,
        ap_ready => fft_config2_U0_ap_ready,
        xn_dout => fft_config2_U0_xn_dout,
        xn_empty_n => fft_config2_U0_xn_empty_n,
        xn_read => fft_config2_U0_xn_read,
        xk_din => fft_config2_U0_xk_din,
        xk_full_n => fft_config2_U0_xk_full_n,
        xk_write => fft_config2_U0_xk_write,
        status_data_V_din => fft_config2_U0_status_data_V_din,
        status_data_V_full_n => fft_config2_U0_status_data_V_full_n,
        status_data_V_write => fft_config2_U0_status_data_V_write,
        config_ch_data_V_dout => fft_config2_U0_config_ch_data_V_dout,
        config_ch_data_V_empty_n => fft_config2_U0_config_ch_data_V_empty_n,
        config_ch_data_V_read => fft_config2_U0_config_ch_data_V_read);

    pyrconstuct_top_Loop_5_proc_U0 : component pyrconstuct_top_Loop_5_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => pyrconstuct_top_Loop_5_proc_U0_ap_start,
        ap_done => pyrconstuct_top_Loop_5_proc_U0_ap_done,
        ap_continue => pyrconstuct_top_Loop_5_proc_U0_ap_continue,
        ap_idle => pyrconstuct_top_Loop_5_proc_U0_ap_idle,
        ap_ready => pyrconstuct_top_Loop_5_proc_U0_ap_ready,
        ifftPyrOut_dout => pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_dout,
        ifftPyrOut_empty_n => pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_empty_n,
        ifftPyrOut_read => pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_read,
        pyrFilOut_V_M_real_V_TDATA => pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TDATA,
        pyrFilOut_V_M_real_V_TVALID => pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TVALID,
        pyrFilOut_V_M_real_V_TREADY => pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TREADY,
        pyrFilOut_V_M_imag_V_TDATA => pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TDATA,
        pyrFilOut_V_M_imag_V_TVALID => pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TVALID,
        pyrFilOut_V_M_imag_V_TREADY => pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TREADY);

    fft_config_data_V_channel_U : component FIFO_pyrconstuct_top_fft_config_data_V_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => fft_config_data_V_channel_U_ap_dummy_ce,
        if_write_ce => fft_config_data_V_channel_U_ap_dummy_ce,
        if_din => fft_config_data_V_channel_din,
        if_full_n => fft_config_data_V_channel_full_n,
        if_write => fft_config_data_V_channel_write,
        if_dout => fft_config_data_V_channel_dout,
        if_empty_n => fft_config_data_V_channel_empty_n,
        if_read => fft_config_data_V_channel_read);

    imgInTmp_channel_U : component FIFO_pyrconstuct_top_imgInTmp_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => imgInTmp_channel_U_ap_dummy_ce,
        if_write_ce => imgInTmp_channel_U_ap_dummy_ce,
        if_din => imgInTmp_channel_din,
        if_full_n => imgInTmp_channel_full_n,
        if_write => imgInTmp_channel_write,
        if_dout => imgInTmp_channel_dout,
        if_empty_n => imgInTmp_channel_empty_n,
        if_read => imgInTmp_channel_read);

    imgOutTmpFFTStream_channel_U : component FIFO_pyrconstuct_top_imgOutTmpFFTStream_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => imgOutTmpFFTStream_channel_U_ap_dummy_ce,
        if_write_ce => imgOutTmpFFTStream_channel_U_ap_dummy_ce,
        if_din => imgOutTmpFFTStream_channel_din,
        if_full_n => imgOutTmpFFTStream_channel_full_n,
        if_write => imgOutTmpFFTStream_channel_write,
        if_dout => imgOutTmpFFTStream_channel_dout,
        if_empty_n => imgOutTmpFFTStream_channel_empty_n,
        if_read => imgOutTmpFFTStream_channel_read);

    fftPyrOut_M_real_V_U : component FIFO_pyrconstuct_top_fftPyrOut_M_real_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => fftPyrOut_M_real_V_U_ap_dummy_ce,
        if_write_ce => fftPyrOut_M_real_V_U_ap_dummy_ce,
        if_din => fftPyrOut_M_real_V_din,
        if_full_n => fftPyrOut_M_real_V_full_n,
        if_write => fftPyrOut_M_real_V_write,
        if_dout => fftPyrOut_M_real_V_dout,
        if_empty_n => fftPyrOut_M_real_V_empty_n,
        if_read => fftPyrOut_M_real_V_read);

    fftPyrOut_M_imag_V_U : component FIFO_pyrconstuct_top_fftPyrOut_M_imag_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => fftPyrOut_M_imag_V_U_ap_dummy_ce,
        if_write_ce => fftPyrOut_M_imag_V_U_ap_dummy_ce,
        if_din => fftPyrOut_M_imag_V_din,
        if_full_n => fftPyrOut_M_imag_V_full_n,
        if_write => fftPyrOut_M_imag_V_write,
        if_dout => fftPyrOut_M_imag_V_dout,
        if_empty_n => fftPyrOut_M_imag_V_empty_n,
        if_read => fftPyrOut_M_imag_V_read);

    imgInTmp2_channel_U : component FIFO_pyrconstuct_top_imgInTmp2_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => imgInTmp2_channel_U_ap_dummy_ce,
        if_write_ce => imgInTmp2_channel_U_ap_dummy_ce,
        if_din => imgInTmp2_channel_din,
        if_full_n => imgInTmp2_channel_full_n,
        if_write => imgInTmp2_channel_write,
        if_dout => imgInTmp2_channel_dout,
        if_empty_n => imgInTmp2_channel_empty_n,
        if_read => imgInTmp2_channel_read);

    fft_config2_data_V_U : component FIFO_pyrconstuct_top_fft_config2_data_V
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => fft_config2_data_V_U_ap_dummy_ce,
        if_write_ce => fft_config2_data_V_U_ap_dummy_ce,
        if_din => fft_config2_data_V_din,
        if_full_n => fft_config2_data_V_full_n,
        if_write => fft_config2_data_V_write,
        if_dout => fft_config2_data_V_dout,
        if_empty_n => fft_config2_data_V_empty_n,
        if_read => fft_config2_data_V_read);

    ifftPyrOut_channel_U : component FIFO_pyrconstuct_top_ifftPyrOut_channel
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ifftPyrOut_channel_U_ap_dummy_ce,
        if_write_ce => ifftPyrOut_channel_U_ap_dummy_ce,
        if_din => ifftPyrOut_channel_din,
        if_full_n => ifftPyrOut_channel_full_n,
        if_write => ifftPyrOut_channel_write,
        if_dout => ifftPyrOut_channel_dout,
        if_empty_n => ifftPyrOut_channel_empty_n,
        if_read => ifftPyrOut_channel_read);





    -- ap_reg_procdone_fft_config1_U0 assign process. --
    ap_reg_procdone_fft_config1_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_fft_config1_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_fft_config1_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = fft_config1_U0_ap_done)) then 
                    ap_reg_procdone_fft_config1_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_fft_config2_U0 assign process. --
    ap_reg_procdone_fft_config2_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_fft_config2_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_fft_config2_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = fft_config2_U0_ap_done)) then 
                    ap_reg_procdone_fft_config2_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_pyrconstuct_top_Block_codeRepl20_proc_U0 assign process. --
    ap_reg_procdone_pyrconstuct_top_Block_codeRepl20_proc_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_pyrconstuct_top_Block_codeRepl20_proc_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Block_codeRepl20_proc_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = pyrconstuct_top_Block_codeRepl20_proc_U0_ap_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Block_codeRepl20_proc_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_pyrconstuct_top_Block_proc_U0 assign process. --
    ap_reg_procdone_pyrconstuct_top_Block_proc_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_pyrconstuct_top_Block_proc_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Block_proc_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = pyrconstuct_top_Block_proc_U0_ap_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Block_proc_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0 assign process. --
    ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = pyrconstuct_top_Loop_1_proc_U0_ap_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0 assign process. --
    ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = pyrconstuct_top_Loop_2_proc_U0_ap_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0 assign process. --
    ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = pyrconstuct_top_Loop_3_proc_U0_ap_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0 assign process. --
    ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = pyrconstuct_top_Loop_4_proc_U0_ap_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0 assign process. --
    ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = pyrconstuct_top_Loop_5_proc_U0_ap_done)) then 
                    ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status assign process. --
    ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = pyrconstuct_top_Loop_2_proc_U0_ap_done) and (ap_const_logic_1 = pyrconstuct_top_Loop_2_proc_U0_ap_continue))) then 
                    ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = pyrconstuct_top_Loop_2_proc_U0_ap_done) and (ap_const_logic_1 = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status))) then 
                    ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status assign process. --
    ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = pyrconstuct_top_Loop_2_proc_U0_ap_done) and (ap_const_logic_1 = pyrconstuct_top_Loop_2_proc_U0_ap_continue))) then 
                    ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = pyrconstuct_top_Loop_2_proc_U0_ap_done) and (ap_const_logic_1 = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status))) then 
                    ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- fft_config1_U0_ap_start assign process. --
    fft_config1_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                fft_config1_U0_ap_start <= ap_const_logic_0;
            else
                fft_config1_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- fft_config2_U0_ap_start assign process. --
    fft_config2_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                fft_config2_U0_ap_start <= ap_const_logic_0;
            else
                fft_config2_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- pyrconstuct_top_Loop_2_proc_U0_ap_start assign process. --
    pyrconstuct_top_Loop_2_proc_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pyrconstuct_top_Loop_2_proc_U0_ap_start <= ap_const_logic_0;
            else
                pyrconstuct_top_Loop_2_proc_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- pyrconstuct_top_Loop_4_proc_U0_ap_start assign process. --
    pyrconstuct_top_Loop_4_proc_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pyrconstuct_top_Loop_4_proc_U0_ap_start <= ap_const_logic_0;
            else
                pyrconstuct_top_Loop_4_proc_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- pyrconstuct_top_Loop_5_proc_U0_ap_start assign process. --
    pyrconstuct_top_Loop_5_proc_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                pyrconstuct_top_Loop_5_proc_U0_ap_start <= ap_const_logic_0;
            else
                pyrconstuct_top_Loop_5_proc_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    -- ap_CS assign process. --
    ap_CS_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_CS <= ap_const_logic_0;
        end if;
    end process;

    -- ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V assign process. --
    ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_assign_proc : process(pyrconstuct_top_Loop_2_proc_U0_ap_done, ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status)) then 
            ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V <= ap_const_logic_0;
        else 
            ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V <= pyrconstuct_top_Loop_2_proc_U0_ap_done;
        end if; 
    end process;


    -- ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V assign process. --
    ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_assign_proc : process(pyrconstuct_top_Loop_2_proc_U0_ap_done, ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status)
    begin
        if ((ap_const_logic_1 = ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status)) then 
            ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V <= ap_const_logic_0;
        else 
            ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V <= pyrconstuct_top_Loop_2_proc_U0_ap_done;
        end if; 
    end process;

    ap_done <= ap_sig_hs_done;

    -- ap_idle assign process. --
    ap_idle_assign_proc : process(pyrconstuct_top_Block_codeRepl20_proc_U0_ap_idle, pyrconstuct_top_Loop_1_proc_U0_ap_idle, fft_config1_U0_ap_idle, pyrconstuct_top_Loop_2_proc_U0_ap_idle, pyrconstuct_top_Loop_3_proc_U0_ap_idle, pyrconstuct_top_Loop_4_proc_U0_ap_idle, pyrconstuct_top_Block_proc_U0_ap_idle, fft_config2_U0_ap_idle, pyrconstuct_top_Loop_5_proc_U0_ap_idle, imgOutTmpBlockRam_M_real_V_t_empty_n, imgOutTmpBlockRam_M_imag_V_t_empty_n)
    begin
        if (((ap_const_logic_1 = pyrconstuct_top_Block_codeRepl20_proc_U0_ap_idle) and (ap_const_logic_1 = pyrconstuct_top_Loop_1_proc_U0_ap_idle) and (ap_const_logic_1 = fft_config1_U0_ap_idle) and (ap_const_logic_1 = pyrconstuct_top_Loop_2_proc_U0_ap_idle) and (ap_const_logic_1 = pyrconstuct_top_Loop_3_proc_U0_ap_idle) and (ap_const_logic_1 = pyrconstuct_top_Loop_4_proc_U0_ap_idle) and (ap_const_logic_1 = pyrconstuct_top_Block_proc_U0_ap_idle) and (ap_const_logic_1 = fft_config2_U0_ap_idle) and (ap_const_logic_1 = pyrconstuct_top_Loop_5_proc_U0_ap_idle) and (ap_const_logic_0 = imgOutTmpBlockRam_M_real_V_t_empty_n) and (ap_const_logic_0 = imgOutTmpBlockRam_M_imag_V_t_empty_n))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= ap_sig_top_allready;

    -- ap_rst_n_inv assign process. --
    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sig_hs_continue <= ap_const_logic_1;

    -- ap_sig_hs_done assign process. --
    ap_sig_hs_done_assign_proc : process(pyrconstuct_top_Loop_5_proc_U0_ap_done)
    begin
        if ((ap_const_logic_1 = pyrconstuct_top_Loop_5_proc_U0_ap_done)) then 
            ap_sig_hs_done <= ap_const_logic_1;
        else 
            ap_sig_hs_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status assign process. --
    ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status_assign_proc : process(pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status, ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status)) then 
            ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status <= pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status;
        else 
            ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status <= ap_const_logic_1;
        end if; 
    end process;


    -- ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status assign process. --
    ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status_assign_proc : process(pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status, ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status)
    begin
        if ((ap_const_logic_0 = ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status)) then 
            ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status <= pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status;
        else 
            ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status <= ap_const_logic_1;
        end if; 
    end process;

    ap_sig_top_allready <= pyrconstuct_top_Loop_1_proc_U0_ap_ready;
    fftPyrOut_M_imag_V_U_ap_dummy_ce <= ap_const_logic_1;
    fftPyrOut_M_imag_V_din <= pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_din;
    fftPyrOut_M_imag_V_read <= pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_read;
    fftPyrOut_M_imag_V_write <= pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_write;
    fftPyrOut_M_real_V_U_ap_dummy_ce <= ap_const_logic_1;
    fftPyrOut_M_real_V_din <= pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_din;
    fftPyrOut_M_real_V_read <= pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_read;
    fftPyrOut_M_real_V_write <= pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_write;
    fft_config1_U0_ap_ce <= ap_const_logic_1;
    fft_config1_U0_ap_continue <= ap_const_logic_1;
    fft_config1_U0_config_ch_data_V_dout <= fft_config_data_V_channel_dout;
    fft_config1_U0_config_ch_data_V_empty_n <= fft_config_data_V_channel_empty_n;
    fft_config1_U0_status_data_V_full_n <= ap_const_logic_1;
    fft_config1_U0_xk_full_n <= imgOutTmpFFTStream_channel_full_n;
    fft_config1_U0_xn_dout <= imgInTmp_channel_dout;
    fft_config1_U0_xn_empty_n <= imgInTmp_channel_empty_n;
    fft_config2_U0_ap_ce <= ap_const_logic_1;
    fft_config2_U0_ap_continue <= ap_const_logic_1;
    fft_config2_U0_config_ch_data_V_dout <= fft_config2_data_V_dout;
    fft_config2_U0_config_ch_data_V_empty_n <= fft_config2_data_V_empty_n;
    fft_config2_U0_status_data_V_full_n <= ap_const_logic_1;
    fft_config2_U0_xk_full_n <= ifftPyrOut_channel_full_n;
    fft_config2_U0_xn_dout <= imgInTmp2_channel_dout;
    fft_config2_U0_xn_empty_n <= imgInTmp2_channel_empty_n;
    fft_config2_data_V_U_ap_dummy_ce <= ap_const_logic_1;
    fft_config2_data_V_din <= pyrconstuct_top_Block_proc_U0_fft_config2_data_V_din;
    fft_config2_data_V_read <= fft_config2_U0_config_ch_data_V_read;
    fft_config2_data_V_write <= pyrconstuct_top_Block_proc_U0_fft_config2_data_V_write;
    fft_config_data_V_channel_U_ap_dummy_ce <= ap_const_logic_1;
    fft_config_data_V_channel_din <= pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_din;
    fft_config_data_V_channel_read <= fft_config1_U0_config_ch_data_V_read;
    fft_config_data_V_channel_write <= pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_write;
    ifftPyrOut_channel_U_ap_dummy_ce <= ap_const_logic_1;
    ifftPyrOut_channel_din <= fft_config2_U0_xk_din;
    ifftPyrOut_channel_read <= pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_read;
    ifftPyrOut_channel_write <= fft_config2_U0_xk_write;
    imgInTmp2_channel_U_ap_dummy_ce <= ap_const_logic_1;
    imgInTmp2_channel_din <= pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_din;
    imgInTmp2_channel_read <= fft_config2_U0_xn_read;
    imgInTmp2_channel_write <= pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_write;
    imgInTmp_channel_U_ap_dummy_ce <= ap_const_logic_1;
    imgInTmp_channel_din <= pyrconstuct_top_Loop_1_proc_U0_imgInTmp_din;
    imgInTmp_channel_read <= fft_config1_U0_xn_read;
    imgInTmp_channel_write <= pyrconstuct_top_Loop_1_proc_U0_imgInTmp_write;
    imgIn_TREADY <= pyrconstuct_top_Loop_1_proc_U0_imgIn_TREADY;
    imgOutTmpBlockRam_M_imag_V_U_ap_dummy_ce <= ap_const_logic_1;
    imgOutTmpBlockRam_M_imag_V_i_address0 <= pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_address0;
    imgOutTmpBlockRam_M_imag_V_i_ce0 <= pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0;
    imgOutTmpBlockRam_M_imag_V_i_d0 <= pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_d0;
    imgOutTmpBlockRam_M_imag_V_i_we0 <= pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_we0;
    imgOutTmpBlockRam_M_imag_V_i_write <= ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V;
    imgOutTmpBlockRam_M_imag_V_t_address0 <= pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_address0;
    imgOutTmpBlockRam_M_imag_V_t_ce0 <= pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0;
    imgOutTmpBlockRam_M_imag_V_t_d0 <= ap_const_lv24_0;
    imgOutTmpBlockRam_M_imag_V_t_read <= pyrconstuct_top_Loop_3_proc_U0_ap_ready;
    imgOutTmpBlockRam_M_imag_V_t_we0 <= ap_const_logic_0;
    imgOutTmpBlockRam_M_real_V_U_ap_dummy_ce <= ap_const_logic_1;
    imgOutTmpBlockRam_M_real_V_i_address0 <= pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_address0;
    imgOutTmpBlockRam_M_real_V_i_ce0 <= pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_ce0;
    imgOutTmpBlockRam_M_real_V_i_d0 <= pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_d0;
    imgOutTmpBlockRam_M_real_V_i_we0 <= pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_we0;
    imgOutTmpBlockRam_M_real_V_i_write <= ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V;
    imgOutTmpBlockRam_M_real_V_t_address0 <= pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_address0;
    imgOutTmpBlockRam_M_real_V_t_ce0 <= pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_ce0;
    imgOutTmpBlockRam_M_real_V_t_d0 <= ap_const_lv24_0;
    imgOutTmpBlockRam_M_real_V_t_read <= pyrconstuct_top_Loop_3_proc_U0_ap_ready;
    imgOutTmpBlockRam_M_real_V_t_we0 <= ap_const_logic_0;
    imgOutTmpFFTStream_channel_U_ap_dummy_ce <= ap_const_logic_1;
    imgOutTmpFFTStream_channel_din <= fft_config1_U0_xk_din;
    imgOutTmpFFTStream_channel_read <= pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_read;
    imgOutTmpFFTStream_channel_write <= fft_config1_U0_xk_write;
    pyrFilOut_V_M_imag_V_TDATA <= pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TDATA;
    pyrFilOut_V_M_imag_V_TVALID <= pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TVALID;
    pyrFilOut_V_M_real_V_TDATA <= pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TDATA;
    pyrFilOut_V_M_real_V_TVALID <= pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TVALID;
    pyrconstuct_top_Block_codeRepl20_proc_U0_ap_continue <= ap_const_logic_1;
    pyrconstuct_top_Block_codeRepl20_proc_U0_ap_start <= ap_start;
    pyrconstuct_top_Block_codeRepl20_proc_U0_fft_config_data_V_full_n <= fft_config_data_V_channel_full_n;
    pyrconstuct_top_Block_proc_U0_ap_continue <= ap_const_logic_1;
    pyrconstuct_top_Block_proc_U0_ap_start <= ap_start;
    pyrconstuct_top_Block_proc_U0_fft_config2_data_V_full_n <= fft_config2_data_V_full_n;
    pyrconstuct_top_Loop_1_proc_U0_ap_continue <= ap_const_logic_1;
    pyrconstuct_top_Loop_1_proc_U0_ap_start <= ap_start;
    pyrconstuct_top_Loop_1_proc_U0_imgInTmp_full_n <= imgInTmp_channel_full_n;
    pyrconstuct_top_Loop_1_proc_U0_imgIn_TDATA <= imgIn_TDATA;
    pyrconstuct_top_Loop_1_proc_U0_imgIn_TVALID <= imgIn_TVALID;

    -- pyrconstuct_top_Loop_2_proc_U0_ap_continue assign process. --
    pyrconstuct_top_Loop_2_proc_U0_ap_continue_assign_proc : process(ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status, ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status)
    begin
        if (((ap_const_logic_1 = ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status) and (ap_const_logic_1 = ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status))) then 
            pyrconstuct_top_Loop_2_proc_U0_ap_continue <= ap_const_logic_1;
        else 
            pyrconstuct_top_Loop_2_proc_U0_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status <= imgOutTmpBlockRam_M_imag_V_i_full_n;
    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status <= imgOutTmpBlockRam_M_real_V_i_full_n;
    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_dout <= imgOutTmpFFTStream_channel_dout;
    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_empty_n <= imgOutTmpFFTStream_channel_empty_n;
    pyrconstuct_top_Loop_3_proc_U0_ap_continue <= ap_const_logic_1;
    pyrconstuct_top_Loop_3_proc_U0_ap_start <= (imgOutTmpBlockRam_M_real_V_t_empty_n and imgOutTmpBlockRam_M_imag_V_t_empty_n);
    pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_full_n <= fftPyrOut_M_imag_V_full_n;
    pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_full_n <= fftPyrOut_M_real_V_full_n;
    pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_q0 <= imgOutTmpBlockRam_M_imag_V_t_q0;
    pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_q0 <= imgOutTmpBlockRam_M_real_V_t_q0;
    pyrconstuct_top_Loop_4_proc_U0_ap_continue <= ap_const_logic_1;
    pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_dout <= fftPyrOut_M_imag_V_dout;
    pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_empty_n <= fftPyrOut_M_imag_V_empty_n;
    pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_dout <= fftPyrOut_M_real_V_dout;
    pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_empty_n <= fftPyrOut_M_real_V_empty_n;
    pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_full_n <= imgInTmp2_channel_full_n;
    pyrconstuct_top_Loop_5_proc_U0_ap_continue <= ap_sig_hs_continue;
    pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_dout <= ifftPyrOut_channel_dout;
    pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_empty_n <= ifftPyrOut_channel_empty_n;
    pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_imag_V_TREADY <= pyrFilOut_V_M_imag_V_TREADY;
    pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_M_real_V_TREADY <= pyrFilOut_V_M_real_V_TREADY;
end behav;
