#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Sep 29 12:13:36 2023
# Process ID: 125156
# Current directory: /home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.runs/impl_1
# Command line: vivado -log top_controller.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_controller.tcl -notrace
# Log file: /home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.runs/impl_1/top_controller.vdi
# Journal file: /home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.runs/impl_1/vivado.jou
# Running On: kanish-G3-3500, OS: Linux, CPU Frequency: 4251.108 MHz, CPU Physical cores: 4, Host memory: 8101 MB
#-----------------------------------------------------------
source top_controller.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.824 ; gain = 0.023 ; free physical = 1184 ; free virtual = 3738
Command: link_design -top top_controller -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/project_7segmentdisplayuart_updated/project_7segmentdisplayuart.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'bram'
INFO: [Project 1-454] Reading design checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clock_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'input_monitor'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1701.691 ; gain = 0.000 ; free physical = 769 ; free virtual = 3348
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: input_monitor UUID: f39e26ce-4991-51d0-939b-b896a406d891 
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'input_monitor/inst'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'input_monitor/inst'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'input_monitor/inst'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'input_monitor/inst'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_gen/inst'
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clock_gen/inst'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/Uart/Uart/Uart.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clock_gen/inst'
Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/Uart/uart_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'i_clk_100M_IBUF_BUFG'. [/home/kanish/System_Design_through_FPGA/Vivado/Uart/uart_constraints.xdc:36]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/kanish/System_Design_through_FPGA/Vivado/Uart/uart_constraints.xdc:36]
Finished Parsing XDC File [/home/kanish/System_Design_through_FPGA/Vivado/Uart/uart_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2445.984 ; gain = 0.000 ; free physical = 230 ; free virtual = 2810
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 40 instances

13 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2445.984 ; gain = 1093.145 ; free physical = 230 ; free virtual = 2810
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2510.016 ; gain = 64.031 ; free physical = 215 ; free virtual = 2794

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1193a9a4b

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2510.016 ; gain = 0.000 ; free physical = 214 ; free virtual = 2794

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
