{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740689483769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740689483771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 27 15:51:23 2025 " "Processing started: Thu Feb 27 15:51:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740689483771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740689483771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_3bit_Cnt -c Lab3_3bit_Cnt " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_3bit_Cnt -c Lab3_3bit_Cnt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740689483771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740689484820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740689484820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/owner/clionprojects/eel-3701_digital-logic-and-computer-systems/quartus/lab2/emilee/lab2_decoder_restored/lab2_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/owner/clionprojects/eel-3701_digital-logic-and-computer-systems/quartus/lab2/emilee/lab2_decoder_restored/lab2_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab2_decoder " "Found entity 1: lab2_decoder" {  } { { "../../Lab2/emilee/lab2_decoder_restored/lab2_decoder.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab2/emilee/lab2_decoder_restored/lab2_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740689501103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740689501103 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab3_3bit_cnt.bdf 1 1 " "Using design file lab3_3bit_cnt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_3bit_Cnt " "Found entity 1: Lab3_3bit_Cnt" {  } { { "lab3_3bit_cnt.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_3bit_Cnt/lab3_3bit_cnt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740689501200 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1740689501200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_3bit_Cnt " "Elaborating entity \"Lab3_3bit_Cnt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740689501206 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SET2 " "Pin \"SET2\" not connected" {  } { { "lab3_3bit_cnt.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_3bit_Cnt/lab3_3bit_cnt.bdf" { { 80 312 480 96 "SET2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1740689501248 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SET1 " "Pin \"SET1\" not connected" {  } { { "lab3_3bit_cnt.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_3bit_Cnt/lab3_3bit_cnt.bdf" { { 64 312 480 80 "SET1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1740689501249 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLR1 " "Pin \"CLR1\" not connected" {  } { { "lab3_3bit_cnt.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_3bit_Cnt/lab3_3bit_cnt.bdf" { { 112 312 480 128 "CLR1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1740689501249 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLR2 " "Pin \"CLR2\" not connected" {  } { { "lab3_3bit_cnt.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_3bit_Cnt/lab3_3bit_cnt.bdf" { { 128 312 480 144 "CLR2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1740689501249 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst " "Primitive \"GND\" of instance \"inst\" not used" {  } { { "lab3_3bit_cnt.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_3bit_Cnt/lab3_3bit_cnt.bdf" { { 184 632 664 216 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1740689501249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab2_decoder lab2_decoder:inst1 " "Elaborating entity \"lab2_decoder\" for hierarchy \"lab2_decoder:inst1\"" {  } { { "lab3_3bit_cnt.bdf" "inst1" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_3bit_Cnt/lab3_3bit_cnt.bdf" { { 56 1152 1312 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740689501272 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst27 " "Primitive \"VCC\" of instance \"inst27\" not used" {  } { { "../../Lab2/emilee/lab2_decoder_restored/lab2_decoder.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab2/emilee/lab2_decoder_restored/lab2_decoder.bdf" { { 216 1096 1128 232 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1740689501274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740689502271 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740689503309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740689503309 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SET2 " "No output dependent on input pin \"SET2\"" {  } { { "lab3_3bit_cnt.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_3bit_Cnt/lab3_3bit_cnt.bdf" { { 80 312 480 96 "SET2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740689503477 "|Lab3_3bit_Cnt|SET2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SET1 " "No output dependent on input pin \"SET1\"" {  } { { "lab3_3bit_cnt.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_3bit_Cnt/lab3_3bit_cnt.bdf" { { 64 312 480 80 "SET1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740689503477 "|Lab3_3bit_Cnt|SET1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLR1 " "No output dependent on input pin \"CLR1\"" {  } { { "lab3_3bit_cnt.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_3bit_Cnt/lab3_3bit_cnt.bdf" { { 112 312 480 128 "CLR1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740689503477 "|Lab3_3bit_Cnt|CLR1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLR2 " "No output dependent on input pin \"CLR2\"" {  } { { "lab3_3bit_cnt.bdf" "" { Schematic "C:/Users/Owner/CLionProjects/EEL-3701_Digital-Logic-and-Computer-Systems/Quartus/Lab3/Lab3_3bit_Cnt/lab3_3bit_cnt.bdf" { { 128 312 480 144 "CLR2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740689503477 "|Lab3_3bit_Cnt|CLR2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740689503477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740689503479 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740689503479 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740689503479 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740689503479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740689503527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 27 15:51:43 2025 " "Processing ended: Thu Feb 27 15:51:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740689503527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740689503527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740689503527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740689503527 ""}
