// Seed: 402847037
module module_0;
  tri0 id_1 = 1;
  assign id_1 = id_1;
  assign module_1.id_2 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wire id_0,
    input  tri0 id_1,
    output tri1 id_2,
    output tri0 id_3
);
  integer id_5;
  wire id_6;
  assign id_2 = id_1;
  uwire id_7, id_8;
  module_0 modCall_1 ();
  wire id_9;
  wire id_10, id_11;
  wire id_12, id_13, id_14;
  always_ff id_5 <= #1 1;
  assign id_2 = 1;
  or primCall (id_0, id_1, id_5, id_6, id_7, id_8);
  assign id_6 = id_9;
  initial $display(id_8, 1, 1);
endmodule
