// Seed: 1813774170
module module_0 (
    output wire  id_0,
    output uwire id_1
);
  assign id_0 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input wor id_4
    , id_11,
    output supply0 module_1,
    input wire id_6,
    input uwire id_7
    , id_12,
    output tri0 id_8
    , id_13,
    input wand id_9
);
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_8,
      id_2
  );
  assign id_11 = 1 >= id_7;
endmodule
module module_2 (
    input tri1 id_0,
    output wand id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri1 id_6,
    output tri id_7,
    input uwire id_8
);
  wire id_10;
  assign id_10 = id_8;
  module_0 modCall_1 (
      id_6,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
