;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <100, -9
	SLT 1, 3
	MOV @-127, 100
	SUB -207, <-126
	SPL -207, @-126
	JMP 1, 1
	SLT 721, 20
	SUB @127, 106
	ADD <-30, 9
	MOV @-127, 100
	SUB 10, 30
	MOV @-127, 100
	MOV @-127, 100
	ADD <-30, 9
	DJN @12, #200
	CMP 20, @12
	JMP 12, #13
	SLT <-30, 9
	JMN @100, @-9
	DAT <-30, #9
	SUB @127, 606
	JMN 160, -70
	SUB <0, @0
	CMP -207, <-126
	ADD <-30, 9
	ADD 30, 9
	JMN <-127, 100
	SLT 721, 20
	MOV @-127, 100
	CMP <100, -9
	SPL 160, -70
	SLT <-30, 9
	SPL 0, #0
	JMZ 230, 309
	SUB #72, @263
	JMN 30, 309
	JMN 30, 309
	CMP -207, <-126
	JMN 30, 309
	JMN 30, 309
	SUB 0, 132
	JMN 30, 309
	JMN 30, 309
	SPL <126, -103
	SLT 1, 3
	CMP -207, <-126
	MOV -1, <-20
	JMN @100, @-9
