{"sha": "e1a77fb6ec69a30bb1a87555044d0ccadd964c6b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTFhNzdmYjZlYzY5YTMwYmIxYTg3NTU1MDQ0ZDBjY2FkZDk2NGM2Yg==", "commit": {"author": {"name": "Sandra Loosemore", "email": "sandra@codesourcery.com", "date": "2015-01-03T21:21:46Z"}, "committer": {"name": "Sandra Loosemore", "email": "sandra@gcc.gnu.org", "date": "2015-01-03T21:21:46Z"}, "message": "invoke.texi ([-fplan9-extensions]): Add/fix @opindex.\n\n2015-01-03  Sandra Loosemore  <sandra@codesourcery.com>\n\n\tgcc/\n\t* doc/invoke.texi ([-fplan9-extensions]): Add/fix @opindex.\n\t([-fvtv-debug]): Likewise.\n\t([-Wc++-compat]): Likewise.\n\t([-Wc++11-compat]): Likewise.\n\t([-Wc++14-compat]): Likewise.\n\t([-Wno-sized-deallocation]): Likewise.\n\t([-femit-class-debug-always]): Likewise.\n\t([-femit-struct-debug-detailed]): Likewise.\n\t([-fno-keep-inline-dllexport]): Likewise.\n\t([-fira-algorithm]): Likewise.\n\t([-fira-region]): Likewise.\n\t([-flra-remat]): Likewise.\n\t([-fipa-ra]): Likewise.\n\t([-fhoist-adjacent-loads]): Likewise.\n\t([-fisolate-erroneous-paths-dereference]): Likewise.\n\t([-fisolate-erroneous-paths-attribute]): Likewise.\n\t([-ftree-switch-conversion]): Likewise.\n\t([-ftree-tail-merge]): Likewise.\n\t([-ftree-loop-if-convert]): Likewise.\n\t([-ftree-loop-if-convert-stores]): Likewise.\n\t([-ftree-loop-distribution]): Likewise.\n\t([-ftree-loop-distribute-patterns]): Likewise.\n\t([-flto-compression-level]): Likewise.\n\t([-flto-report]): Likewise.\n\t([-flto-report-wpa]): Likewise.\n\t([-fuse-linker-plugin]): Likewise.\n\t([-mfix-cortex-a53-835769]): Likewise.\n\t([-mno-fix-cortex-a53-835769]): Likewise.\n\t([-mmmx]...[-mno-3dnow]): Remove the -mno- forms from the\n\texplicit listing; add a note to the discussion indicating they\n\texist.  Reorder table to group similar options.  Add missing\n\t@opindex entries.  Add @need commands throughout the table to\n\tallow it to be split across multiple pages.\n\t([-m8bit-idiv]): Fix @opindex.\n\t([-mavx256-split-unaligned-load]): Likewise.\n\t([-mavx256-split-unaligned-store]): Likewise.\n\t([-mstack-protector-guard]): Likewise.\n\t([-mcpu=]): Likewise.\n\t([-mcpu]): Likewise.\n\t([-mpointer-size=]): Likewise.\n\nFrom-SVN: r219164", "tree": {"sha": "fded533c5323248a1ebc78369fabd8f8242ab6c4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/fded533c5323248a1ebc78369fabd8f8242ab6c4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e1a77fb6ec69a30bb1a87555044d0ccadd964c6b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e1a77fb6ec69a30bb1a87555044d0ccadd964c6b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e1a77fb6ec69a30bb1a87555044d0ccadd964c6b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e1a77fb6ec69a30bb1a87555044d0ccadd964c6b/comments", "author": {"login": "SandraLoosemore", "id": 104087111, "node_id": "U_kgDOBjQ-Rw", "avatar_url": "https://avatars.githubusercontent.com/u/104087111?v=4", "gravatar_id": "", "url": "https://api.github.com/users/SandraLoosemore", "html_url": "https://github.com/SandraLoosemore", "followers_url": "https://api.github.com/users/SandraLoosemore/followers", "following_url": "https://api.github.com/users/SandraLoosemore/following{/other_user}", "gists_url": "https://api.github.com/users/SandraLoosemore/gists{/gist_id}", "starred_url": "https://api.github.com/users/SandraLoosemore/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/SandraLoosemore/subscriptions", "organizations_url": "https://api.github.com/users/SandraLoosemore/orgs", "repos_url": "https://api.github.com/users/SandraLoosemore/repos", "events_url": "https://api.github.com/users/SandraLoosemore/events{/privacy}", "received_events_url": "https://api.github.com/users/SandraLoosemore/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "846ef40a534f7b3c0b4945def933cbf0962a5897", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/846ef40a534f7b3c0b4945def933cbf0962a5897", "html_url": "https://github.com/Rust-GCC/gccrs/commit/846ef40a534f7b3c0b4945def933cbf0962a5897"}], "stats": {"total": 222, "additions": 156, "deletions": 66}, "files": [{"sha": "ca4956477c9aa7ae94290d1d1b26e8e074fc91be", "filename": "gcc/ChangeLog", "status": "modified", "additions": 43, "deletions": 0, "changes": 43, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e1a77fb6ec69a30bb1a87555044d0ccadd964c6b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e1a77fb6ec69a30bb1a87555044d0ccadd964c6b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e1a77fb6ec69a30bb1a87555044d0ccadd964c6b", "patch": "@@ -1,3 +1,46 @@\n+2015-01-03  Sandra Loosemore  <sandra@codesourcery.com>\n+\n+\t* doc/invoke.texi ([-fplan9-extensions]): Add/fix @opindex.\n+\t([-fvtv-debug]): Likewise.\n+\t([-Wc++-compat]): Likewise.\n+\t([-Wc++11-compat]): Likewise.\n+\t([-Wc++14-compat]): Likewise.\n+\t([-Wno-sized-deallocation]): Likewise.\n+\t([-femit-class-debug-always]): Likewise.\n+\t([-femit-struct-debug-detailed]): Likewise.\n+\t([-fno-keep-inline-dllexport]): Likewise.\n+\t([-fira-algorithm]): Likewise.\n+\t([-fira-region]): Likewise.\n+\t([-flra-remat]): Likewise.\n+\t([-fipa-ra]): Likewise.\n+\t([-fhoist-adjacent-loads]): Likewise.\n+\t([-fisolate-erroneous-paths-dereference]): Likewise.\n+\t([-fisolate-erroneous-paths-attribute]): Likewise.\n+\t([-ftree-switch-conversion]): Likewise.\n+\t([-ftree-tail-merge]): Likewise.\n+\t([-ftree-loop-if-convert]): Likewise.\n+\t([-ftree-loop-if-convert-stores]): Likewise.\n+\t([-ftree-loop-distribution]): Likewise.\n+\t([-ftree-loop-distribute-patterns]): Likewise.\n+\t([-flto-compression-level]): Likewise.\n+\t([-flto-report]): Likewise.\n+\t([-flto-report-wpa]): Likewise.\n+\t([-fuse-linker-plugin]): Likewise.\n+\t([-mfix-cortex-a53-835769]): Likewise.\n+\t([-mno-fix-cortex-a53-835769]): Likewise.\n+\t([-mmmx]...[-mno-3dnow]): Remove the -mno- forms from the\n+\texplicit listing; add a note to the discussion indicating they\n+\texist.  Reorder table to group similar options.  Add missing\n+\t@opindex entries.  Add @need commands throughout the table to\n+\tallow it to be split across multiple pages.\n+\t([-m8bit-idiv]): Fix @opindex.\n+\t([-mavx256-split-unaligned-load]): Likewise.\n+\t([-mavx256-split-unaligned-store]): Likewise.\n+\t([-mstack-protector-guard]): Likewise.\n+\t([-mcpu=]): Likewise.\n+\t([-mcpu]): Likewise.\n+\t([-mpointer-size=]): Likewise.\n+\n 2015-01-03  John David Anglin  <danglin@gcc.gnu.org>\n \n \t* config/pa/pa.md (decrement_and_branch_until_zero): Use `Q' constraint"}, {"sha": "8b3c195dc65f63a4a5d2cb9cdb166d9ad26d325d", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 113, "deletions": 66, "changes": 179, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e1a77fb6ec69a30bb1a87555044d0ccadd964c6b/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e1a77fb6ec69a30bb1a87555044d0ccadd964c6b/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=e1a77fb6ec69a30bb1a87555044d0ccadd964c6b", "patch": "@@ -1942,7 +1942,9 @@ fields within structs/unions}, for details.\n \n Note that this option is off for all targets but i?86 and x86_64\n targets using ms-abi.\n+\n @item -fplan9-extensions\n+@opindex fplan9-extensions\n Accept some non-standard constructs used in Plan 9 code.\n \n This enables @option{-fms-extensions}, permits passing pointers to\n@@ -2453,7 +2455,7 @@ values specified, 'none' will take highest priority over both 'std' and\n 'preinit'; 'preinit' will take priority over 'std'.\n \n @item -fvtv-debug\n-@opindex (fvtv-debug)\n+@opindex fvtv-debug\n Causes debug versions of the runtime functions for the vtable verification \n feature to be called.  This assumes the @option{-fvtable-verify=std} or\n @option{-fvtable-verify=preinit} has been used.  This flag will also cause the\n@@ -4622,17 +4624,20 @@ and so on.  This option is independent of the standards mode.  Warnings are\n disabled in the expression that follows @code{__extension__}.\n \n @item -Wc++-compat @r{(C and Objective-C only)}\n+@opindex Wc++-compat\n Warn about ISO C constructs that are outside of the common subset of\n ISO C and ISO C++, e.g.@: request for implicit conversion from\n @code{void *} to a pointer to non-@code{void} type.\n \n @item -Wc++11-compat @r{(C++ and Objective-C++ only)}\n+@opindex Wc++11-compat\n Warn about C++ constructs whose meaning differs between ISO C++ 1998\n and ISO C++ 2011, e.g., identifiers in ISO C++ 1998 that are keywords\n in ISO C++ 2011.  This warning turns on @option{-Wnarrowing} and is\n enabled by @option{-Wall}.\n \n @item -Wc++14-compat @r{(C++ and Objective-C++ only)}\n+@opindex Wc++14-compat\n Warn about C++ constructs whose meaning differs between ISO C++ 2011\n and ISO C++ 2014.  This warning is enabled by @option{-Wall}.\n \n@@ -4797,7 +4802,7 @@ real to lower precision real values.  This option is also enabled by\n \n @item -Wsized-deallocation @r{(C++ and Objective-C++ only)}\n @opindex Wsized-deallocation\n-@opindex -Wno-sized-deallocation\n+@opindex Wno-sized-deallocation\n Warn about a definition of an unsized deallocation function\n @smallexample\n void operator delete (void *) noexcept;\n@@ -5411,6 +5416,7 @@ Produce debugging information in stabs format (if that is supported),\n for only symbols that are actually used.\n \n @item -femit-class-debug-always\n+@opindex femit-class-debug-always\n Instead of emitting debugging information for a C++ class in only one\n object file, emit it in all object files using the class.  This option\n should be used only with debuggers that are unable to handle the way GCC\n@@ -5827,6 +5833,7 @@ See @option{-femit-struct-debug-detailed} for more detailed control.\n This option works only with DWARF 2.\n \n @item -femit-struct-debug-detailed@r{[}=@var{spec-list}@r{]}\n+@opindex femit-struct-debug-detailed\n Specify the struct-like types\n for which the compiler generates debug information.\n The intent is to reduce duplicate struct debug information\n@@ -7489,7 +7496,7 @@ of assembly instructions and as such its exact meaning might change from one\n release to an another.\n \n @item -fno-keep-inline-dllexport\n-@opindex -fno-keep-inline-dllexport\n+@opindex fno-keep-inline-dllexport\n This is a more fine-grained version of @option{-fkeep-inline-functions},\n which applies only to functions that are declared using the @code{dllexport}\n attribute or declspec (@xref{Function Attributes,,Declaring Attributes of\n@@ -7815,6 +7822,7 @@ shrinkage.  This is helpful for fast processors with small or moderate\n size register sets.\n \n @item -fira-algorithm=@var{algorithm}\n+@opindex fira-algorithm\n Use the specified coloring algorithm for the integrated register\n allocator.  The @var{algorithm} argument can be @samp{priority}, which\n specifies Chow's priority coloring, or @samp{CB}, which specifies\n@@ -7823,6 +7831,7 @@ for all architectures, but for those targets that do support it, it is\n the default because it generates better code.\n \n @item -fira-region=@var{region}\n+@opindex fira-region\n Use specified regions for the integrated register allocator.  The\n @var{region} argument should be one of the following:\n \n@@ -7884,7 +7893,7 @@ The default value is 5.  If the value @var{n} is greater or equal to 10,\n the dump output is sent to stderr using the same format as @var{n} minus 10.\n \n @item -flra-remat\n-@opindex fcaller-saves\n+@opindex flra-remat\n Enable CFG-sensitive rematerialization in LRA.  Instead of loading\n values of spilled pseudos, LRA tries to rematerialize (recalculate)\n values if it is profitable.\n@@ -8101,6 +8110,7 @@ and then tries to find ways to combine them.\n Enabled by default at @option{-O1} and higher.\n \n @item -fipa-ra\n+@opindex fipa-ra\n Use caller save registers for allocation if those registers are not used by\n any called function.  In that case it is not necessary to save and restore\n them around calls.  This is only possible if called functions are part of\n@@ -8149,7 +8159,7 @@ Perform hoisting of loads from conditional pointers on trees.  This\n pass is enabled by default at @option{-O} and higher.\n \n @item -fhoist-adjacent-loads\n-@opindex hoist-adjacent-loads\n+@opindex fhoist-adjacent-loads\n Speculatively hoist loads from both branches of an if-then-else if the\n loads are from adjacent locations in the same structure and the target\n architecture has a conditional move instruction.  This flag is enabled\n@@ -8221,11 +8231,13 @@ equivalences that are found only by GCC and equivalences found only by Gold.\n This flag is enabled by default at @option{-O2} and @option{-Os}.\n \n @item -fisolate-erroneous-paths-dereference\n+@opindex fisolate-erroneous-paths-dereference\n Detect paths which trigger erroneous or undefined behaviour due to\n dereferencing a NULL pointer.  Isolate those paths from the main control\n flow and turn the statement with erroneous or undefined behaviour into a trap.\n \n @item -fisolate-erroneous-paths-attribute\n+@opindex fisolate-erroneous-paths-attribute\n Detect paths which trigger erroneous or undefined behaviour due a NULL value\n being used in a way which is forbidden by a @code{returns_nonnull} or @code{nonnull}\n attribute.  Isolate those paths from the main control flow and turn the\n@@ -8256,11 +8268,13 @@ Perform pattern matching on SSA PHI nodes to optimize conditional\n code.  This pass is enabled by default at @option{-O} and higher.\n \n @item -ftree-switch-conversion\n+@opindex ftree-switch-conversion\n Perform conversion of simple initializations in a switch to\n initializations from a scalar array.  This flag is enabled by default\n at @option{-O2} and higher.\n \n @item -ftree-tail-merge\n+@opindex ftree-tail-merge\n Look for identical code sequences.  When found, replace one with a jump to the\n other.  This optimization is known as tail merging or cross jumping.  This flag\n is enabled by default at @option{-O2} and higher.  The compilation time\n@@ -8438,13 +8452,15 @@ Compare the results of several data dependence analyzers.  This option\n is used for debugging the data dependence analyzers.\n \n @item -ftree-loop-if-convert\n+@opindex ftree-loop-if-convert\n Attempt to transform conditional jumps in the innermost loops to\n branch-less equivalents.  The intent is to remove control-flow from\n the innermost loops in order to improve the ability of the\n vectorization pass to handle these loops.  This is enabled by default\n if vectorization is enabled.\n \n @item -ftree-loop-if-convert-stores\n+@opindex ftree-loop-if-convert-stores\n Attempt to also if-convert conditional jumps containing memory writes.\n This transformation can be unsafe for multi-threaded programs as it\n transforms conditional memory writes into unconditional memory writes.\n@@ -8462,6 +8478,7 @@ for (i = 0; i < N; i++)\n potentially producing data races.\n \n @item -ftree-loop-distribution\n+@opindex ftree-loop-distribution\n Perform loop distribution.  This flag can improve cache performance on\n big loop bodies and allow further loop optimizations, like\n parallelization or vectorization, to take place.  For example, the loop\n@@ -8482,6 +8499,7 @@ ENDDO\n @end smallexample\n \n @item -ftree-loop-distribute-patterns\n+@opindex ftree-loop-distribute-patterns\n Perform loop distribution of patterns that can be code generated with\n calls to a library.  This flag is enabled by default at @option{-O3}.\n \n@@ -9189,6 +9207,7 @@ at linktime.  This increases size of LTO object files, but enable\n diagnostics about One Definition Rule violations.\n \n @item -flto-compression-level=@var{n}\n+@opindex flto-compression-level\n This option specifies the level of compression used for intermediate\n language written to LTO object files, and is only meaningful in\n conjunction with LTO mode (@option{-flto}).  Valid\n@@ -9197,6 +9216,7 @@ outside this range are clamped to either 0 or 9.  If the option is not\n given, a default balanced compression setting is used.\n \n @item -flto-report\n+@opindex flto-report\n Prints a report with internal details on the workings of the link-time\n optimizer.  The contents of this report vary from version to version.\n It is meant to be useful to GCC developers when processing object\n@@ -9205,10 +9225,12 @@ files in LTO mode (via @option{-flto}).\n Disabled by default.\n \n @item -flto-report-wpa\n+@opindex flto-report-wpa\n Like @option{-flto-report}, but only print for the WPA phase of Link\n Time Optimization.\n \n @item -fuse-linker-plugin\n+@opindex fuse-linker-plugin\n Enables the use of a linker plugin during link-time optimization.  This\n option relies on plugin support in the linker, which is available in gold\n or in GNU ld 2.21 or newer.\n@@ -11983,8 +12005,8 @@ of TLS variables.\n \n @item -mfix-cortex-a53-835769\n @itemx -mno-fix-cortex-a53-835769\n-@opindex -mfix-cortex-a53-835769\n-@opindex -mno-fix-cortex-a53-835769\n+@opindex mfix-cortex-a53-835769\n+@opindex mno-fix-cortex-a53-835769\n Enable or disable the workaround for the ARM Cortex-A53 erratum number 835769.\n This will involve inserting a NOP instruction between memory instructions and\n 64-bit integer multiply-accumulate instructions.\n@@ -15852,99 +15874,124 @@ increases code size.  Code that is sensitive to stack space usage, such\n as embedded systems and operating system kernels, may want to reduce the\n preferred alignment to @option{-mpreferred-stack-boundary=2}.\n \n+@need 200\n @item -mmmx\n-@itemx -mno-mmx\n+@opindex mmmx\n+@need 200\n @itemx -msse\n-@itemx -mno-sse\n+@opindex msse\n+@need 200\n @itemx -msse2\n-@itemx -mno-sse2\n+@need 200\n @itemx -msse3\n-@itemx -mno-sse3\n+@need 200\n @itemx -mssse3\n-@itemx -mno-ssse3\n+@need 200\n+@itemx -msse4\n+@need 200\n+@itemx -msse4a\n+@need 200\n @itemx -msse4.1\n-@need 800\n-@itemx -mno-sse4.1\n+@need 200\n @itemx -msse4.2\n-@itemx -mno-sse4.2\n-@itemx -msse4\n-@itemx -mno-sse4\n+@need 200\n @itemx -mavx\n-@itemx -mno-avx\n+@opindex mavx\n+@need 200\n @itemx -mavx2\n-@itemx -mno-avx2\n+@need 200\n @itemx -mavx512f\n-@itemx -mno-avx512f\n-@need 800\n+@need 200\n @itemx -mavx512pf\n-@itemx -mno-avx512pf\n+@need 200\n @itemx -mavx512er\n-@itemx -mno-avx512er\n+@need 200\n @itemx -mavx512cd\n-@itemx -mno-avx512cd\n+@need 200\n @itemx -msha\n-@itemx -mno-sha\n+@opindex msha\n+@need 200\n @itemx -maes\n-@itemx -mno-aes\n+@opindex maes\n+@need 200\n @itemx -mpclmul\n-@itemx -mno-pclmul\n+@opindex mpclmul\n+@need 200\n @itemx -mclfushopt\n-@itemx -mno-clflsuhopt\n-@need 800\n+@opindex mclfushopt\n+@need 200\n @itemx -mfsgsbase\n-@itemx -mno-fsgsbase\n+@opindex mfsgsbase\n+@need 200\n @itemx -mrdrnd\n-@itemx -mno-rdrnd\n+@opindex mrdrnd\n+@need 200\n @itemx -mf16c\n-@itemx -mno-f16c\n+@opindex mf16c\n+@need 200\n @itemx -mfma\n-@itemx -mno-fma\n-@itemx -mprefetchwt1\n-@itemx -mno-prefetchwt1\n-@itemx -msse4a\n-@itemx -mno-sse4a\n+@opindex mfma\n+@need 200\n @itemx -mfma4\n+@need 200\n @itemx -mno-fma4\n-@need 800\n+@need 200\n+@itemx -mprefetchwt1\n+@opindex mprefetchwt1\n+@need 200\n @itemx -mxop\n-@itemx -mno-xop\n+@opindex mxop\n+@need 200\n @itemx -mlwp\n-@itemx -mno-lwp\n+@opindex mlwp\n+@need 200\n @itemx -m3dnow\n-@itemx -mno-3dnow\n+@opindex m3dnow\n+@need 200\n @itemx -mpopcnt\n-@itemx -mno-popcnt\n+@opindex mpopcnt\n+@need 200\n @itemx -mabm\n-@itemx -mno-abm\n+@opindex mabm\n+@need 200\n @itemx -mbmi\n+@opindex mbmi\n+@need 200\n @itemx -mbmi2\n-@itemx -mno-bmi\n-@itemx -mno-bmi2\n+@need 200\n @itemx -mlzcnt\n-@itemx -mno-lzcnt\n+@opindex mlzcnt\n+@need 200\n @itemx -mfxsr\n+@opindex mfxsr\n+@need 200\n @itemx -mxsave\n+@opindex mxsave\n+@need 200\n @itemx -mxsaveopt\n-@itemx -mrtm\n-@itemx -mtbm\n-@itemx -mno-tbm\n+@opindex mxsaveopt\n+@need 200\n @itemx -mxsavec\n-@itemx -mno-xsavec\n+@opindex mxsavec\n+@need 200\n @itemx -mxsaves\n-@itemx -mno-xsaves\n+@opindex mxsaves\n+@need 200\n+@itemx -mrtm\n+@opindex mrtm\n+@need 200\n+@itemx -mtbm\n+@opindex mtbm\n+@need 200\n @itemx -mmpx\n-@itemx -mno-mpx\n-@opindex mmmx\n-@opindex mno-mmx\n-@opindex msse\n-@opindex mno-sse\n-@opindex m3dnow\n-@opindex mno-3dnow\n-These switches enable or disable the use of instructions in the MMX, SSE,\n+@opindex mmpx\n+These switches enable the use of instructions in the MMX, SSE,\n SSE2, SSE3, SSSE3, SSE4.1, AVX, AVX2, AVX512F, AVX512PF, AVX512ER, AVX512CD,\n SHA, AES, PCLMUL, FSGSBASE, RDRND, F16C, FMA, SSE4A, FMA4, XOP, LWP, ABM,\n BMI, BMI2, FXSR, XSAVE, XSAVEOPT, LZCNT, RTM, MPX or 3DNow!@:\n-extended instruction sets.\n+extended instruction sets.  Each has a corresponding @option{-mno-} option\n+to disable use of these instructions.\n+\n These extensions are also available as built-in functions: see\n @ref{X86 Built-in Functions}, for details of the functions enabled and\n disabled by these switches.\n@@ -16288,7 +16335,7 @@ those issues, regardless the RAX register value.\n \n @item -m8bit-idiv\n @itemx -mno-8bit-idiv\n-@opindex 8bit-idiv\n+@opindex m8bit-idiv\n On some processors, like Intel Atom, 8-bit unsigned integer divide is\n much faster than 32-bit/64-bit integer divide.  This option generates a\n run-time check.  If both dividend and divisor are within range of 0\n@@ -16297,8 +16344,8 @@ to 255, 8-bit unsigned integer divide is used instead of\n \n @item -mavx256-split-unaligned-load\n @itemx -mavx256-split-unaligned-store\n-@opindex avx256-split-unaligned-load\n-@opindex avx256-split-unaligned-store\n+@opindex mavx256-split-unaligned-load\n+@opindex mavx256-split-unaligned-store\n Split 32-byte AVX unaligned load and store.\n \n @item -mstack-protector-guard=@var{guard}\n@@ -18910,7 +18957,7 @@ cause the linker to search for a script called @file{xxx.ld}.\n This option is also passed on to the assembler.\n \n @item -mcpu=\n-@opindex -mcpu=\n+@opindex mcpu=\n Specifies the ISA to use.  Accepted values are @code{msp430},\n @code{msp430x} and @code{msp430xv2}.  This option is deprecated.  The\n @option{-mmcu=} option should be used to select the ISA.\n@@ -20684,7 +20731,7 @@ values, however, so the FPU hardware is not used for doubles if the\n This is because the RX FPU instructions are themselves unsafe.\n \n @item -mcpu=@var{name}\n-@opindex -mcpu\n+@opindex mcpu\n Selects the type of RX CPU to be targeted.  Currently three types are\n supported, the generic @var{RX600} and @var{RX200} series hardware and\n the specific @var{RX610} CPU.  The default is @var{RX600}.\n@@ -22566,7 +22613,7 @@ routine for the debugger.\n Default to 64-bit memory allocation routines.\n \n @item -mpointer-size=@var{size}\n-@opindex -mpointer-size=@var{size}\n+@opindex mpointer-size=@var{size}\n Set the default size of pointers. Possible options for @var{size} are\n @samp{32} or @samp{short} for 32 bit pointers, @samp{64} or @samp{long}\n for 64 bit pointers, and @samp{no} for supporting only 32 bit pointers."}]}