RAM_CLK_GATER_TIMER__SHIFT 0x1
#define POWERON_CPU_1__POWERON_MASK 0x1
#define POWERON_CPU_1__POWERON__SHIFT 0x0
#define POWERREADY_CPU_1__POWERREADY_MASK 0x1
#define POWERREADY_CPU_1__POWERREADY__SHIFT 0x0
#define PGRUNFEEDBACK_CPU_1__PG_RUNFEEDBACK_MASK 0x1
#define PGRUNFEEDBACK_CPU_1__PG_RUNFEEDBACK__SHIFT 0x0
#define RCC3ON_CPU_1__CK_RCC3ON_MASK 0x1
#define RCC3ON_CPU_1__CK_RCC3ON__SHIFT 0x0
#define RCC3ON_CPU_1__RCC3_PSM_EN_MASK 0x2
#define RCC3ON_CPU_1__RCC3_PSM_EN__SHIFT 0x1
#define RCC3ON_CPU_1__RCC3_PSM_CLK_DIV_MASK 0xc
#define RCC3ON_CPU_1__RCC3_PSM_CLK_DIV__SHIFT 0x2
#define RCC3ON_CPU_1__RCC3_AVG_EN_MASK 0x10
#define RCC3ON_CPU_1__RCC3_AVG_EN__SHIFT 0x4
#define RCC3ON_CPU_1__RCC3_AVG_DIV_MASK 0x7e0
#define RCC3ON_CPU_1__RCC3_AVG_DIV__SHIFT 0x5
#define RCC3ON_CPU_1__RCC3_DIDT_TIMER_MASK 0x1f800
#define RCC3ON_CPU_1__RCC3_DIDT_TIMER__SHIFT 0xb
#define RCC3ON_CPU_1__RCC3_WAKE_MIN_14_0_MASK 0xfffe0000
#define RCC3ON_CPU_1__RCC3_WAKE_MIN_14_0__SHIFT 0x11
#define RCC3EXITDONE_CPU_1__RCC3EXITDONE_MASK 0x1
#define RCC3EXITDONE_CPU_1__RCC3EXITDONE__SHIFT 0x0
#define CORE_FUNC_LATE_SSB_XFER_1__START_STATUS_XFER_MASK 0x1
#define CORE_FUNC_LATE_SSB_XFER_1__START_STATUS_XFER__SHIFT 0x0
#define CORE_FUNC_LATE_SSB_XFER_CFG_1__FUSE_FUNC_LAST_ADDR_MASK 0x7ff
#define CORE_FUNC_LATE_SSB_XFER_CFG_1__FUSE_FUNC_LAST_ADDR__SHIFT 0x0
#define CORE_FUNC_LATE_SSB_XFER_CFG_1__FUSE_LATE_LAST_ADDR_MASK 0x7ff0000
#define CORE_FUNC_LATE_SSB_XFER_CFG_1__FUSE_LATE_LAST_ADDR__SHIFT 0x10
#define CORE_REDUN_SSB_XFER_1__START_STATUS_XFER_MASK 0x1
#define CORE_REDUN_SSB_XFER_1__START_STATUS_XFER__SHIFT 0x0
#define CORE_REDUN_SSB_XFER_CFG_1__FUSE_REDUN_LAST_ADDR_MASK 0x7ff
#define CORE_REDUN_SSB_XFER_CFG_1__FUSE_REDUN_LAST_ADDR__SHIFT 0x0
#define CORE_APM_SSB_XFER_1__START_STATUS_XFER_MASK 0x1
#define CORE_APM_SSB_XFER_1__START_STATUS_XFER__SHIFT 0x0
#define CORE_APM_SSB_XFER_CFG_1__FUSE_APM_LAST_ADDR_MASK 0x7ff
#define CORE_APM_SSB_XFER_CFG_1__FUSE_APM_LAST_ADDR__SHIFT 0x0
#define COREPM_PWRCTRL_MISC_1__PWRGATEMASTERDIS_MASK 0x1
#define COREPM_PWRCTRL_MISC_1__PWRGATEMASTERDIS__SHIFT 0x0
#define LDOIVRON_CPU_1__CK_LDOIVRON_MASK 0x1
#define LDOIVRON_CPU_1__CK_LDOIVRON__SHIFT 0x0
#define LDOIVREXITDONE_CPU_1__LDOIVREXITDONE_MASK 0x1
#define LDOIVREXITDONE_CPU_1__LDOIVREXITDONE__SHIFT 0x0
#define RCC3_TARGETPSMREF_CPU_1__RCC3_TARGETPSMREF_MASK 0x3fff
#define RCC3_TARGETPSMREF_CPU_1__RCC3_TARGETPSMREF__SHIFT 0x0
#define IVR_TARGETPSMREF_CPU_1__IVR_TARGETPSMREF_MASK 0x3fff
#define IVR_TARGETPSMREF_CPU_1__IVR_TARGETPSMREF__SHIFT 0x0
#define CK_JTCOOLRESET_LATCHED_CPU_1__CK_JTCOOLRESET_LATCHED_MASK 0x1
#define CK_JTCOOLRESET_LATCHED_CPU_1__CK_JTCOOLRESET_LATCHED__SHIFT 0x0
#define CK_DISABLECORE_CPU_1__CK_DISABLECORE_MASK 0x1
#define CK_DISABLECORE_CPU_1__CK_DISABLECORE__SHIFT 0x0
#define COREPM_ID_1__COREPM_INDEX_MASK 0x1
#define COREPM_ID_1__COREPM_INDEX__SHIFT 0x0
#define COREPM_SCRATCH_1__SCRATCH_DATA_MASK 0xffffffff
#define COREPM_SCRATCH_1__SCRATCH_DATA__SHIFT 0x0
#define RCC3_WAKEMIN_CPU_1__RCC3_WAKE_MIN_46_15_MASK 0xffffffff
#define RCC3_WAKEMIN_CPU_1__RCC3_WAKE_MIN_46_15__SHIFT 0x0
#define SPMI_CONFIG0_1__SPMI_ENABLE_MASK 0x1
#define SPMI_CONFIG0_1__SPMI_ENABLE__SHIFT 0x0
#define SPMI_CONFIG0_1__SPMI_PATH_NUM_TIMING_FLOPS_MASK 0x7c
#define SPMI_CONFIG0_1__SPMI_PATH_NUM_TIMING_FLOPS__SHIFT 0x2
#define SPMI_CONFIG0_1__SPMI_SIGNALING_DELAY_CYCLES_MASK 0xf80
#define SPMI_CONFIG0_1__SPMI_SIGNALING_DELAY_CYCLES__SHIFT 0x7
#define SPMI_CONFIG0_1__SPMI_SIGNALING_HOLD_CYCLES_MASK 0x1f000
#define SPMI_CONFIG0_1__SPMI_SIGNALING_HOLD_CYCLES__SHIFT 0xc
#define SPMI_CONFIG0_1__SPMI_PATH_ENABLE_DELAY_CYCLES_MASK 0x3e0000
#define SPMI_CONFIG0_1__SPMI_PATH_ENABLE_DELAY_CYCLES__SHIFT 0x11
#define SPMI_CONFIG0_1__SPMI_PATH_DISABLE_DELAY_CYCLES_MASK 0x7c00000
#define SPMI_CONFIG0_1__SPMI_PATH_DISABLE_DELAY_CYCLES__SHIFT 0x16
#define SPMI_CONFIG1_1__SPMI_SIGNALING_RESET_HOLD_CYCLES_MASK 0x1f
#define SPMI_CONFIG1_1__SPMI_SIGNALING_RESET_HOLD_CYCLES__SHIFT 0x0
#define SPMI_CONFIG1_1__SPMI_CHAIN_SIZE_MASK 0xffe0
#define SPMI_CONFIG1_1__SPMI_CHAIN_SIZE__SHIFT 0x5
#define SPMI_FSM_READ_TRIGGER_1__FSM_READ_TRIGGER_MASK 0x1
#define SPMI_FSM_READ_TRIGGER_1__FSM_READ_TRIGGER__SHIFT 0x0
#define SPMI_FSM_WRITE_TRIGGER_1__FSM_WRITE_TRIGGER_MASK 0x1
#define SPMI_FSM_WRITE_TRIGGER_1__FSM_WRITE_TRIGGER__SHIFT 0x0
#define SPMI_FSM_RESET_TRIGGER_1__FSM_RESET_TRIGGER_MASK 0x1
#define SPMI_FSM_RESET_TRIGGER_1__FSM_RESET_TRIGGER__SHIFT 0x0
#define SPMI_FSM_BUSY_1__FSM_BUSY_MASK 0x1
#define SPMI_FSM_BUSY_1__FSM_BUSY__SHIFT 0x0
#define SPMI_PATH_1__PATH_ENABLE_REQ_MASK 0x1
#define SPMI_PATH_1__PATH_ENABLE_REQ__SHIFT 0x0
#define SPMI_PATH_1__PATH_ENABLE_ACK_MASK 0x2
#define SPMI_PATH_1__PATH_ENABLE_ACK__SHIFT 0x1
#define SPMI_PATH_1__PATH_ENABLE_REQ_auto_clear_MASK 0x10
#define SPMI_PATH_1__PATH_ENABLE_REQ_auto_clear__SHIFT 0x4
#define SPMI_C6_STATE_1__SPMI_IF_C6_STATE_ENTERED_MASK 0x1
#define SPMI_C6_STATE_1__SPMI_IF_C6_STATE_ENTERED__SHIFT 0x0
#define SPMI_C6_STATE_1__SPMI_IF_C6_STATE_ENTERED_WHEN_FSM_BUSY_MASK 0x2
#define SPMI_C6_STATE_1__SPMI_IF_C6_STATE_ENTERED_WHEN_FSM_BUSY__SHIFT 0x1
#define SPMI_C6_STATE_1__SPMI_IF_COUNTER_ADDRESS_C6_MASK 0xfffc
#define SPMI_C6_STATE_1__SPMI_IF_COUNTER_ADDRESS_C6__SHIFT 0x2
#define SPMI_JTAG_OVER_1__SPMI_IF_JTAG_OVER_HAPPENED_MASK 0x1
#define SPMI_JTAG_OVER_1__SPMI_IF_JTAG_OVER_HAPPENED__SHIFT 0x0
#define SPMI_SRAM_ADDRESS_1__SRAM_ADDRESS_MASK 0xffffffff
#define SPMI_SRAM_ADDRESS_1__SRAM_ADDRESS__SHIFT 0x0
#define SPMI_SRAM_DATA_1__SRAM_DATA_MASK 0xffffffff
#define SPMI_SRAM_DATA_1__SRAM_DATA__SHIFT 0x0
#define SPMI_RESET_1__ASYNC_RESET_0_MASK 0x1
#define SPMI_RESET_1__ASYNC_RESET_0__SHIFT 0x0
#define SPMI_RESET_1__SYNC_RESET_MASK 0x80000000
#define SPMI_RESET_1__SYNC_RESET__SHIFT 0x1f
#define SPMI_FORCE_CLOCK_GATERS_1__CLOCK_GATER_0_FORCE_MASK 0x1
#define SPMI_FORCE_CLOCK_GATERS_1__CLOCK_GATER_0_FORCE__SH