Version 3.2 HI-TECH Software Intermediate Code
[v F149 `(v ~T0 @X0 0 tf ]
"146 mcc_generated_files/i2c_master.c
[c E4221 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 .. ]
[n E4221 . I2C_IDLE I2C_SEND_ADR_READ I2C_SEND_ADR_WRITE I2C_TX I2C_RX I2C_RCEN I2C_TX_EMPTY I2C_SEND_RESTART_READ I2C_SEND_RESTART_WRITE I2C_SEND_RESTART I2C_SEND_STOP I2C_RX_ACK I2C_RX_NACK_STOP I2C_RX_NACK_RESTART I2C_RESET I2C_ADDRESS_NACK  ]
[v F4361 `(E4221 ~T0 @X0 0 tf ]
"127
[v _I2C_DO_IDLE `(E4221 ~T0 @X0 0 sf ]
"128
[v _I2C_DO_SEND_ADR_READ `(E4221 ~T0 @X0 0 sf ]
"129
[v _I2C_DO_SEND_ADR_WRITE `(E4221 ~T0 @X0 0 sf ]
"130
[v _I2C_DO_TX `(E4221 ~T0 @X0 0 sf ]
"131
[v _I2C_DO_RX `(E4221 ~T0 @X0 0 sf ]
"132
[v _I2C_DO_RCEN `(E4221 ~T0 @X0 0 sf ]
"133
[v _I2C_DO_TX_EMPTY `(E4221 ~T0 @X0 0 sf ]
"134
[v _I2C_DO_SEND_RESTART_READ `(E4221 ~T0 @X0 0 sf ]
"135
[v _I2C_DO_SEND_RESTART_WRITE `(E4221 ~T0 @X0 0 sf ]
"136
[v _I2C_DO_SEND_RESTART `(E4221 ~T0 @X0 0 sf ]
"137
[v _I2C_DO_SEND_STOP `(E4221 ~T0 @X0 0 sf ]
"138
[v _I2C_DO_RX_ACK `(E4221 ~T0 @X0 0 sf ]
"139
[v _I2C_DO_RX_NACK_STOP `(E4221 ~T0 @X0 0 sf ]
"140
[v _I2C_DO_RX_NACK_RESTART `(E4221 ~T0 @X0 0 sf ]
"141
[v _I2C_DO_RESET `(E4221 ~T0 @X0 0 sf ]
"142
[v _I2C_DO_ADDRESS_NACK `(E4221 ~T0 @X0 0 sf ]
"165
[c E97 1 2 3 4 5 .. ]
[n E97 . I2C_STOP I2C_RESTART_READ I2C_RESTART_WRITE I2C_CONTINUE I2C_RESET_LINK  ]
[v F106 `(E97 ~T0 @X0 0 tf1`*v ]
[c E92 0 1 2 .. ]
[n E92 . I2C_NOERR I2C_BUSY I2C_FAIL  ]
"83
[s S445 `*F106 -> 6 `i `*v -> 6 `i `ui 1 `ui 1 `uc 1 `*uc 1 `ui 1 `E4221 1 `E92 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S445 . callbackTable callbackPayload time_out time_out_value address data_ptr data_length state error addressNackCheck busy inUse bufferFree ]
"3359 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1509.h
[v _SSP1STAT `Vuc ~T0 @X0 0 e@532 ]
"3481
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@533 ]
"3685
[v _SSP1CON2 `Vuc ~T0 @X0 0 e@534 ]
"3283
[v _SSP1ADD `Vuc ~T0 @X0 0 e@530 ]
"3496
[s S190 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S190 . SSPM0 SSPM1 SSPM2 SSPM3 CKP SSPEN SSPOV WCOL ]
"3506
[s S191 :4 `uc 1 ]
[n S191 . SSPM ]
"3495
[u S189 `S190 1 `S191 1 ]
[n S189 . . . ]
"3510
[v _SSP1CON1bits `VS189 ~T0 @X0 0 e@533 ]
"191 mcc_generated_files/i2c_master.c
[c E4239 0 1 2 3 4 5 .. ]
[n E4239 . I2C_DATA_COMPLETE I2C_WRITE_COLLISION I2C_ADDR_NACK I2C_DATA_NACK I2C_TIMEOUT I2C_NULL  ]
"79 mcc_generated_files/i2c_master.h
[v _I2C_CallbackReturnStop `(E97 ~T0 @X0 0 ef1`*v ]
"80
[v _I2C_CallbackReturnReset `(E97 ~T0 @X0 0 ef1`*v ]
[v F153 `(v ~T0 @X0 0 tf ]
"222
[v _I2C_SetInterruptHandler `(v ~T0 @X0 0 ef1`*F153 ]
"101 mcc_generated_files/i2c_master.c
[v _I2C_MasterIsr `(v ~T0 @X0 0 sf ]
[v F4321 `(v ~T0 @X0 1 tf ]
"123
[v _I2C_MasterClearIrq `TF4321 ~T0 @X0 0 s ]
[v F4273 `(uc ~T0 @X0 1 tf ]
"105
[v _I2C_MasterOpen `TF4273 ~T0 @X0 0 s ]
[v F4312 `(v ~T0 @X0 1 tf ]
"120
[v _I2C_MasterEnableIrq `TF4312 ~T0 @X0 0 s ]
[v F4318 `(v ~T0 @X0 1 tf ]
"122
[v _I2C_MasterDisableIrq `TF4318 ~T0 @X0 0 s ]
[v F4276 `(v ~T0 @X0 1 tf ]
"106
[v _I2C_MasterClose `TF4276 ~T0 @X0 0 s ]
[v F4294 `(v ~T0 @X0 1 tf ]
"112
[v _I2C_MasterStart `TF4294 ~T0 @X0 0 s ]
"100
[v _I2C_SetCallback `(v ~T0 @X0 0 sf3`E4239`*F106`*v ]
[v F4270 `(v ~T0 @X0 1 tf ]
"102
[v _I2C_MasterFsm `TF4270 ~T0 @X0 0 s ]
[v F4300 `(uc ~T0 @X0 1 tf ]
"114
[v _I2C_MasterIsNack `TF4300 ~T0 @X0 0 s ]
[v F4282 `(v ~T0 @X0 1 tf1`uc ]
"108
[v _I2C_MasterSendTxData `TF4282 ~T0 @X0 0 s ]
[v F4279 `(uc ~T0 @X0 1 tf ]
"107
[v _I2C_MasterGetRxData `TF4279 ~T0 @X0 0 s ]
[v F4303 `(v ~T0 @X0 1 tf ]
"115
[v _I2C_MasterSendAck `TF4303 ~T0 @X0 0 s ]
[v F4291 `(v ~T0 @X0 1 tf ]
"111
[v _I2C_MasterStartRx `TF4291 ~T0 @X0 0 s ]
[v F4324 `(v ~T0 @X0 1 tf ]
"124
[v _I2C_MasterSetIrq `TF4324 ~T0 @X0 0 s ]
[v F4285 `(v ~T0 @X0 1 tf ]
"109
[v _I2C_MasterEnableRestart `TF4285 ~T0 @X0 0 s ]
[v F4288 `(v ~T0 @X0 1 tf ]
"110
[v _I2C_MasterDisableRestart `TF4288 ~T0 @X0 0 s ]
[v F4297 `(v ~T0 @X0 1 tf ]
"113
[v _I2C_MasterStop `TF4297 ~T0 @X0 0 s ]
[v F4306 `(v ~T0 @X0 1 tf ]
"116
[v _I2C_MasterSendNack `TF4306 ~T0 @X0 0 s ]
[v F4309 `(v ~T0 @X0 1 tf ]
"117
[v _I2C_MasterClearBusCollision `TF4309 ~T0 @X0 0 s ]
"3245 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1509.h
[v _SSP1BUF `Vuc ~T0 @X0 0 e@529 ]
"3696
[s S199 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S199 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"3695
[u S198 `S199 1 ]
[n S198 . . ]
"3707
[v _SSP1CON2bits `VS198 ~T0 @X0 0 e@534 ]
"641
[s S38 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S38 . . NCO1IF BCL1IF . C1IF C2IF OSFIF ]
"640
[u S37 `S38 1 ]
[n S37 . . ]
"651
[v _PIR2bits `VS37 ~T0 @X0 0 e@18 ]
"3370
[s S186 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S186 . BF UA R_nW S P D_nA CKE SMP ]
"3369
[u S185 `S186 1 ]
[n S185 . . ]
"3381
[v _SSP1STATbits `VS185 ~T0 @X0 0 e@532 ]
"1196
[s S67 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S67 . TMR1IE TMR2IE . SSP1IE TXIE RCIE ADIE TMR1GIE ]
"1195
[u S66 `S67 1 ]
[n S66 . . ]
"1207
[v _PIE1bits `VS66 ~T0 @X0 0 e@145 ]
"584
[s S36 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S36 . TMR1IF TMR2IF . SSP1IF TXIF RCIF ADIF TMR1GIF ]
"583
[u S35 `S36 1 ]
[n S35 . . ]
"595
[v _PIR1bits `VS35 ~T0 @X0 0 e@17 ]
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;stdbool.h: 12: typedef unsigned char bool;
[; ;i2c_master.h: 58: typedef enum {
[; ;i2c_master.h: 59: I2C_NOERR,
[; ;i2c_master.h: 60: I2C_BUSY,
[; ;i2c_master.h: 61: I2C_FAIL
[; ;i2c_master.h: 64: } i2c_error_t;
[; ;i2c_master.h: 66: typedef enum
[; ;i2c_master.h: 67: {
[; ;i2c_master.h: 68: I2C_STOP=1,
[; ;i2c_master.h: 69: I2C_RESTART_READ,
[; ;i2c_master.h: 70: I2C_RESTART_WRITE,
[; ;i2c_master.h: 71: I2C_CONTINUE,
[; ;i2c_master.h: 72: I2C_RESET_LINK
[; ;i2c_master.h: 73: } i2c_operations_t;
[; ;i2c_master.h: 75: typedef uint8_t i2c_address_t;
[; ;i2c_master.h: 76: typedef i2c_operations_t (*i2c_callback_t)(void *funPtr);
[; ;i2c_master.h: 79: i2c_operations_t I2C_CallbackReturnStop(void *funPtr);
[; ;i2c_master.h: 80: i2c_operations_t I2C_CallbackReturnReset(void *funPtr);
[; ;i2c_master.h: 81: i2c_operations_t I2C_CallbackRestartWrite(void *funPtr);
[; ;i2c_master.h: 82: i2c_operations_t I2C_CallbackRestartRead(void *funPtr);
[; ;i2c_master.h: 89: void I2C_Initialize(void);
[; ;i2c_master.h: 101: i2c_error_t I2C_Open(i2c_address_t address);
[; ;i2c_master.h: 111: i2c_error_t I2C_Close(void);
[; ;i2c_master.h: 123: i2c_error_t I2C_MasterOperation(bool read);
[; ;i2c_master.h: 128: i2c_error_t I2C_MasterWrite(void);
[; ;i2c_master.h: 133: i2c_error_t I2C_MasterRead(void);
[; ;i2c_master.h: 142: void I2C_SetTimeout(uint8_t timeOut);
[; ;i2c_master.h: 152: void I2C_SetBuffer(void *buffer, size_t bufferSize);
[; ;i2c_master.h: 164: void I2C_SetDataCompleteCallback(i2c_callback_t cb, void *ptr);
[; ;i2c_master.h: 174: void I2C_SetWriteCollisionCallback(i2c_callback_t cb, void *ptr);
[; ;i2c_master.h: 184: void I2C_SetAddressNackCallback(i2c_callback_t cb, void *ptr);
[; ;i2c_master.h: 194: void I2C_SetDataNackCallback(i2c_callback_t cb, void *ptr);
[; ;i2c_master.h: 204: void I2C_SetTimeoutCallback(i2c_callback_t cb, void *ptr);
"213 mcc_generated_files/i2c_master.h
[v _MSSP_InterruptHandler `*F149 ~T0 @X0 1 e ]
[; ;i2c_master.h: 213: void (*MSSP_InterruptHandler)(void);
[; ;i2c_master.h: 222: void I2C_SetInterruptHandler(void (* InterruptHandler)(void));
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic16f1509.h: 50: extern volatile unsigned char INDF0 @ 0x000;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1509.h
[; ;pic16f1509.h: 52: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1509.h: 55: typedef union {
[; ;pic16f1509.h: 56: struct {
[; ;pic16f1509.h: 57: unsigned INDF0 :8;
[; ;pic16f1509.h: 58: };
[; ;pic16f1509.h: 59: } INDF0bits_t;
[; ;pic16f1509.h: 60: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1509.h: 70: extern volatile unsigned char INDF1 @ 0x001;
"72
[; ;pic16f1509.h: 72: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1509.h: 75: typedef union {
[; ;pic16f1509.h: 76: struct {
[; ;pic16f1509.h: 77: unsigned INDF1 :8;
[; ;pic16f1509.h: 78: };
[; ;pic16f1509.h: 79: } INDF1bits_t;
[; ;pic16f1509.h: 80: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1509.h: 90: extern volatile unsigned char PCL @ 0x002;
"92
[; ;pic16f1509.h: 92: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1509.h: 95: typedef union {
[; ;pic16f1509.h: 96: struct {
[; ;pic16f1509.h: 97: unsigned PCL :8;
[; ;pic16f1509.h: 98: };
[; ;pic16f1509.h: 99: } PCLbits_t;
[; ;pic16f1509.h: 100: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1509.h: 110: extern volatile unsigned char STATUS @ 0x003;
"112
[; ;pic16f1509.h: 112: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1509.h: 115: typedef union {
[; ;pic16f1509.h: 116: struct {
[; ;pic16f1509.h: 117: unsigned C :1;
[; ;pic16f1509.h: 118: unsigned DC :1;
[; ;pic16f1509.h: 119: unsigned Z :1;
[; ;pic16f1509.h: 120: unsigned nPD :1;
[; ;pic16f1509.h: 121: unsigned nTO :1;
[; ;pic16f1509.h: 122: };
[; ;pic16f1509.h: 123: struct {
[; ;pic16f1509.h: 124: unsigned CARRY :1;
[; ;pic16f1509.h: 125: unsigned :1;
[; ;pic16f1509.h: 126: unsigned ZERO :1;
[; ;pic16f1509.h: 127: };
[; ;pic16f1509.h: 128: } STATUSbits_t;
[; ;pic16f1509.h: 129: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1509.h: 169: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1509.h: 173: extern volatile unsigned char FSR0L @ 0x004;
"175
[; ;pic16f1509.h: 175: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1509.h: 178: typedef union {
[; ;pic16f1509.h: 179: struct {
[; ;pic16f1509.h: 180: unsigned FSR0L :8;
[; ;pic16f1509.h: 181: };
[; ;pic16f1509.h: 182: } FSR0Lbits_t;
[; ;pic16f1509.h: 183: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1509.h: 193: extern volatile unsigned char FSR0H @ 0x005;
"195
[; ;pic16f1509.h: 195: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1509.h: 198: typedef union {
[; ;pic16f1509.h: 199: struct {
[; ;pic16f1509.h: 200: unsigned FSR0H :8;
[; ;pic16f1509.h: 201: };
[; ;pic16f1509.h: 202: } FSR0Hbits_t;
[; ;pic16f1509.h: 203: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1509.h: 213: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1509.h: 217: extern volatile unsigned char FSR1L @ 0x006;
"219
[; ;pic16f1509.h: 219: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1509.h: 222: typedef union {
[; ;pic16f1509.h: 223: struct {
[; ;pic16f1509.h: 224: unsigned FSR1L :8;
[; ;pic16f1509.h: 225: };
[; ;pic16f1509.h: 226: } FSR1Lbits_t;
[; ;pic16f1509.h: 227: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1509.h: 237: extern volatile unsigned char FSR1H @ 0x007;
"239
[; ;pic16f1509.h: 239: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1509.h: 242: typedef union {
[; ;pic16f1509.h: 243: struct {
[; ;pic16f1509.h: 244: unsigned FSR1H :8;
[; ;pic16f1509.h: 245: };
[; ;pic16f1509.h: 246: } FSR1Hbits_t;
[; ;pic16f1509.h: 247: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1509.h: 257: extern volatile unsigned char BSR @ 0x008;
"259
[; ;pic16f1509.h: 259: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1509.h: 262: typedef union {
[; ;pic16f1509.h: 263: struct {
[; ;pic16f1509.h: 264: unsigned BSR :5;
[; ;pic16f1509.h: 265: };
[; ;pic16f1509.h: 266: struct {
[; ;pic16f1509.h: 267: unsigned BSR0 :1;
[; ;pic16f1509.h: 268: unsigned BSR1 :1;
[; ;pic16f1509.h: 269: unsigned BSR2 :1;
[; ;pic16f1509.h: 270: unsigned BSR3 :1;
[; ;pic16f1509.h: 271: unsigned BSR4 :1;
[; ;pic16f1509.h: 272: };
[; ;pic16f1509.h: 273: } BSRbits_t;
[; ;pic16f1509.h: 274: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1509.h: 309: extern volatile unsigned char WREG @ 0x009;
"311
[; ;pic16f1509.h: 311: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1509.h: 314: typedef union {
[; ;pic16f1509.h: 315: struct {
[; ;pic16f1509.h: 316: unsigned WREG0 :8;
[; ;pic16f1509.h: 317: };
[; ;pic16f1509.h: 318: } WREGbits_t;
[; ;pic16f1509.h: 319: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1509.h: 329: extern volatile unsigned char PCLATH @ 0x00A;
"331
[; ;pic16f1509.h: 331: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1509.h: 334: typedef union {
[; ;pic16f1509.h: 335: struct {
[; ;pic16f1509.h: 336: unsigned PCLATH :7;
[; ;pic16f1509.h: 337: };
[; ;pic16f1509.h: 338: } PCLATHbits_t;
[; ;pic16f1509.h: 339: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1509.h: 349: extern volatile unsigned char INTCON @ 0x00B;
"351
[; ;pic16f1509.h: 351: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1509.h: 354: typedef union {
[; ;pic16f1509.h: 355: struct {
[; ;pic16f1509.h: 356: unsigned IOCIF :1;
[; ;pic16f1509.h: 357: unsigned INTF :1;
[; ;pic16f1509.h: 358: unsigned TMR0IF :1;
[; ;pic16f1509.h: 359: unsigned IOCIE :1;
[; ;pic16f1509.h: 360: unsigned INTE :1;
[; ;pic16f1509.h: 361: unsigned TMR0IE :1;
[; ;pic16f1509.h: 362: unsigned PEIE :1;
[; ;pic16f1509.h: 363: unsigned GIE :1;
[; ;pic16f1509.h: 364: };
[; ;pic16f1509.h: 365: struct {
[; ;pic16f1509.h: 366: unsigned :2;
[; ;pic16f1509.h: 367: unsigned T0IF :1;
[; ;pic16f1509.h: 368: unsigned :2;
[; ;pic16f1509.h: 369: unsigned T0IE :1;
[; ;pic16f1509.h: 370: };
[; ;pic16f1509.h: 371: } INTCONbits_t;
[; ;pic16f1509.h: 372: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1509.h: 427: extern volatile unsigned char PORTA @ 0x00C;
"429
[; ;pic16f1509.h: 429: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1509.h: 432: typedef union {
[; ;pic16f1509.h: 433: struct {
[; ;pic16f1509.h: 434: unsigned RA0 :1;
[; ;pic16f1509.h: 435: unsigned RA1 :1;
[; ;pic16f1509.h: 436: unsigned RA2 :1;
[; ;pic16f1509.h: 437: unsigned RA3 :1;
[; ;pic16f1509.h: 438: unsigned RA4 :1;
[; ;pic16f1509.h: 439: unsigned RA5 :1;
[; ;pic16f1509.h: 440: };
[; ;pic16f1509.h: 441: } PORTAbits_t;
[; ;pic16f1509.h: 442: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1509.h: 477: extern volatile unsigned char PORTB @ 0x00D;
"479
[; ;pic16f1509.h: 479: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1509.h: 482: typedef union {
[; ;pic16f1509.h: 483: struct {
[; ;pic16f1509.h: 484: unsigned :4;
[; ;pic16f1509.h: 485: unsigned RB4 :1;
[; ;pic16f1509.h: 486: unsigned RB5 :1;
[; ;pic16f1509.h: 487: unsigned RB6 :1;
[; ;pic16f1509.h: 488: unsigned RB7 :1;
[; ;pic16f1509.h: 489: };
[; ;pic16f1509.h: 490: } PORTBbits_t;
[; ;pic16f1509.h: 491: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1509.h: 516: extern volatile unsigned char PORTC @ 0x00E;
"518
[; ;pic16f1509.h: 518: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1509.h: 521: typedef union {
[; ;pic16f1509.h: 522: struct {
[; ;pic16f1509.h: 523: unsigned RC0 :1;
[; ;pic16f1509.h: 524: unsigned RC1 :1;
[; ;pic16f1509.h: 525: unsigned RC2 :1;
[; ;pic16f1509.h: 526: unsigned RC3 :1;
[; ;pic16f1509.h: 527: unsigned RC4 :1;
[; ;pic16f1509.h: 528: unsigned RC5 :1;
[; ;pic16f1509.h: 529: unsigned RC6 :1;
[; ;pic16f1509.h: 530: unsigned RC7 :1;
[; ;pic16f1509.h: 531: };
[; ;pic16f1509.h: 532: } PORTCbits_t;
[; ;pic16f1509.h: 533: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1509.h: 578: extern volatile unsigned char PIR1 @ 0x011;
"580
[; ;pic16f1509.h: 580: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1509.h: 583: typedef union {
[; ;pic16f1509.h: 584: struct {
[; ;pic16f1509.h: 585: unsigned TMR1IF :1;
[; ;pic16f1509.h: 586: unsigned TMR2IF :1;
[; ;pic16f1509.h: 587: unsigned :1;
[; ;pic16f1509.h: 588: unsigned SSP1IF :1;
[; ;pic16f1509.h: 589: unsigned TXIF :1;
[; ;pic16f1509.h: 590: unsigned RCIF :1;
[; ;pic16f1509.h: 591: unsigned ADIF :1;
[; ;pic16f1509.h: 592: unsigned TMR1GIF :1;
[; ;pic16f1509.h: 593: };
[; ;pic16f1509.h: 594: } PIR1bits_t;
[; ;pic16f1509.h: 595: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1509.h: 635: extern volatile unsigned char PIR2 @ 0x012;
"637
[; ;pic16f1509.h: 637: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1509.h: 640: typedef union {
[; ;pic16f1509.h: 641: struct {
[; ;pic16f1509.h: 642: unsigned :2;
[; ;pic16f1509.h: 643: unsigned NCO1IF :1;
[; ;pic16f1509.h: 644: unsigned BCL1IF :1;
[; ;pic16f1509.h: 645: unsigned :1;
[; ;pic16f1509.h: 646: unsigned C1IF :1;
[; ;pic16f1509.h: 647: unsigned C2IF :1;
[; ;pic16f1509.h: 648: unsigned OSFIF :1;
[; ;pic16f1509.h: 649: };
[; ;pic16f1509.h: 650: } PIR2bits_t;
[; ;pic16f1509.h: 651: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1509.h: 681: extern volatile unsigned char PIR3 @ 0x013;
"683
[; ;pic16f1509.h: 683: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1509.h: 686: typedef union {
[; ;pic16f1509.h: 687: struct {
[; ;pic16f1509.h: 688: unsigned CLC1IF :1;
[; ;pic16f1509.h: 689: unsigned CLC2IF :1;
[; ;pic16f1509.h: 690: unsigned CLC3IF :1;
[; ;pic16f1509.h: 691: unsigned CLC4IF :1;
[; ;pic16f1509.h: 692: };
[; ;pic16f1509.h: 693: } PIR3bits_t;
[; ;pic16f1509.h: 694: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1509.h: 719: extern volatile unsigned char TMR0 @ 0x015;
"721
[; ;pic16f1509.h: 721: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1509.h: 724: typedef union {
[; ;pic16f1509.h: 725: struct {
[; ;pic16f1509.h: 726: unsigned TMR0 :8;
[; ;pic16f1509.h: 727: };
[; ;pic16f1509.h: 728: } TMR0bits_t;
[; ;pic16f1509.h: 729: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1509.h: 739: extern volatile unsigned short TMR1 @ 0x016;
"741
[; ;pic16f1509.h: 741: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1509.h: 746: extern volatile unsigned char TMR1L @ 0x016;
"748
[; ;pic16f1509.h: 748: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1509.h: 751: typedef union {
[; ;pic16f1509.h: 752: struct {
[; ;pic16f1509.h: 753: unsigned TMR1L :8;
[; ;pic16f1509.h: 754: };
[; ;pic16f1509.h: 755: } TMR1Lbits_t;
[; ;pic16f1509.h: 756: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1509.h: 766: extern volatile unsigned char TMR1H @ 0x017;
"768
[; ;pic16f1509.h: 768: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1509.h: 771: typedef union {
[; ;pic16f1509.h: 772: struct {
[; ;pic16f1509.h: 773: unsigned TMR1H :8;
[; ;pic16f1509.h: 774: };
[; ;pic16f1509.h: 775: } TMR1Hbits_t;
[; ;pic16f1509.h: 776: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1509.h: 786: extern volatile unsigned char T1CON @ 0x018;
"788
[; ;pic16f1509.h: 788: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1509.h: 791: typedef union {
[; ;pic16f1509.h: 792: struct {
[; ;pic16f1509.h: 793: unsigned TMR1ON :1;
[; ;pic16f1509.h: 794: unsigned :1;
[; ;pic16f1509.h: 795: unsigned nT1SYNC :1;
[; ;pic16f1509.h: 796: unsigned T1OSCEN :1;
[; ;pic16f1509.h: 797: unsigned T1CKPS :2;
[; ;pic16f1509.h: 798: unsigned TMR1CS :2;
[; ;pic16f1509.h: 799: };
[; ;pic16f1509.h: 800: struct {
[; ;pic16f1509.h: 801: unsigned :4;
[; ;pic16f1509.h: 802: unsigned T1CKPS0 :1;
[; ;pic16f1509.h: 803: unsigned T1CKPS1 :1;
[; ;pic16f1509.h: 804: unsigned TMR1CS0 :1;
[; ;pic16f1509.h: 805: unsigned TMR1CS1 :1;
[; ;pic16f1509.h: 806: };
[; ;pic16f1509.h: 807: } T1CONbits_t;
[; ;pic16f1509.h: 808: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1509.h: 858: extern volatile unsigned char T1GCON @ 0x019;
"860
[; ;pic16f1509.h: 860: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1509.h: 863: typedef union {
[; ;pic16f1509.h: 864: struct {
[; ;pic16f1509.h: 865: unsigned T1GSS :2;
[; ;pic16f1509.h: 866: unsigned T1GVAL :1;
[; ;pic16f1509.h: 867: unsigned T1GGO_nDONE :1;
[; ;pic16f1509.h: 868: unsigned T1GSPM :1;
[; ;pic16f1509.h: 869: unsigned T1GTM :1;
[; ;pic16f1509.h: 870: unsigned T1GPOL :1;
[; ;pic16f1509.h: 871: unsigned TMR1GE :1;
[; ;pic16f1509.h: 872: };
[; ;pic16f1509.h: 873: struct {
[; ;pic16f1509.h: 874: unsigned T1GSS0 :1;
[; ;pic16f1509.h: 875: unsigned T1GSS1 :1;
[; ;pic16f1509.h: 876: };
[; ;pic16f1509.h: 877: } T1GCONbits_t;
[; ;pic16f1509.h: 878: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1509.h: 928: extern volatile unsigned char TMR2 @ 0x01A;
"930
[; ;pic16f1509.h: 930: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1509.h: 933: typedef union {
[; ;pic16f1509.h: 934: struct {
[; ;pic16f1509.h: 935: unsigned TMR2 :8;
[; ;pic16f1509.h: 936: };
[; ;pic16f1509.h: 937: } TMR2bits_t;
[; ;pic16f1509.h: 938: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1509.h: 948: extern volatile unsigned char PR2 @ 0x01B;
"950
[; ;pic16f1509.h: 950: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1509.h: 953: typedef union {
[; ;pic16f1509.h: 954: struct {
[; ;pic16f1509.h: 955: unsigned PR2 :8;
[; ;pic16f1509.h: 956: };
[; ;pic16f1509.h: 957: } PR2bits_t;
[; ;pic16f1509.h: 958: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1509.h: 968: extern volatile unsigned char T2CON @ 0x01C;
"970
[; ;pic16f1509.h: 970: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1509.h: 973: typedef union {
[; ;pic16f1509.h: 974: struct {
[; ;pic16f1509.h: 975: unsigned T2CKPS :2;
[; ;pic16f1509.h: 976: unsigned TMR2ON :1;
[; ;pic16f1509.h: 977: unsigned T2OUTPS :4;
[; ;pic16f1509.h: 978: };
[; ;pic16f1509.h: 979: struct {
[; ;pic16f1509.h: 980: unsigned T2CKPS0 :1;
[; ;pic16f1509.h: 981: unsigned T2CKPS1 :1;
[; ;pic16f1509.h: 982: unsigned :1;
[; ;pic16f1509.h: 983: unsigned T2OUTPS0 :1;
[; ;pic16f1509.h: 984: unsigned T2OUTPS1 :1;
[; ;pic16f1509.h: 985: unsigned T2OUTPS2 :1;
[; ;pic16f1509.h: 986: unsigned T2OUTPS3 :1;
[; ;pic16f1509.h: 987: };
[; ;pic16f1509.h: 988: } T2CONbits_t;
[; ;pic16f1509.h: 989: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1509.h: 1039: extern volatile unsigned char TRISA @ 0x08C;
"1041
[; ;pic16f1509.h: 1041: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1509.h: 1044: typedef union {
[; ;pic16f1509.h: 1045: struct {
[; ;pic16f1509.h: 1046: unsigned TRISA0 :1;
[; ;pic16f1509.h: 1047: unsigned TRISA1 :1;
[; ;pic16f1509.h: 1048: unsigned TRISA2 :1;
[; ;pic16f1509.h: 1049: unsigned TRISA3 :1;
[; ;pic16f1509.h: 1050: unsigned TRISA4 :1;
[; ;pic16f1509.h: 1051: unsigned TRISA5 :1;
[; ;pic16f1509.h: 1052: };
[; ;pic16f1509.h: 1053: } TRISAbits_t;
[; ;pic16f1509.h: 1054: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1509.h: 1089: extern volatile unsigned char TRISB @ 0x08D;
"1091
[; ;pic16f1509.h: 1091: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1509.h: 1094: typedef union {
[; ;pic16f1509.h: 1095: struct {
[; ;pic16f1509.h: 1096: unsigned :4;
[; ;pic16f1509.h: 1097: unsigned TRISB4 :1;
[; ;pic16f1509.h: 1098: unsigned TRISB5 :1;
[; ;pic16f1509.h: 1099: unsigned TRISB6 :1;
[; ;pic16f1509.h: 1100: unsigned TRISB7 :1;
[; ;pic16f1509.h: 1101: };
[; ;pic16f1509.h: 1102: } TRISBbits_t;
[; ;pic16f1509.h: 1103: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1509.h: 1128: extern volatile unsigned char TRISC @ 0x08E;
"1130
[; ;pic16f1509.h: 1130: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1509.h: 1133: typedef union {
[; ;pic16f1509.h: 1134: struct {
[; ;pic16f1509.h: 1135: unsigned TRISC0 :1;
[; ;pic16f1509.h: 1136: unsigned TRISC1 :1;
[; ;pic16f1509.h: 1137: unsigned TRISC2 :1;
[; ;pic16f1509.h: 1138: unsigned TRISC3 :1;
[; ;pic16f1509.h: 1139: unsigned TRISC4 :1;
[; ;pic16f1509.h: 1140: unsigned TRISC5 :1;
[; ;pic16f1509.h: 1141: unsigned TRISC6 :1;
[; ;pic16f1509.h: 1142: unsigned TRISC7 :1;
[; ;pic16f1509.h: 1143: };
[; ;pic16f1509.h: 1144: } TRISCbits_t;
[; ;pic16f1509.h: 1145: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1509.h: 1190: extern volatile unsigned char PIE1 @ 0x091;
"1192
[; ;pic16f1509.h: 1192: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1509.h: 1195: typedef union {
[; ;pic16f1509.h: 1196: struct {
[; ;pic16f1509.h: 1197: unsigned TMR1IE :1;
[; ;pic16f1509.h: 1198: unsigned TMR2IE :1;
[; ;pic16f1509.h: 1199: unsigned :1;
[; ;pic16f1509.h: 1200: unsigned SSP1IE :1;
[; ;pic16f1509.h: 1201: unsigned TXIE :1;
[; ;pic16f1509.h: 1202: unsigned RCIE :1;
[; ;pic16f1509.h: 1203: unsigned ADIE :1;
[; ;pic16f1509.h: 1204: unsigned TMR1GIE :1;
[; ;pic16f1509.h: 1205: };
[; ;pic16f1509.h: 1206: } PIE1bits_t;
[; ;pic16f1509.h: 1207: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1509.h: 1247: extern volatile unsigned char PIE2 @ 0x092;
"1249
[; ;pic16f1509.h: 1249: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1509.h: 1252: typedef union {
[; ;pic16f1509.h: 1253: struct {
[; ;pic16f1509.h: 1254: unsigned :2;
[; ;pic16f1509.h: 1255: unsigned NCO1IE :1;
[; ;pic16f1509.h: 1256: unsigned BCL1IE :1;
[; ;pic16f1509.h: 1257: unsigned :1;
[; ;pic16f1509.h: 1258: unsigned C1IE :1;
[; ;pic16f1509.h: 1259: unsigned C2IE :1;
[; ;pic16f1509.h: 1260: unsigned OSFIE :1;
[; ;pic16f1509.h: 1261: };
[; ;pic16f1509.h: 1262: } PIE2bits_t;
[; ;pic16f1509.h: 1263: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1509.h: 1293: extern volatile unsigned char PIE3 @ 0x093;
"1295
[; ;pic16f1509.h: 1295: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1509.h: 1298: typedef union {
[; ;pic16f1509.h: 1299: struct {
[; ;pic16f1509.h: 1300: unsigned CLC1IE :1;
[; ;pic16f1509.h: 1301: unsigned CLC2IE :1;
[; ;pic16f1509.h: 1302: unsigned CLC3IE :1;
[; ;pic16f1509.h: 1303: unsigned CLC4IE :1;
[; ;pic16f1509.h: 1304: };
[; ;pic16f1509.h: 1305: } PIE3bits_t;
[; ;pic16f1509.h: 1306: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1509.h: 1331: extern volatile unsigned char OPTION_REG @ 0x095;
"1333
[; ;pic16f1509.h: 1333: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1509.h: 1336: typedef union {
[; ;pic16f1509.h: 1337: struct {
[; ;pic16f1509.h: 1338: unsigned PS :3;
[; ;pic16f1509.h: 1339: unsigned PSA :1;
[; ;pic16f1509.h: 1340: unsigned TMR0SE :1;
[; ;pic16f1509.h: 1341: unsigned TMR0CS :1;
[; ;pic16f1509.h: 1342: unsigned INTEDG :1;
[; ;pic16f1509.h: 1343: unsigned nWPUEN :1;
[; ;pic16f1509.h: 1344: };
[; ;pic16f1509.h: 1345: struct {
[; ;pic16f1509.h: 1346: unsigned PS0 :1;
[; ;pic16f1509.h: 1347: unsigned PS1 :1;
[; ;pic16f1509.h: 1348: unsigned PS2 :1;
[; ;pic16f1509.h: 1349: unsigned :1;
[; ;pic16f1509.h: 1350: unsigned T0SE :1;
[; ;pic16f1509.h: 1351: unsigned T0CS :1;
[; ;pic16f1509.h: 1352: };
[; ;pic16f1509.h: 1353: } OPTION_REGbits_t;
[; ;pic16f1509.h: 1354: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1509.h: 1414: extern volatile unsigned char PCON @ 0x096;
"1416
[; ;pic16f1509.h: 1416: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1509.h: 1419: typedef union {
[; ;pic16f1509.h: 1420: struct {
[; ;pic16f1509.h: 1421: unsigned nBOR :1;
[; ;pic16f1509.h: 1422: unsigned nPOR :1;
[; ;pic16f1509.h: 1423: unsigned nRI :1;
[; ;pic16f1509.h: 1424: unsigned nRMCLR :1;
[; ;pic16f1509.h: 1425: unsigned nRWDT :1;
[; ;pic16f1509.h: 1426: unsigned :1;
[; ;pic16f1509.h: 1427: unsigned STKUNF :1;
[; ;pic16f1509.h: 1428: unsigned STKOVF :1;
[; ;pic16f1509.h: 1429: };
[; ;pic16f1509.h: 1430: } PCONbits_t;
[; ;pic16f1509.h: 1431: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1509.h: 1471: extern volatile unsigned char WDTCON @ 0x097;
"1473
[; ;pic16f1509.h: 1473: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1509.h: 1476: typedef union {
[; ;pic16f1509.h: 1477: struct {
[; ;pic16f1509.h: 1478: unsigned SWDTEN :1;
[; ;pic16f1509.h: 1479: unsigned WDTPS :5;
[; ;pic16f1509.h: 1480: };
[; ;pic16f1509.h: 1481: struct {
[; ;pic16f1509.h: 1482: unsigned :1;
[; ;pic16f1509.h: 1483: unsigned WDTPS0 :1;
[; ;pic16f1509.h: 1484: unsigned WDTPS1 :1;
[; ;pic16f1509.h: 1485: unsigned WDTPS2 :1;
[; ;pic16f1509.h: 1486: unsigned WDTPS3 :1;
[; ;pic16f1509.h: 1487: unsigned WDTPS4 :1;
[; ;pic16f1509.h: 1488: };
[; ;pic16f1509.h: 1489: } WDTCONbits_t;
[; ;pic16f1509.h: 1490: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1509.h: 1530: extern volatile unsigned char OSCCON @ 0x099;
"1532
[; ;pic16f1509.h: 1532: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1509.h: 1535: typedef union {
[; ;pic16f1509.h: 1536: struct {
[; ;pic16f1509.h: 1537: unsigned SCS :2;
[; ;pic16f1509.h: 1538: unsigned :1;
[; ;pic16f1509.h: 1539: unsigned IRCF :4;
[; ;pic16f1509.h: 1540: };
[; ;pic16f1509.h: 1541: struct {
[; ;pic16f1509.h: 1542: unsigned SCS0 :1;
[; ;pic16f1509.h: 1543: unsigned SCS1 :1;
[; ;pic16f1509.h: 1544: unsigned :1;
[; ;pic16f1509.h: 1545: unsigned IRCF0 :1;
[; ;pic16f1509.h: 1546: unsigned IRCF1 :1;
[; ;pic16f1509.h: 1547: unsigned IRCF2 :1;
[; ;pic16f1509.h: 1548: unsigned IRCF3 :1;
[; ;pic16f1509.h: 1549: };
[; ;pic16f1509.h: 1550: } OSCCONbits_t;
[; ;pic16f1509.h: 1551: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1509.h: 1596: extern volatile unsigned char OSCSTAT @ 0x09A;
"1598
[; ;pic16f1509.h: 1598: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1509.h: 1601: typedef union {
[; ;pic16f1509.h: 1602: struct {
[; ;pic16f1509.h: 1603: unsigned HFIOFS :1;
[; ;pic16f1509.h: 1604: unsigned LFIOFR :1;
[; ;pic16f1509.h: 1605: unsigned :2;
[; ;pic16f1509.h: 1606: unsigned HFIOFR :1;
[; ;pic16f1509.h: 1607: unsigned OSTS :1;
[; ;pic16f1509.h: 1608: unsigned :1;
[; ;pic16f1509.h: 1609: unsigned SOSCR :1;
[; ;pic16f1509.h: 1610: };
[; ;pic16f1509.h: 1611: } OSCSTATbits_t;
[; ;pic16f1509.h: 1612: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1509.h: 1642: extern volatile unsigned short ADRES @ 0x09B;
"1644
[; ;pic16f1509.h: 1644: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1509.h: 1649: extern volatile unsigned char ADRESL @ 0x09B;
"1651
[; ;pic16f1509.h: 1651: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1509.h: 1654: typedef union {
[; ;pic16f1509.h: 1655: struct {
[; ;pic16f1509.h: 1656: unsigned ADRESL :8;
[; ;pic16f1509.h: 1657: };
[; ;pic16f1509.h: 1658: } ADRESLbits_t;
[; ;pic16f1509.h: 1659: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1509.h: 1669: extern volatile unsigned char ADRESH @ 0x09C;
"1671
[; ;pic16f1509.h: 1671: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1509.h: 1674: typedef union {
[; ;pic16f1509.h: 1675: struct {
[; ;pic16f1509.h: 1676: unsigned ADRESH :8;
[; ;pic16f1509.h: 1677: };
[; ;pic16f1509.h: 1678: } ADRESHbits_t;
[; ;pic16f1509.h: 1679: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1509.h: 1689: extern volatile unsigned char ADCON0 @ 0x09D;
"1691
[; ;pic16f1509.h: 1691: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1509.h: 1694: typedef union {
[; ;pic16f1509.h: 1695: struct {
[; ;pic16f1509.h: 1696: unsigned ADON :1;
[; ;pic16f1509.h: 1697: unsigned GO_nDONE :1;
[; ;pic16f1509.h: 1698: unsigned CHS :5;
[; ;pic16f1509.h: 1699: };
[; ;pic16f1509.h: 1700: struct {
[; ;pic16f1509.h: 1701: unsigned :1;
[; ;pic16f1509.h: 1702: unsigned ADGO :1;
[; ;pic16f1509.h: 1703: unsigned CHS0 :1;
[; ;pic16f1509.h: 1704: unsigned CHS1 :1;
[; ;pic16f1509.h: 1705: unsigned CHS2 :1;
[; ;pic16f1509.h: 1706: unsigned CHS3 :1;
[; ;pic16f1509.h: 1707: unsigned CHS4 :1;
[; ;pic16f1509.h: 1708: };
[; ;pic16f1509.h: 1709: struct {
[; ;pic16f1509.h: 1710: unsigned :1;
[; ;pic16f1509.h: 1711: unsigned GO :1;
[; ;pic16f1509.h: 1712: };
[; ;pic16f1509.h: 1713: } ADCON0bits_t;
[; ;pic16f1509.h: 1714: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1509.h: 1769: extern volatile unsigned char ADCON1 @ 0x09E;
"1771
[; ;pic16f1509.h: 1771: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1509.h: 1774: typedef union {
[; ;pic16f1509.h: 1775: struct {
[; ;pic16f1509.h: 1776: unsigned ADPREF :2;
[; ;pic16f1509.h: 1777: unsigned :2;
[; ;pic16f1509.h: 1778: unsigned ADCS :3;
[; ;pic16f1509.h: 1779: unsigned ADFM :1;
[; ;pic16f1509.h: 1780: };
[; ;pic16f1509.h: 1781: struct {
[; ;pic16f1509.h: 1782: unsigned ADPREF0 :1;
[; ;pic16f1509.h: 1783: unsigned ADPREF1 :1;
[; ;pic16f1509.h: 1784: };
[; ;pic16f1509.h: 1785: } ADCON1bits_t;
[; ;pic16f1509.h: 1786: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1509.h: 1816: extern volatile unsigned char ADCON2 @ 0x09F;
"1818
[; ;pic16f1509.h: 1818: asm("ADCON2 equ 09Fh");
[; <" ADCON2 equ 09Fh ;# ">
[; ;pic16f1509.h: 1821: typedef union {
[; ;pic16f1509.h: 1822: struct {
[; ;pic16f1509.h: 1823: unsigned :4;
[; ;pic16f1509.h: 1824: unsigned TRIGSEL :4;
[; ;pic16f1509.h: 1825: };
[; ;pic16f1509.h: 1826: struct {
[; ;pic16f1509.h: 1827: unsigned :4;
[; ;pic16f1509.h: 1828: unsigned TRIGSEL0 :1;
[; ;pic16f1509.h: 1829: unsigned TRIGSEL1 :1;
[; ;pic16f1509.h: 1830: unsigned TRIGSEL2 :1;
[; ;pic16f1509.h: 1831: unsigned TRIGSEL3 :1;
[; ;pic16f1509.h: 1832: };
[; ;pic16f1509.h: 1833: } ADCON2bits_t;
[; ;pic16f1509.h: 1834: extern volatile ADCON2bits_t ADCON2bits @ 0x09F;
[; ;pic16f1509.h: 1864: extern volatile unsigned char LATA @ 0x10C;
"1866
[; ;pic16f1509.h: 1866: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1509.h: 1869: typedef union {
[; ;pic16f1509.h: 1870: struct {
[; ;pic16f1509.h: 1871: unsigned LATA0 :1;
[; ;pic16f1509.h: 1872: unsigned LATA1 :1;
[; ;pic16f1509.h: 1873: unsigned LATA2 :1;
[; ;pic16f1509.h: 1874: unsigned :1;
[; ;pic16f1509.h: 1875: unsigned LATA4 :1;
[; ;pic16f1509.h: 1876: unsigned LATA5 :1;
[; ;pic16f1509.h: 1877: };
[; ;pic16f1509.h: 1878: } LATAbits_t;
[; ;pic16f1509.h: 1879: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1509.h: 1909: extern volatile unsigned char LATB @ 0x10D;
"1911
[; ;pic16f1509.h: 1911: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1509.h: 1914: typedef union {
[; ;pic16f1509.h: 1915: struct {
[; ;pic16f1509.h: 1916: unsigned :4;
[; ;pic16f1509.h: 1917: unsigned LATB4 :1;
[; ;pic16f1509.h: 1918: unsigned LATB5 :1;
[; ;pic16f1509.h: 1919: unsigned LATB6 :1;
[; ;pic16f1509.h: 1920: unsigned LATB7 :1;
[; ;pic16f1509.h: 1921: };
[; ;pic16f1509.h: 1922: } LATBbits_t;
[; ;pic16f1509.h: 1923: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1509.h: 1948: extern volatile unsigned char LATC @ 0x10E;
"1950
[; ;pic16f1509.h: 1950: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1509.h: 1953: typedef union {
[; ;pic16f1509.h: 1954: struct {
[; ;pic16f1509.h: 1955: unsigned LATC0 :1;
[; ;pic16f1509.h: 1956: unsigned LATC1 :1;
[; ;pic16f1509.h: 1957: unsigned LATC2 :1;
[; ;pic16f1509.h: 1958: unsigned LATC3 :1;
[; ;pic16f1509.h: 1959: unsigned LATC4 :1;
[; ;pic16f1509.h: 1960: unsigned LATC5 :1;
[; ;pic16f1509.h: 1961: unsigned LATC6 :1;
[; ;pic16f1509.h: 1962: unsigned LATC7 :1;
[; ;pic16f1509.h: 1963: };
[; ;pic16f1509.h: 1964: } LATCbits_t;
[; ;pic16f1509.h: 1965: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1509.h: 2010: extern volatile unsigned char CM1CON0 @ 0x111;
"2012
[; ;pic16f1509.h: 2012: asm("CM1CON0 equ 0111h");
[; <" CM1CON0 equ 0111h ;# ">
[; ;pic16f1509.h: 2015: typedef union {
[; ;pic16f1509.h: 2016: struct {
[; ;pic16f1509.h: 2017: unsigned C1SYNC :1;
[; ;pic16f1509.h: 2018: unsigned C1HYS :1;
[; ;pic16f1509.h: 2019: unsigned C1SP :1;
[; ;pic16f1509.h: 2020: unsigned :1;
[; ;pic16f1509.h: 2021: unsigned C1POL :1;
[; ;pic16f1509.h: 2022: unsigned C1OE :1;
[; ;pic16f1509.h: 2023: unsigned C1OUT :1;
[; ;pic16f1509.h: 2024: unsigned C1ON :1;
[; ;pic16f1509.h: 2025: };
[; ;pic16f1509.h: 2026: } CM1CON0bits_t;
[; ;pic16f1509.h: 2027: extern volatile CM1CON0bits_t CM1CON0bits @ 0x111;
[; ;pic16f1509.h: 2067: extern volatile unsigned char CM1CON1 @ 0x112;
"2069
[; ;pic16f1509.h: 2069: asm("CM1CON1 equ 0112h");
[; <" CM1CON1 equ 0112h ;# ">
[; ;pic16f1509.h: 2072: typedef union {
[; ;pic16f1509.h: 2073: struct {
[; ;pic16f1509.h: 2074: unsigned C1NCH0 :1;
[; ;pic16f1509.h: 2075: unsigned C1NCH1 :1;
[; ;pic16f1509.h: 2076: unsigned C1NCH2 :1;
[; ;pic16f1509.h: 2077: unsigned :1;
[; ;pic16f1509.h: 2078: unsigned C1PCH0 :1;
[; ;pic16f1509.h: 2079: unsigned C1PCH1 :1;
[; ;pic16f1509.h: 2080: unsigned C1INTN :1;
[; ;pic16f1509.h: 2081: unsigned C1INTP :1;
[; ;pic16f1509.h: 2082: };
[; ;pic16f1509.h: 2083: struct {
[; ;pic16f1509.h: 2084: unsigned C1NCH :3;
[; ;pic16f1509.h: 2085: unsigned :1;
[; ;pic16f1509.h: 2086: unsigned C1PCH :2;
[; ;pic16f1509.h: 2087: };
[; ;pic16f1509.h: 2088: } CM1CON1bits_t;
[; ;pic16f1509.h: 2089: extern volatile CM1CON1bits_t CM1CON1bits @ 0x112;
[; ;pic16f1509.h: 2139: extern volatile unsigned char CM2CON0 @ 0x113;
"2141
[; ;pic16f1509.h: 2141: asm("CM2CON0 equ 0113h");
[; <" CM2CON0 equ 0113h ;# ">
[; ;pic16f1509.h: 2144: typedef union {
[; ;pic16f1509.h: 2145: struct {
[; ;pic16f1509.h: 2146: unsigned C2SYNC :1;
[; ;pic16f1509.h: 2147: unsigned C2HYS :1;
[; ;pic16f1509.h: 2148: unsigned C2SP :1;
[; ;pic16f1509.h: 2149: unsigned :1;
[; ;pic16f1509.h: 2150: unsigned C2POL :1;
[; ;pic16f1509.h: 2151: unsigned C2OE :1;
[; ;pic16f1509.h: 2152: unsigned C2OUT :1;
[; ;pic16f1509.h: 2153: unsigned C2ON :1;
[; ;pic16f1509.h: 2154: };
[; ;pic16f1509.h: 2155: } CM2CON0bits_t;
[; ;pic16f1509.h: 2156: extern volatile CM2CON0bits_t CM2CON0bits @ 0x113;
[; ;pic16f1509.h: 2196: extern volatile unsigned char CM2CON1 @ 0x114;
"2198
[; ;pic16f1509.h: 2198: asm("CM2CON1 equ 0114h");
[; <" CM2CON1 equ 0114h ;# ">
[; ;pic16f1509.h: 2201: typedef union {
[; ;pic16f1509.h: 2202: struct {
[; ;pic16f1509.h: 2203: unsigned C2NCH0 :1;
[; ;pic16f1509.h: 2204: unsigned C2NCH1 :1;
[; ;pic16f1509.h: 2205: unsigned C2NCH2 :1;
[; ;pic16f1509.h: 2206: unsigned :1;
[; ;pic16f1509.h: 2207: unsigned C2PCH0 :1;
[; ;pic16f1509.h: 2208: unsigned C2PCH1 :1;
[; ;pic16f1509.h: 2209: unsigned C2INTN :1;
[; ;pic16f1509.h: 2210: unsigned C2INTP :1;
[; ;pic16f1509.h: 2211: };
[; ;pic16f1509.h: 2212: struct {
[; ;pic16f1509.h: 2213: unsigned C2NCH :3;
[; ;pic16f1509.h: 2214: unsigned :1;
[; ;pic16f1509.h: 2215: unsigned C2PCH :2;
[; ;pic16f1509.h: 2216: };
[; ;pic16f1509.h: 2217: } CM2CON1bits_t;
[; ;pic16f1509.h: 2218: extern volatile CM2CON1bits_t CM2CON1bits @ 0x114;
[; ;pic16f1509.h: 2268: extern volatile unsigned char CMOUT @ 0x115;
"2270
[; ;pic16f1509.h: 2270: asm("CMOUT equ 0115h");
[; <" CMOUT equ 0115h ;# ">
[; ;pic16f1509.h: 2273: typedef union {
[; ;pic16f1509.h: 2274: struct {
[; ;pic16f1509.h: 2275: unsigned MC1OUT :1;
[; ;pic16f1509.h: 2276: unsigned MC2OUT :1;
[; ;pic16f1509.h: 2277: };
[; ;pic16f1509.h: 2278: } CMOUTbits_t;
[; ;pic16f1509.h: 2279: extern volatile CMOUTbits_t CMOUTbits @ 0x115;
[; ;pic16f1509.h: 2294: extern volatile unsigned char BORCON @ 0x116;
"2296
[; ;pic16f1509.h: 2296: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1509.h: 2299: typedef union {
[; ;pic16f1509.h: 2300: struct {
[; ;pic16f1509.h: 2301: unsigned BORRDY :1;
[; ;pic16f1509.h: 2302: unsigned :5;
[; ;pic16f1509.h: 2303: unsigned BORFS :1;
[; ;pic16f1509.h: 2304: unsigned SBOREN :1;
[; ;pic16f1509.h: 2305: };
[; ;pic16f1509.h: 2306: } BORCONbits_t;
[; ;pic16f1509.h: 2307: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1509.h: 2327: extern volatile unsigned char FVRCON @ 0x117;
"2329
[; ;pic16f1509.h: 2329: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1509.h: 2332: typedef union {
[; ;pic16f1509.h: 2333: struct {
[; ;pic16f1509.h: 2334: unsigned ADFVR :2;
[; ;pic16f1509.h: 2335: unsigned CDAFVR :2;
[; ;pic16f1509.h: 2336: unsigned TSRNG :1;
[; ;pic16f1509.h: 2337: unsigned TSEN :1;
[; ;pic16f1509.h: 2338: unsigned FVRRDY :1;
[; ;pic16f1509.h: 2339: unsigned FVREN :1;
[; ;pic16f1509.h: 2340: };
[; ;pic16f1509.h: 2341: struct {
[; ;pic16f1509.h: 2342: unsigned ADFVR0 :1;
[; ;pic16f1509.h: 2343: unsigned ADFVR1 :1;
[; ;pic16f1509.h: 2344: unsigned CDAFVR0 :1;
[; ;pic16f1509.h: 2345: unsigned CDAFVR1 :1;
[; ;pic16f1509.h: 2346: };
[; ;pic16f1509.h: 2347: } FVRCONbits_t;
[; ;pic16f1509.h: 2348: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1509.h: 2403: extern volatile unsigned char DACCON0 @ 0x118;
"2405
[; ;pic16f1509.h: 2405: asm("DACCON0 equ 0118h");
[; <" DACCON0 equ 0118h ;# ">
[; ;pic16f1509.h: 2408: typedef union {
[; ;pic16f1509.h: 2409: struct {
[; ;pic16f1509.h: 2410: unsigned :2;
[; ;pic16f1509.h: 2411: unsigned DACPSS :1;
[; ;pic16f1509.h: 2412: unsigned :1;
[; ;pic16f1509.h: 2413: unsigned DACOE2 :1;
[; ;pic16f1509.h: 2414: unsigned DACOE1 :1;
[; ;pic16f1509.h: 2415: unsigned :1;
[; ;pic16f1509.h: 2416: unsigned DACEN :1;
[; ;pic16f1509.h: 2417: };
[; ;pic16f1509.h: 2418: } DACCON0bits_t;
[; ;pic16f1509.h: 2419: extern volatile DACCON0bits_t DACCON0bits @ 0x118;
[; ;pic16f1509.h: 2444: extern volatile unsigned char DACCON1 @ 0x119;
"2446
[; ;pic16f1509.h: 2446: asm("DACCON1 equ 0119h");
[; <" DACCON1 equ 0119h ;# ">
[; ;pic16f1509.h: 2449: typedef union {
[; ;pic16f1509.h: 2450: struct {
[; ;pic16f1509.h: 2451: unsigned DACR :5;
[; ;pic16f1509.h: 2452: };
[; ;pic16f1509.h: 2453: struct {
[; ;pic16f1509.h: 2454: unsigned DACR0 :1;
[; ;pic16f1509.h: 2455: unsigned DACR1 :1;
[; ;pic16f1509.h: 2456: unsigned DACR2 :1;
[; ;pic16f1509.h: 2457: unsigned DACR3 :1;
[; ;pic16f1509.h: 2458: unsigned DACR4 :1;
[; ;pic16f1509.h: 2459: };
[; ;pic16f1509.h: 2460: } DACCON1bits_t;
[; ;pic16f1509.h: 2461: extern volatile DACCON1bits_t DACCON1bits @ 0x119;
[; ;pic16f1509.h: 2496: extern volatile unsigned char APFCON @ 0x11D;
"2498
[; ;pic16f1509.h: 2498: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic16f1509.h: 2501: typedef union {
[; ;pic16f1509.h: 2502: struct {
[; ;pic16f1509.h: 2503: unsigned NCO1SEL :1;
[; ;pic16f1509.h: 2504: unsigned CLC1SEL :1;
[; ;pic16f1509.h: 2505: unsigned :1;
[; ;pic16f1509.h: 2506: unsigned T1GSEL :1;
[; ;pic16f1509.h: 2507: unsigned SSSEL :1;
[; ;pic16f1509.h: 2508: };
[; ;pic16f1509.h: 2509: struct {
[; ;pic16f1509.h: 2510: unsigned NCOSEL :1;
[; ;pic16f1509.h: 2511: };
[; ;pic16f1509.h: 2512: } APFCONbits_t;
[; ;pic16f1509.h: 2513: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic16f1509.h: 2543: extern volatile unsigned char ANSELA @ 0x18C;
"2545
[; ;pic16f1509.h: 2545: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1509.h: 2548: typedef union {
[; ;pic16f1509.h: 2549: struct {
[; ;pic16f1509.h: 2550: unsigned ANSA0 :1;
[; ;pic16f1509.h: 2551: unsigned ANSA1 :1;
[; ;pic16f1509.h: 2552: unsigned ANSA2 :1;
[; ;pic16f1509.h: 2553: unsigned :1;
[; ;pic16f1509.h: 2554: unsigned ANSA4 :1;
[; ;pic16f1509.h: 2555: };
[; ;pic16f1509.h: 2556: struct {
[; ;pic16f1509.h: 2557: unsigned ANSELA :6;
[; ;pic16f1509.h: 2558: };
[; ;pic16f1509.h: 2559: } ANSELAbits_t;
[; ;pic16f1509.h: 2560: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1509.h: 2590: extern volatile unsigned char ANSELB @ 0x18D;
"2592
[; ;pic16f1509.h: 2592: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1509.h: 2595: typedef union {
[; ;pic16f1509.h: 2596: struct {
[; ;pic16f1509.h: 2597: unsigned :4;
[; ;pic16f1509.h: 2598: unsigned ANSB4 :1;
[; ;pic16f1509.h: 2599: unsigned ANSB5 :1;
[; ;pic16f1509.h: 2600: };
[; ;pic16f1509.h: 2601: struct {
[; ;pic16f1509.h: 2602: unsigned :4;
[; ;pic16f1509.h: 2603: unsigned ANSB :4;
[; ;pic16f1509.h: 2604: };
[; ;pic16f1509.h: 2605: } ANSELBbits_t;
[; ;pic16f1509.h: 2606: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1509.h: 2626: extern volatile unsigned char ANSELC @ 0x18E;
"2628
[; ;pic16f1509.h: 2628: asm("ANSELC equ 018Eh");
[; <" ANSELC equ 018Eh ;# ">
[; ;pic16f1509.h: 2631: typedef union {
[; ;pic16f1509.h: 2632: struct {
[; ;pic16f1509.h: 2633: unsigned ANSC0 :1;
[; ;pic16f1509.h: 2634: unsigned ANSC1 :1;
[; ;pic16f1509.h: 2635: unsigned ANSC2 :1;
[; ;pic16f1509.h: 2636: unsigned ANSC3 :1;
[; ;pic16f1509.h: 2637: unsigned :2;
[; ;pic16f1509.h: 2638: unsigned ANSC6 :1;
[; ;pic16f1509.h: 2639: unsigned ANSC7 :1;
[; ;pic16f1509.h: 2640: };
[; ;pic16f1509.h: 2641: struct {
[; ;pic16f1509.h: 2642: unsigned ANSELC :8;
[; ;pic16f1509.h: 2643: };
[; ;pic16f1509.h: 2644: } ANSELCbits_t;
[; ;pic16f1509.h: 2645: extern volatile ANSELCbits_t ANSELCbits @ 0x18E;
[; ;pic16f1509.h: 2685: extern volatile unsigned short PMADR @ 0x191;
"2687
[; ;pic16f1509.h: 2687: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1509.h: 2692: extern volatile unsigned char PMADRL @ 0x191;
"2694
[; ;pic16f1509.h: 2694: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1509.h: 2697: typedef union {
[; ;pic16f1509.h: 2698: struct {
[; ;pic16f1509.h: 2699: unsigned PMADRL :8;
[; ;pic16f1509.h: 2700: };
[; ;pic16f1509.h: 2701: } PMADRLbits_t;
[; ;pic16f1509.h: 2702: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1509.h: 2712: extern volatile unsigned char PMADRH @ 0x192;
"2714
[; ;pic16f1509.h: 2714: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1509.h: 2717: typedef union {
[; ;pic16f1509.h: 2718: struct {
[; ;pic16f1509.h: 2719: unsigned PMADRH :7;
[; ;pic16f1509.h: 2720: };
[; ;pic16f1509.h: 2721: } PMADRHbits_t;
[; ;pic16f1509.h: 2722: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1509.h: 2732: extern volatile unsigned short PMDAT @ 0x193;
"2734
[; ;pic16f1509.h: 2734: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1509.h: 2739: extern volatile unsigned char PMDATL @ 0x193;
"2741
[; ;pic16f1509.h: 2741: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1509.h: 2744: typedef union {
[; ;pic16f1509.h: 2745: struct {
[; ;pic16f1509.h: 2746: unsigned PMDATL :8;
[; ;pic16f1509.h: 2747: };
[; ;pic16f1509.h: 2748: } PMDATLbits_t;
[; ;pic16f1509.h: 2749: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1509.h: 2759: extern volatile unsigned char PMDATH @ 0x194;
"2761
[; ;pic16f1509.h: 2761: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1509.h: 2764: typedef union {
[; ;pic16f1509.h: 2765: struct {
[; ;pic16f1509.h: 2766: unsigned PMDATH :6;
[; ;pic16f1509.h: 2767: };
[; ;pic16f1509.h: 2768: } PMDATHbits_t;
[; ;pic16f1509.h: 2769: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1509.h: 2779: extern volatile unsigned char PMCON1 @ 0x195;
"2781
[; ;pic16f1509.h: 2781: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1509.h: 2784: typedef union {
[; ;pic16f1509.h: 2785: struct {
[; ;pic16f1509.h: 2786: unsigned RD :1;
[; ;pic16f1509.h: 2787: unsigned WR :1;
[; ;pic16f1509.h: 2788: unsigned WREN :1;
[; ;pic16f1509.h: 2789: unsigned WRERR :1;
[; ;pic16f1509.h: 2790: unsigned FREE :1;
[; ;pic16f1509.h: 2791: unsigned LWLO :1;
[; ;pic16f1509.h: 2792: unsigned CFGS :1;
[; ;pic16f1509.h: 2793: };
[; ;pic16f1509.h: 2794: } PMCON1bits_t;
[; ;pic16f1509.h: 2795: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1509.h: 2835: extern volatile unsigned char PMCON2 @ 0x196;
"2837
[; ;pic16f1509.h: 2837: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1509.h: 2840: typedef union {
[; ;pic16f1509.h: 2841: struct {
[; ;pic16f1509.h: 2842: unsigned PMCON2 :8;
[; ;pic16f1509.h: 2843: };
[; ;pic16f1509.h: 2844: } PMCON2bits_t;
[; ;pic16f1509.h: 2845: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1509.h: 2855: extern volatile unsigned char VREGCON @ 0x197;
"2857
[; ;pic16f1509.h: 2857: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1509.h: 2860: typedef union {
[; ;pic16f1509.h: 2861: struct {
[; ;pic16f1509.h: 2862: unsigned :1;
[; ;pic16f1509.h: 2863: unsigned VREGPM :1;
[; ;pic16f1509.h: 2864: };
[; ;pic16f1509.h: 2865: } VREGCONbits_t;
[; ;pic16f1509.h: 2866: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1509.h: 2876: extern volatile unsigned char RCREG @ 0x199;
"2878
[; ;pic16f1509.h: 2878: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1509.h: 2881: typedef union {
[; ;pic16f1509.h: 2882: struct {
[; ;pic16f1509.h: 2883: unsigned RCREG :8;
[; ;pic16f1509.h: 2884: };
[; ;pic16f1509.h: 2885: } RCREGbits_t;
[; ;pic16f1509.h: 2886: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1509.h: 2896: extern volatile unsigned char TXREG @ 0x19A;
"2898
[; ;pic16f1509.h: 2898: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1509.h: 2901: typedef union {
[; ;pic16f1509.h: 2902: struct {
[; ;pic16f1509.h: 2903: unsigned TXREG :8;
[; ;pic16f1509.h: 2904: };
[; ;pic16f1509.h: 2905: } TXREGbits_t;
[; ;pic16f1509.h: 2906: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1509.h: 2916: extern volatile unsigned short SPBRG @ 0x19B;
"2918
[; ;pic16f1509.h: 2918: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1509.h: 2923: extern volatile unsigned char SPBRGL @ 0x19B;
"2925
[; ;pic16f1509.h: 2925: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1509.h: 2928: typedef union {
[; ;pic16f1509.h: 2929: struct {
[; ;pic16f1509.h: 2930: unsigned SPBRGL :8;
[; ;pic16f1509.h: 2931: };
[; ;pic16f1509.h: 2932: } SPBRGLbits_t;
[; ;pic16f1509.h: 2933: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1509.h: 2943: extern volatile unsigned char SPBRGH @ 0x19C;
"2945
[; ;pic16f1509.h: 2945: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1509.h: 2948: typedef union {
[; ;pic16f1509.h: 2949: struct {
[; ;pic16f1509.h: 2950: unsigned SPBRGH :8;
[; ;pic16f1509.h: 2951: };
[; ;pic16f1509.h: 2952: } SPBRGHbits_t;
[; ;pic16f1509.h: 2953: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1509.h: 2963: extern volatile unsigned char RCSTA @ 0x19D;
"2965
[; ;pic16f1509.h: 2965: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1509.h: 2968: typedef union {
[; ;pic16f1509.h: 2969: struct {
[; ;pic16f1509.h: 2970: unsigned RX9D :1;
[; ;pic16f1509.h: 2971: unsigned OERR :1;
[; ;pic16f1509.h: 2972: unsigned FERR :1;
[; ;pic16f1509.h: 2973: unsigned ADDEN :1;
[; ;pic16f1509.h: 2974: unsigned CREN :1;
[; ;pic16f1509.h: 2975: unsigned SREN :1;
[; ;pic16f1509.h: 2976: unsigned RX9 :1;
[; ;pic16f1509.h: 2977: unsigned SPEN :1;
[; ;pic16f1509.h: 2978: };
[; ;pic16f1509.h: 2979: } RCSTAbits_t;
[; ;pic16f1509.h: 2980: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1509.h: 3025: extern volatile unsigned char TXSTA @ 0x19E;
"3027
[; ;pic16f1509.h: 3027: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1509.h: 3030: typedef union {
[; ;pic16f1509.h: 3031: struct {
[; ;pic16f1509.h: 3032: unsigned TX9D :1;
[; ;pic16f1509.h: 3033: unsigned TRMT :1;
[; ;pic16f1509.h: 3034: unsigned BRGH :1;
[; ;pic16f1509.h: 3035: unsigned SENDB :1;
[; ;pic16f1509.h: 3036: unsigned SYNC :1;
[; ;pic16f1509.h: 3037: unsigned TXEN :1;
[; ;pic16f1509.h: 3038: unsigned TX9 :1;
[; ;pic16f1509.h: 3039: unsigned CSRC :1;
[; ;pic16f1509.h: 3040: };
[; ;pic16f1509.h: 3041: } TXSTAbits_t;
[; ;pic16f1509.h: 3042: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1509.h: 3087: extern volatile unsigned char BAUDCON @ 0x19F;
"3089
[; ;pic16f1509.h: 3089: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1509.h: 3092: typedef union {
[; ;pic16f1509.h: 3093: struct {
[; ;pic16f1509.h: 3094: unsigned ABDEN :1;
[; ;pic16f1509.h: 3095: unsigned WUE :1;
[; ;pic16f1509.h: 3096: unsigned :1;
[; ;pic16f1509.h: 3097: unsigned BRG16 :1;
[; ;pic16f1509.h: 3098: unsigned SCKP :1;
[; ;pic16f1509.h: 3099: unsigned :1;
[; ;pic16f1509.h: 3100: unsigned RCIDL :1;
[; ;pic16f1509.h: 3101: unsigned ABDOVF :1;
[; ;pic16f1509.h: 3102: };
[; ;pic16f1509.h: 3103: } BAUDCONbits_t;
[; ;pic16f1509.h: 3104: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1509.h: 3139: extern volatile unsigned char WPUA @ 0x20C;
"3141
[; ;pic16f1509.h: 3141: asm("WPUA equ 020Ch");
[; <" WPUA equ 020Ch ;# ">
[; ;pic16f1509.h: 3144: typedef union {
[; ;pic16f1509.h: 3145: struct {
[; ;pic16f1509.h: 3146: unsigned WPUA0 :1;
[; ;pic16f1509.h: 3147: unsigned WPUA1 :1;
[; ;pic16f1509.h: 3148: unsigned WPUA2 :1;
[; ;pic16f1509.h: 3149: unsigned WPUA3 :1;
[; ;pic16f1509.h: 3150: unsigned WPUA4 :1;
[; ;pic16f1509.h: 3151: unsigned WPUA5 :1;
[; ;pic16f1509.h: 3152: };
[; ;pic16f1509.h: 3153: struct {
[; ;pic16f1509.h: 3154: unsigned WPUA :6;
[; ;pic16f1509.h: 3155: };
[; ;pic16f1509.h: 3156: } WPUAbits_t;
[; ;pic16f1509.h: 3157: extern volatile WPUAbits_t WPUAbits @ 0x20C;
[; ;pic16f1509.h: 3197: extern volatile unsigned char WPUB @ 0x20D;
"3199
[; ;pic16f1509.h: 3199: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1509.h: 3202: typedef union {
[; ;pic16f1509.h: 3203: struct {
[; ;pic16f1509.h: 3204: unsigned :4;
[; ;pic16f1509.h: 3205: unsigned WPUB4 :1;
[; ;pic16f1509.h: 3206: unsigned WPUB5 :1;
[; ;pic16f1509.h: 3207: unsigned WPUB6 :1;
[; ;pic16f1509.h: 3208: unsigned WPUB7 :1;
[; ;pic16f1509.h: 3209: };
[; ;pic16f1509.h: 3210: struct {
[; ;pic16f1509.h: 3211: unsigned :4;
[; ;pic16f1509.h: 3212: unsigned WPUB :4;
[; ;pic16f1509.h: 3213: };
[; ;pic16f1509.h: 3214: } WPUBbits_t;
[; ;pic16f1509.h: 3215: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1509.h: 3245: extern volatile unsigned char SSP1BUF @ 0x211;
"3247
[; ;pic16f1509.h: 3247: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1509.h: 3250: extern volatile unsigned char SSPBUF @ 0x211;
"3252
[; ;pic16f1509.h: 3252: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1509.h: 3255: typedef union {
[; ;pic16f1509.h: 3256: struct {
[; ;pic16f1509.h: 3257: unsigned SSPBUF :8;
[; ;pic16f1509.h: 3258: };
[; ;pic16f1509.h: 3259: } SSP1BUFbits_t;
[; ;pic16f1509.h: 3260: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1509.h: 3268: typedef union {
[; ;pic16f1509.h: 3269: struct {
[; ;pic16f1509.h: 3270: unsigned SSPBUF :8;
[; ;pic16f1509.h: 3271: };
[; ;pic16f1509.h: 3272: } SSPBUFbits_t;
[; ;pic16f1509.h: 3273: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1509.h: 3283: extern volatile unsigned char SSP1ADD @ 0x212;
"3285
[; ;pic16f1509.h: 3285: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1509.h: 3288: extern volatile unsigned char SSPADD @ 0x212;
"3290
[; ;pic16f1509.h: 3290: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1509.h: 3293: typedef union {
[; ;pic16f1509.h: 3294: struct {
[; ;pic16f1509.h: 3295: unsigned ADD :8;
[; ;pic16f1509.h: 3296: };
[; ;pic16f1509.h: 3297: } SSP1ADDbits_t;
[; ;pic16f1509.h: 3298: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1509.h: 3306: typedef union {
[; ;pic16f1509.h: 3307: struct {
[; ;pic16f1509.h: 3308: unsigned ADD :8;
[; ;pic16f1509.h: 3309: };
[; ;pic16f1509.h: 3310: } SSPADDbits_t;
[; ;pic16f1509.h: 3311: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1509.h: 3321: extern volatile unsigned char SSP1MSK @ 0x213;
"3323
[; ;pic16f1509.h: 3323: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1509.h: 3326: extern volatile unsigned char SSPMSK @ 0x213;
"3328
[; ;pic16f1509.h: 3328: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1509.h: 3331: typedef union {
[; ;pic16f1509.h: 3332: struct {
[; ;pic16f1509.h: 3333: unsigned MSK :8;
[; ;pic16f1509.h: 3334: };
[; ;pic16f1509.h: 3335: } SSP1MSKbits_t;
[; ;pic16f1509.h: 3336: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1509.h: 3344: typedef union {
[; ;pic16f1509.h: 3345: struct {
[; ;pic16f1509.h: 3346: unsigned MSK :8;
[; ;pic16f1509.h: 3347: };
[; ;pic16f1509.h: 3348: } SSPMSKbits_t;
[; ;pic16f1509.h: 3349: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1509.h: 3359: extern volatile unsigned char SSP1STAT @ 0x214;
"3361
[; ;pic16f1509.h: 3361: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1509.h: 3364: extern volatile unsigned char SSPSTAT @ 0x214;
"3366
[; ;pic16f1509.h: 3366: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1509.h: 3369: typedef union {
[; ;pic16f1509.h: 3370: struct {
[; ;pic16f1509.h: 3371: unsigned BF :1;
[; ;pic16f1509.h: 3372: unsigned UA :1;
[; ;pic16f1509.h: 3373: unsigned R_nW :1;
[; ;pic16f1509.h: 3374: unsigned S :1;
[; ;pic16f1509.h: 3375: unsigned P :1;
[; ;pic16f1509.h: 3376: unsigned D_nA :1;
[; ;pic16f1509.h: 3377: unsigned CKE :1;
[; ;pic16f1509.h: 3378: unsigned SMP :1;
[; ;pic16f1509.h: 3379: };
[; ;pic16f1509.h: 3380: } SSP1STATbits_t;
[; ;pic16f1509.h: 3381: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1509.h: 3424: typedef union {
[; ;pic16f1509.h: 3425: struct {
[; ;pic16f1509.h: 3426: unsigned BF :1;
[; ;pic16f1509.h: 3427: unsigned UA :1;
[; ;pic16f1509.h: 3428: unsigned R_nW :1;
[; ;pic16f1509.h: 3429: unsigned S :1;
[; ;pic16f1509.h: 3430: unsigned P :1;
[; ;pic16f1509.h: 3431: unsigned D_nA :1;
[; ;pic16f1509.h: 3432: unsigned CKE :1;
[; ;pic16f1509.h: 3433: unsigned SMP :1;
[; ;pic16f1509.h: 3434: };
[; ;pic16f1509.h: 3435: } SSPSTATbits_t;
[; ;pic16f1509.h: 3436: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1509.h: 3481: extern volatile unsigned char SSP1CON1 @ 0x215;
"3483
[; ;pic16f1509.h: 3483: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1509.h: 3486: extern volatile unsigned char SSPCON @ 0x215;
"3488
[; ;pic16f1509.h: 3488: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1509.h: 3490: extern volatile unsigned char SSPCON1 @ 0x215;
"3492
[; ;pic16f1509.h: 3492: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1509.h: 3495: typedef union {
[; ;pic16f1509.h: 3496: struct {
[; ;pic16f1509.h: 3497: unsigned SSPM0 :1;
[; ;pic16f1509.h: 3498: unsigned SSPM1 :1;
[; ;pic16f1509.h: 3499: unsigned SSPM2 :1;
[; ;pic16f1509.h: 3500: unsigned SSPM3 :1;
[; ;pic16f1509.h: 3501: unsigned CKP :1;
[; ;pic16f1509.h: 3502: unsigned SSPEN :1;
[; ;pic16f1509.h: 3503: unsigned SSPOV :1;
[; ;pic16f1509.h: 3504: unsigned WCOL :1;
[; ;pic16f1509.h: 3505: };
[; ;pic16f1509.h: 3506: struct {
[; ;pic16f1509.h: 3507: unsigned SSPM :4;
[; ;pic16f1509.h: 3508: };
[; ;pic16f1509.h: 3509: } SSP1CON1bits_t;
[; ;pic16f1509.h: 3510: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1509.h: 3558: typedef union {
[; ;pic16f1509.h: 3559: struct {
[; ;pic16f1509.h: 3560: unsigned SSPM0 :1;
[; ;pic16f1509.h: 3561: unsigned SSPM1 :1;
[; ;pic16f1509.h: 3562: unsigned SSPM2 :1;
[; ;pic16f1509.h: 3563: unsigned SSPM3 :1;
[; ;pic16f1509.h: 3564: unsigned CKP :1;
[; ;pic16f1509.h: 3565: unsigned SSPEN :1;
[; ;pic16f1509.h: 3566: unsigned SSPOV :1;
[; ;pic16f1509.h: 3567: unsigned WCOL :1;
[; ;pic16f1509.h: 3568: };
[; ;pic16f1509.h: 3569: struct {
[; ;pic16f1509.h: 3570: unsigned SSPM :4;
[; ;pic16f1509.h: 3571: };
[; ;pic16f1509.h: 3572: } SSPCONbits_t;
[; ;pic16f1509.h: 3573: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1509.h: 3620: typedef union {
[; ;pic16f1509.h: 3621: struct {
[; ;pic16f1509.h: 3622: unsigned SSPM0 :1;
[; ;pic16f1509.h: 3623: unsigned SSPM1 :1;
[; ;pic16f1509.h: 3624: unsigned SSPM2 :1;
[; ;pic16f1509.h: 3625: unsigned SSPM3 :1;
[; ;pic16f1509.h: 3626: unsigned CKP :1;
[; ;pic16f1509.h: 3627: unsigned SSPEN :1;
[; ;pic16f1509.h: 3628: unsigned SSPOV :1;
[; ;pic16f1509.h: 3629: unsigned WCOL :1;
[; ;pic16f1509.h: 3630: };
[; ;pic16f1509.h: 3631: struct {
[; ;pic16f1509.h: 3632: unsigned SSPM :4;
[; ;pic16f1509.h: 3633: };
[; ;pic16f1509.h: 3634: } SSPCON1bits_t;
[; ;pic16f1509.h: 3635: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1509.h: 3685: extern volatile unsigned char SSP1CON2 @ 0x216;
"3687
[; ;pic16f1509.h: 3687: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1509.h: 3690: extern volatile unsigned char SSPCON2 @ 0x216;
"3692
[; ;pic16f1509.h: 3692: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1509.h: 3695: typedef union {
[; ;pic16f1509.h: 3696: struct {
[; ;pic16f1509.h: 3697: unsigned SEN :1;
[; ;pic16f1509.h: 3698: unsigned RSEN :1;
[; ;pic16f1509.h: 3699: unsigned PEN :1;
[; ;pic16f1509.h: 3700: unsigned RCEN :1;
[; ;pic16f1509.h: 3701: unsigned ACKEN :1;
[; ;pic16f1509.h: 3702: unsigned ACKDT :1;
[; ;pic16f1509.h: 3703: unsigned ACKSTAT :1;
[; ;pic16f1509.h: 3704: unsigned GCEN :1;
[; ;pic16f1509.h: 3705: };
[; ;pic16f1509.h: 3706: } SSP1CON2bits_t;
[; ;pic16f1509.h: 3707: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1509.h: 3750: typedef union {
[; ;pic16f1509.h: 3751: struct {
[; ;pic16f1509.h: 3752: unsigned SEN :1;
[; ;pic16f1509.h: 3753: unsigned RSEN :1;
[; ;pic16f1509.h: 3754: unsigned PEN :1;
[; ;pic16f1509.h: 3755: unsigned RCEN :1;
[; ;pic16f1509.h: 3756: unsigned ACKEN :1;
[; ;pic16f1509.h: 3757: unsigned ACKDT :1;
[; ;pic16f1509.h: 3758: unsigned ACKSTAT :1;
[; ;pic16f1509.h: 3759: unsigned GCEN :1;
[; ;pic16f1509.h: 3760: };
[; ;pic16f1509.h: 3761: } SSPCON2bits_t;
[; ;pic16f1509.h: 3762: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1509.h: 3807: extern volatile unsigned char SSP1CON3 @ 0x217;
"3809
[; ;pic16f1509.h: 3809: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1509.h: 3812: extern volatile unsigned char SSPCON3 @ 0x217;
"3814
[; ;pic16f1509.h: 3814: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1509.h: 3817: typedef union {
[; ;pic16f1509.h: 3818: struct {
[; ;pic16f1509.h: 3819: unsigned DHEN :1;
[; ;pic16f1509.h: 3820: unsigned AHEN :1;
[; ;pic16f1509.h: 3821: unsigned SBCDE :1;
[; ;pic16f1509.h: 3822: unsigned SDAHT :1;
[; ;pic16f1509.h: 3823: unsigned BOEN :1;
[; ;pic16f1509.h: 3824: unsigned SCIE :1;
[; ;pic16f1509.h: 3825: unsigned PCIE :1;
[; ;pic16f1509.h: 3826: unsigned ACKTIM :1;
[; ;pic16f1509.h: 3827: };
[; ;pic16f1509.h: 3828: } SSP1CON3bits_t;
[; ;pic16f1509.h: 3829: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1509.h: 3872: typedef union {
[; ;pic16f1509.h: 3873: struct {
[; ;pic16f1509.h: 3874: unsigned DHEN :1;
[; ;pic16f1509.h: 3875: unsigned AHEN :1;
[; ;pic16f1509.h: 3876: unsigned SBCDE :1;
[; ;pic16f1509.h: 3877: unsigned SDAHT :1;
[; ;pic16f1509.h: 3878: unsigned BOEN :1;
[; ;pic16f1509.h: 3879: unsigned SCIE :1;
[; ;pic16f1509.h: 3880: unsigned PCIE :1;
[; ;pic16f1509.h: 3881: unsigned ACKTIM :1;
[; ;pic16f1509.h: 3882: };
[; ;pic16f1509.h: 3883: } SSPCON3bits_t;
[; ;pic16f1509.h: 3884: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1509.h: 3929: extern volatile unsigned char IOCAP @ 0x391;
"3931
[; ;pic16f1509.h: 3931: asm("IOCAP equ 0391h");
[; <" IOCAP equ 0391h ;# ">
[; ;pic16f1509.h: 3934: typedef union {
[; ;pic16f1509.h: 3935: struct {
[; ;pic16f1509.h: 3936: unsigned IOCAP0 :1;
[; ;pic16f1509.h: 3937: unsigned IOCAP1 :1;
[; ;pic16f1509.h: 3938: unsigned IOCAP2 :1;
[; ;pic16f1509.h: 3939: unsigned IOCAP3 :1;
[; ;pic16f1509.h: 3940: unsigned IOCAP4 :1;
[; ;pic16f1509.h: 3941: unsigned IOCAP5 :1;
[; ;pic16f1509.h: 3942: };
[; ;pic16f1509.h: 3943: struct {
[; ;pic16f1509.h: 3944: unsigned IOCAP :6;
[; ;pic16f1509.h: 3945: };
[; ;pic16f1509.h: 3946: } IOCAPbits_t;
[; ;pic16f1509.h: 3947: extern volatile IOCAPbits_t IOCAPbits @ 0x391;
[; ;pic16f1509.h: 3987: extern volatile unsigned char IOCAN @ 0x392;
"3989
[; ;pic16f1509.h: 3989: asm("IOCAN equ 0392h");
[; <" IOCAN equ 0392h ;# ">
[; ;pic16f1509.h: 3992: typedef union {
[; ;pic16f1509.h: 3993: struct {
[; ;pic16f1509.h: 3994: unsigned IOCAN0 :1;
[; ;pic16f1509.h: 3995: unsigned IOCAN1 :1;
[; ;pic16f1509.h: 3996: unsigned IOCAN2 :1;
[; ;pic16f1509.h: 3997: unsigned IOCAN3 :1;
[; ;pic16f1509.h: 3998: unsigned IOCAN4 :1;
[; ;pic16f1509.h: 3999: unsigned IOCAN5 :1;
[; ;pic16f1509.h: 4000: };
[; ;pic16f1509.h: 4001: struct {
[; ;pic16f1509.h: 4002: unsigned IOCAN :6;
[; ;pic16f1509.h: 4003: };
[; ;pic16f1509.h: 4004: } IOCANbits_t;
[; ;pic16f1509.h: 4005: extern volatile IOCANbits_t IOCANbits @ 0x392;
[; ;pic16f1509.h: 4045: extern volatile unsigned char IOCAF @ 0x393;
"4047
[; ;pic16f1509.h: 4047: asm("IOCAF equ 0393h");
[; <" IOCAF equ 0393h ;# ">
[; ;pic16f1509.h: 4050: typedef union {
[; ;pic16f1509.h: 4051: struct {
[; ;pic16f1509.h: 4052: unsigned IOCAF0 :1;
[; ;pic16f1509.h: 4053: unsigned IOCAF1 :1;
[; ;pic16f1509.h: 4054: unsigned IOCAF2 :1;
[; ;pic16f1509.h: 4055: unsigned IOCAF3 :1;
[; ;pic16f1509.h: 4056: unsigned IOCAF4 :1;
[; ;pic16f1509.h: 4057: unsigned IOCAF5 :1;
[; ;pic16f1509.h: 4058: };
[; ;pic16f1509.h: 4059: struct {
[; ;pic16f1509.h: 4060: unsigned IOCAF :6;
[; ;pic16f1509.h: 4061: };
[; ;pic16f1509.h: 4062: } IOCAFbits_t;
[; ;pic16f1509.h: 4063: extern volatile IOCAFbits_t IOCAFbits @ 0x393;
[; ;pic16f1509.h: 4103: extern volatile unsigned char IOCBP @ 0x394;
"4105
[; ;pic16f1509.h: 4105: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1509.h: 4108: typedef union {
[; ;pic16f1509.h: 4109: struct {
[; ;pic16f1509.h: 4110: unsigned :4;
[; ;pic16f1509.h: 4111: unsigned IOCBP4 :1;
[; ;pic16f1509.h: 4112: unsigned IOCBP5 :1;
[; ;pic16f1509.h: 4113: unsigned IOCBP6 :1;
[; ;pic16f1509.h: 4114: unsigned IOCBP7 :1;
[; ;pic16f1509.h: 4115: };
[; ;pic16f1509.h: 4116: struct {
[; ;pic16f1509.h: 4117: unsigned :4;
[; ;pic16f1509.h: 4118: unsigned IOCBP :4;
[; ;pic16f1509.h: 4119: };
[; ;pic16f1509.h: 4120: } IOCBPbits_t;
[; ;pic16f1509.h: 4121: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1509.h: 4151: extern volatile unsigned char IOCBN @ 0x395;
"4153
[; ;pic16f1509.h: 4153: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1509.h: 4156: typedef union {
[; ;pic16f1509.h: 4157: struct {
[; ;pic16f1509.h: 4158: unsigned :4;
[; ;pic16f1509.h: 4159: unsigned IOCBN4 :1;
[; ;pic16f1509.h: 4160: unsigned IOCBN5 :1;
[; ;pic16f1509.h: 4161: unsigned IOCBN6 :1;
[; ;pic16f1509.h: 4162: unsigned IOCBN7 :1;
[; ;pic16f1509.h: 4163: };
[; ;pic16f1509.h: 4164: struct {
[; ;pic16f1509.h: 4165: unsigned :4;
[; ;pic16f1509.h: 4166: unsigned IOCBN :4;
[; ;pic16f1509.h: 4167: };
[; ;pic16f1509.h: 4168: } IOCBNbits_t;
[; ;pic16f1509.h: 4169: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1509.h: 4199: extern volatile unsigned char IOCBF @ 0x396;
"4201
[; ;pic16f1509.h: 4201: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1509.h: 4204: typedef union {
[; ;pic16f1509.h: 4205: struct {
[; ;pic16f1509.h: 4206: unsigned :4;
[; ;pic16f1509.h: 4207: unsigned IOCBF4 :1;
[; ;pic16f1509.h: 4208: unsigned IOCBF5 :1;
[; ;pic16f1509.h: 4209: unsigned IOCBF6 :1;
[; ;pic16f1509.h: 4210: unsigned IOCBF7 :1;
[; ;pic16f1509.h: 4211: };
[; ;pic16f1509.h: 4212: struct {
[; ;pic16f1509.h: 4213: unsigned :4;
[; ;pic16f1509.h: 4214: unsigned IOCBF :4;
[; ;pic16f1509.h: 4215: };
[; ;pic16f1509.h: 4216: } IOCBFbits_t;
[; ;pic16f1509.h: 4217: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1509.h: 4248: extern volatile unsigned short long NCO1ACC @ 0x498;
"4251
[; ;pic16f1509.h: 4251: asm("NCO1ACC equ 0498h");
[; <" NCO1ACC equ 0498h ;# ">
[; ;pic16f1509.h: 4256: extern volatile unsigned char NCO1ACCL @ 0x498;
"4258
[; ;pic16f1509.h: 4258: asm("NCO1ACCL equ 0498h");
[; <" NCO1ACCL equ 0498h ;# ">
[; ;pic16f1509.h: 4261: typedef union {
[; ;pic16f1509.h: 4262: struct {
[; ;pic16f1509.h: 4263: unsigned NCO1ACC0 :1;
[; ;pic16f1509.h: 4264: unsigned NCO1ACC1 :1;
[; ;pic16f1509.h: 4265: unsigned NCO1ACC2 :1;
[; ;pic16f1509.h: 4266: unsigned NCO1ACC3 :1;
[; ;pic16f1509.h: 4267: unsigned NCO1ACC4 :1;
[; ;pic16f1509.h: 4268: unsigned NCO1ACC5 :1;
[; ;pic16f1509.h: 4269: unsigned NCO1ACC6 :1;
[; ;pic16f1509.h: 4270: unsigned NCO1ACC7 :1;
[; ;pic16f1509.h: 4271: };
[; ;pic16f1509.h: 4272: } NCO1ACCLbits_t;
[; ;pic16f1509.h: 4273: extern volatile NCO1ACCLbits_t NCO1ACCLbits @ 0x498;
[; ;pic16f1509.h: 4318: extern volatile unsigned char NCO1ACCH @ 0x499;
"4320
[; ;pic16f1509.h: 4320: asm("NCO1ACCH equ 0499h");
[; <" NCO1ACCH equ 0499h ;# ">
[; ;pic16f1509.h: 4323: typedef union {
[; ;pic16f1509.h: 4324: struct {
[; ;pic16f1509.h: 4325: unsigned NCO1ACC8 :1;
[; ;pic16f1509.h: 4326: unsigned NCO1ACC9 :1;
[; ;pic16f1509.h: 4327: unsigned NCO1ACC10 :1;
[; ;pic16f1509.h: 4328: unsigned NCO1ACC11 :1;
[; ;pic16f1509.h: 4329: unsigned NCO1ACC12 :1;
[; ;pic16f1509.h: 4330: unsigned NCO1ACC13 :1;
[; ;pic16f1509.h: 4331: unsigned NCO1ACC14 :1;
[; ;pic16f1509.h: 4332: unsigned NCO1ACC15 :1;
[; ;pic16f1509.h: 4333: };
[; ;pic16f1509.h: 4334: } NCO1ACCHbits_t;
[; ;pic16f1509.h: 4335: extern volatile NCO1ACCHbits_t NCO1ACCHbits @ 0x499;
[; ;pic16f1509.h: 4380: extern volatile unsigned char NCO1ACCU @ 0x49A;
"4382
[; ;pic16f1509.h: 4382: asm("NCO1ACCU equ 049Ah");
[; <" NCO1ACCU equ 049Ah ;# ">
[; ;pic16f1509.h: 4385: typedef union {
[; ;pic16f1509.h: 4386: struct {
[; ;pic16f1509.h: 4387: unsigned NCO1ACC16 :1;
[; ;pic16f1509.h: 4388: unsigned NCO1ACC17 :1;
[; ;pic16f1509.h: 4389: unsigned NCO1ACC18 :1;
[; ;pic16f1509.h: 4390: unsigned NCO1ACC19 :1;
[; ;pic16f1509.h: 4391: };
[; ;pic16f1509.h: 4392: } NCO1ACCUbits_t;
[; ;pic16f1509.h: 4393: extern volatile NCO1ACCUbits_t NCO1ACCUbits @ 0x49A;
[; ;pic16f1509.h: 4419: extern volatile unsigned short long NCO1INC @ 0x49B;
"4422
[; ;pic16f1509.h: 4422: asm("NCO1INC equ 049Bh");
[; <" NCO1INC equ 049Bh ;# ">
[; ;pic16f1509.h: 4427: extern volatile unsigned char NCO1INCL @ 0x49B;
"4429
[; ;pic16f1509.h: 4429: asm("NCO1INCL equ 049Bh");
[; <" NCO1INCL equ 049Bh ;# ">
[; ;pic16f1509.h: 4432: typedef union {
[; ;pic16f1509.h: 4433: struct {
[; ;pic16f1509.h: 4434: unsigned NCO1INC0 :1;
[; ;pic16f1509.h: 4435: unsigned NCO1INC1 :1;
[; ;pic16f1509.h: 4436: unsigned NCO1INC2 :1;
[; ;pic16f1509.h: 4437: unsigned NCO1INC3 :1;
[; ;pic16f1509.h: 4438: unsigned NCO1INC4 :1;
[; ;pic16f1509.h: 4439: unsigned NCO1INC5 :1;
[; ;pic16f1509.h: 4440: unsigned NCO1INC6 :1;
[; ;pic16f1509.h: 4441: unsigned NCO1INC7 :1;
[; ;pic16f1509.h: 4442: };
[; ;pic16f1509.h: 4443: } NCO1INCLbits_t;
[; ;pic16f1509.h: 4444: extern volatile NCO1INCLbits_t NCO1INCLbits @ 0x49B;
[; ;pic16f1509.h: 4489: extern volatile unsigned char NCO1INCH @ 0x49C;
"4491
[; ;pic16f1509.h: 4491: asm("NCO1INCH equ 049Ch");
[; <" NCO1INCH equ 049Ch ;# ">
[; ;pic16f1509.h: 4494: typedef union {
[; ;pic16f1509.h: 4495: struct {
[; ;pic16f1509.h: 4496: unsigned NCO1INC8 :1;
[; ;pic16f1509.h: 4497: unsigned NCO1INC9 :1;
[; ;pic16f1509.h: 4498: unsigned NCO1INC10 :1;
[; ;pic16f1509.h: 4499: unsigned NCO1INC11 :1;
[; ;pic16f1509.h: 4500: unsigned NCO1INC12 :1;
[; ;pic16f1509.h: 4501: unsigned NCO1INC13 :1;
[; ;pic16f1509.h: 4502: unsigned NCO1INC14 :1;
[; ;pic16f1509.h: 4503: unsigned NCO1INC15 :1;
[; ;pic16f1509.h: 4504: };
[; ;pic16f1509.h: 4505: } NCO1INCHbits_t;
[; ;pic16f1509.h: 4506: extern volatile NCO1INCHbits_t NCO1INCHbits @ 0x49C;
[; ;pic16f1509.h: 4551: extern volatile unsigned char NCO1INCU @ 0x49D;
"4553
[; ;pic16f1509.h: 4553: asm("NCO1INCU equ 049Dh");
[; <" NCO1INCU equ 049Dh ;# ">
[; ;pic16f1509.h: 4558: extern volatile unsigned char NCO1CON @ 0x49E;
"4560
[; ;pic16f1509.h: 4560: asm("NCO1CON equ 049Eh");
[; <" NCO1CON equ 049Eh ;# ">
[; ;pic16f1509.h: 4563: typedef union {
[; ;pic16f1509.h: 4564: struct {
[; ;pic16f1509.h: 4565: unsigned N1PFM :1;
[; ;pic16f1509.h: 4566: unsigned :3;
[; ;pic16f1509.h: 4567: unsigned N1POL :1;
[; ;pic16f1509.h: 4568: unsigned N1OUT :1;
[; ;pic16f1509.h: 4569: unsigned N1OE :1;
[; ;pic16f1509.h: 4570: unsigned N1EN :1;
[; ;pic16f1509.h: 4571: };
[; ;pic16f1509.h: 4572: } NCO1CONbits_t;
[; ;pic16f1509.h: 4573: extern volatile NCO1CONbits_t NCO1CONbits @ 0x49E;
[; ;pic16f1509.h: 4603: extern volatile unsigned char NCO1CLK @ 0x49F;
"4605
[; ;pic16f1509.h: 4605: asm("NCO1CLK equ 049Fh");
[; <" NCO1CLK equ 049Fh ;# ">
[; ;pic16f1509.h: 4608: typedef union {
[; ;pic16f1509.h: 4609: struct {
[; ;pic16f1509.h: 4610: unsigned N1CKS :4;
[; ;pic16f1509.h: 4611: unsigned :1;
[; ;pic16f1509.h: 4612: unsigned N1PWS :3;
[; ;pic16f1509.h: 4613: };
[; ;pic16f1509.h: 4614: struct {
[; ;pic16f1509.h: 4615: unsigned N1CKS0 :1;
[; ;pic16f1509.h: 4616: unsigned N1CKS1 :1;
[; ;pic16f1509.h: 4617: unsigned :3;
[; ;pic16f1509.h: 4618: unsigned N1PWS0 :1;
[; ;pic16f1509.h: 4619: unsigned N1PWS1 :1;
[; ;pic16f1509.h: 4620: unsigned N1PWS2 :1;
[; ;pic16f1509.h: 4621: };
[; ;pic16f1509.h: 4622: } NCO1CLKbits_t;
[; ;pic16f1509.h: 4623: extern volatile NCO1CLKbits_t NCO1CLKbits @ 0x49F;
[; ;pic16f1509.h: 4663: extern volatile unsigned char PWM1DCL @ 0x611;
"4665
[; ;pic16f1509.h: 4665: asm("PWM1DCL equ 0611h");
[; <" PWM1DCL equ 0611h ;# ">
[; ;pic16f1509.h: 4668: typedef union {
[; ;pic16f1509.h: 4669: struct {
[; ;pic16f1509.h: 4670: unsigned :6;
[; ;pic16f1509.h: 4671: unsigned PWM1DCL :2;
[; ;pic16f1509.h: 4672: };
[; ;pic16f1509.h: 4673: struct {
[; ;pic16f1509.h: 4674: unsigned :6;
[; ;pic16f1509.h: 4675: unsigned PWM1DCL0 :1;
[; ;pic16f1509.h: 4676: unsigned PWM1DCL1 :1;
[; ;pic16f1509.h: 4677: };
[; ;pic16f1509.h: 4678: } PWM1DCLbits_t;
[; ;pic16f1509.h: 4679: extern volatile PWM1DCLbits_t PWM1DCLbits @ 0x611;
[; ;pic16f1509.h: 4699: extern volatile unsigned char PWM1DCH @ 0x612;
"4701
[; ;pic16f1509.h: 4701: asm("PWM1DCH equ 0612h");
[; <" PWM1DCH equ 0612h ;# ">
[; ;pic16f1509.h: 4704: typedef union {
[; ;pic16f1509.h: 4705: struct {
[; ;pic16f1509.h: 4706: unsigned PWM1DCH :8;
[; ;pic16f1509.h: 4707: };
[; ;pic16f1509.h: 4708: struct {
[; ;pic16f1509.h: 4709: unsigned PWM1DCH0 :1;
[; ;pic16f1509.h: 4710: unsigned PWM1DCH1 :1;
[; ;pic16f1509.h: 4711: unsigned PWM1DCH2 :1;
[; ;pic16f1509.h: 4712: unsigned PWM1DCH3 :1;
[; ;pic16f1509.h: 4713: unsigned PWM1DCH4 :1;
[; ;pic16f1509.h: 4714: unsigned PWM1DCH5 :1;
[; ;pic16f1509.h: 4715: unsigned PWM1DCH6 :1;
[; ;pic16f1509.h: 4716: unsigned PWM1DCH7 :1;
[; ;pic16f1509.h: 4717: };
[; ;pic16f1509.h: 4718: } PWM1DCHbits_t;
[; ;pic16f1509.h: 4719: extern volatile PWM1DCHbits_t PWM1DCHbits @ 0x612;
[; ;pic16f1509.h: 4769: extern volatile unsigned char PWM1CON @ 0x613;
"4771
[; ;pic16f1509.h: 4771: asm("PWM1CON equ 0613h");
[; <" PWM1CON equ 0613h ;# ">
[; ;pic16f1509.h: 4774: extern volatile unsigned char PWM1CON0 @ 0x613;
"4776
[; ;pic16f1509.h: 4776: asm("PWM1CON0 equ 0613h");
[; <" PWM1CON0 equ 0613h ;# ">
[; ;pic16f1509.h: 4779: typedef union {
[; ;pic16f1509.h: 4780: struct {
[; ;pic16f1509.h: 4781: unsigned :4;
[; ;pic16f1509.h: 4782: unsigned PWM1POL :1;
[; ;pic16f1509.h: 4783: unsigned PWM1OUT :1;
[; ;pic16f1509.h: 4784: unsigned PWM1OE :1;
[; ;pic16f1509.h: 4785: unsigned PWM1EN :1;
[; ;pic16f1509.h: 4786: };
[; ;pic16f1509.h: 4787: } PWM1CONbits_t;
[; ;pic16f1509.h: 4788: extern volatile PWM1CONbits_t PWM1CONbits @ 0x613;
[; ;pic16f1509.h: 4811: typedef union {
[; ;pic16f1509.h: 4812: struct {
[; ;pic16f1509.h: 4813: unsigned :4;
[; ;pic16f1509.h: 4814: unsigned PWM1POL :1;
[; ;pic16f1509.h: 4815: unsigned PWM1OUT :1;
[; ;pic16f1509.h: 4816: unsigned PWM1OE :1;
[; ;pic16f1509.h: 4817: unsigned PWM1EN :1;
[; ;pic16f1509.h: 4818: };
[; ;pic16f1509.h: 4819: } PWM1CON0bits_t;
[; ;pic16f1509.h: 4820: extern volatile PWM1CON0bits_t PWM1CON0bits @ 0x613;
[; ;pic16f1509.h: 4845: extern volatile unsigned char PWM2DCL @ 0x614;
"4847
[; ;pic16f1509.h: 4847: asm("PWM2DCL equ 0614h");
[; <" PWM2DCL equ 0614h ;# ">
[; ;pic16f1509.h: 4850: typedef union {
[; ;pic16f1509.h: 4851: struct {
[; ;pic16f1509.h: 4852: unsigned :6;
[; ;pic16f1509.h: 4853: unsigned PWM2DCL :2;
[; ;pic16f1509.h: 4854: };
[; ;pic16f1509.h: 4855: struct {
[; ;pic16f1509.h: 4856: unsigned :6;
[; ;pic16f1509.h: 4857: unsigned PWM2DCL0 :1;
[; ;pic16f1509.h: 4858: unsigned PWM2DCL1 :1;
[; ;pic16f1509.h: 4859: };
[; ;pic16f1509.h: 4860: } PWM2DCLbits_t;
[; ;pic16f1509.h: 4861: extern volatile PWM2DCLbits_t PWM2DCLbits @ 0x614;
[; ;pic16f1509.h: 4881: extern volatile unsigned char PWM2DCH @ 0x615;
"4883
[; ;pic16f1509.h: 4883: asm("PWM2DCH equ 0615h");
[; <" PWM2DCH equ 0615h ;# ">
[; ;pic16f1509.h: 4886: typedef union {
[; ;pic16f1509.h: 4887: struct {
[; ;pic16f1509.h: 4888: unsigned PWM2DCH :8;
[; ;pic16f1509.h: 4889: };
[; ;pic16f1509.h: 4890: struct {
[; ;pic16f1509.h: 4891: unsigned PWM2DCH0 :1;
[; ;pic16f1509.h: 4892: unsigned PWM2DCH1 :1;
[; ;pic16f1509.h: 4893: unsigned PWM2DCH2 :1;
[; ;pic16f1509.h: 4894: unsigned PWM2DCH3 :1;
[; ;pic16f1509.h: 4895: unsigned PWM2DCH4 :1;
[; ;pic16f1509.h: 4896: unsigned PWM2DCH5 :1;
[; ;pic16f1509.h: 4897: unsigned PWM2DCH6 :1;
[; ;pic16f1509.h: 4898: unsigned PWM2DCH7 :1;
[; ;pic16f1509.h: 4899: };
[; ;pic16f1509.h: 4900: } PWM2DCHbits_t;
[; ;pic16f1509.h: 4901: extern volatile PWM2DCHbits_t PWM2DCHbits @ 0x615;
[; ;pic16f1509.h: 4951: extern volatile unsigned char PWM2CON @ 0x616;
"4953
[; ;pic16f1509.h: 4953: asm("PWM2CON equ 0616h");
[; <" PWM2CON equ 0616h ;# ">
[; ;pic16f1509.h: 4956: extern volatile unsigned char PWM2CON0 @ 0x616;
"4958
[; ;pic16f1509.h: 4958: asm("PWM2CON0 equ 0616h");
[; <" PWM2CON0 equ 0616h ;# ">
[; ;pic16f1509.h: 4961: typedef union {
[; ;pic16f1509.h: 4962: struct {
[; ;pic16f1509.h: 4963: unsigned :4;
[; ;pic16f1509.h: 4964: unsigned PWM2POL :1;
[; ;pic16f1509.h: 4965: unsigned PWM2OUT :1;
[; ;pic16f1509.h: 4966: unsigned PWM2OE :1;
[; ;pic16f1509.h: 4967: unsigned PWM2EN :1;
[; ;pic16f1509.h: 4968: };
[; ;pic16f1509.h: 4969: } PWM2CONbits_t;
[; ;pic16f1509.h: 4970: extern volatile PWM2CONbits_t PWM2CONbits @ 0x616;
[; ;pic16f1509.h: 4993: typedef union {
[; ;pic16f1509.h: 4994: struct {
[; ;pic16f1509.h: 4995: unsigned :4;
[; ;pic16f1509.h: 4996: unsigned PWM2POL :1;
[; ;pic16f1509.h: 4997: unsigned PWM2OUT :1;
[; ;pic16f1509.h: 4998: unsigned PWM2OE :1;
[; ;pic16f1509.h: 4999: unsigned PWM2EN :1;
[; ;pic16f1509.h: 5000: };
[; ;pic16f1509.h: 5001: } PWM2CON0bits_t;
[; ;pic16f1509.h: 5002: extern volatile PWM2CON0bits_t PWM2CON0bits @ 0x616;
[; ;pic16f1509.h: 5027: extern volatile unsigned char PWM3DCL @ 0x617;
"5029
[; ;pic16f1509.h: 5029: asm("PWM3DCL equ 0617h");
[; <" PWM3DCL equ 0617h ;# ">
[; ;pic16f1509.h: 5032: typedef union {
[; ;pic16f1509.h: 5033: struct {
[; ;pic16f1509.h: 5034: unsigned :6;
[; ;pic16f1509.h: 5035: unsigned PWM3DCL :2;
[; ;pic16f1509.h: 5036: };
[; ;pic16f1509.h: 5037: struct {
[; ;pic16f1509.h: 5038: unsigned :6;
[; ;pic16f1509.h: 5039: unsigned PWM3DCL0 :1;
[; ;pic16f1509.h: 5040: unsigned PWM3DCL1 :1;
[; ;pic16f1509.h: 5041: };
[; ;pic16f1509.h: 5042: } PWM3DCLbits_t;
[; ;pic16f1509.h: 5043: extern volatile PWM3DCLbits_t PWM3DCLbits @ 0x617;
[; ;pic16f1509.h: 5063: extern volatile unsigned char PWM3DCH @ 0x618;
"5065
[; ;pic16f1509.h: 5065: asm("PWM3DCH equ 0618h");
[; <" PWM3DCH equ 0618h ;# ">
[; ;pic16f1509.h: 5068: typedef union {
[; ;pic16f1509.h: 5069: struct {
[; ;pic16f1509.h: 5070: unsigned PWM3DCH :8;
[; ;pic16f1509.h: 5071: };
[; ;pic16f1509.h: 5072: struct {
[; ;pic16f1509.h: 5073: unsigned PWM3DCH0 :1;
[; ;pic16f1509.h: 5074: unsigned PWM3DCH1 :1;
[; ;pic16f1509.h: 5075: unsigned PWM3DCH2 :1;
[; ;pic16f1509.h: 5076: unsigned PWM3DCH3 :1;
[; ;pic16f1509.h: 5077: unsigned PWM3DCH4 :1;
[; ;pic16f1509.h: 5078: unsigned PWM3DCH5 :1;
[; ;pic16f1509.h: 5079: unsigned PWM3DCH6 :1;
[; ;pic16f1509.h: 5080: unsigned PWM3DCH7 :1;
[; ;pic16f1509.h: 5081: };
[; ;pic16f1509.h: 5082: } PWM3DCHbits_t;
[; ;pic16f1509.h: 5083: extern volatile PWM3DCHbits_t PWM3DCHbits @ 0x618;
[; ;pic16f1509.h: 5133: extern volatile unsigned char PWM3CON @ 0x619;
"5135
[; ;pic16f1509.h: 5135: asm("PWM3CON equ 0619h");
[; <" PWM3CON equ 0619h ;# ">
[; ;pic16f1509.h: 5138: extern volatile unsigned char PWM3CON0 @ 0x619;
"5140
[; ;pic16f1509.h: 5140: asm("PWM3CON0 equ 0619h");
[; <" PWM3CON0 equ 0619h ;# ">
[; ;pic16f1509.h: 5143: typedef union {
[; ;pic16f1509.h: 5144: struct {
[; ;pic16f1509.h: 5145: unsigned :4;
[; ;pic16f1509.h: 5146: unsigned PWM3POL :1;
[; ;pic16f1509.h: 5147: unsigned PWM3OUT :1;
[; ;pic16f1509.h: 5148: unsigned PWM3OE :1;
[; ;pic16f1509.h: 5149: unsigned PWM3EN :1;
[; ;pic16f1509.h: 5150: };
[; ;pic16f1509.h: 5151: } PWM3CONbits_t;
[; ;pic16f1509.h: 5152: extern volatile PWM3CONbits_t PWM3CONbits @ 0x619;
[; ;pic16f1509.h: 5175: typedef union {
[; ;pic16f1509.h: 5176: struct {
[; ;pic16f1509.h: 5177: unsigned :4;
[; ;pic16f1509.h: 5178: unsigned PWM3POL :1;
[; ;pic16f1509.h: 5179: unsigned PWM3OUT :1;
[; ;pic16f1509.h: 5180: unsigned PWM3OE :1;
[; ;pic16f1509.h: 5181: unsigned PWM3EN :1;
[; ;pic16f1509.h: 5182: };
[; ;pic16f1509.h: 5183: } PWM3CON0bits_t;
[; ;pic16f1509.h: 5184: extern volatile PWM3CON0bits_t PWM3CON0bits @ 0x619;
[; ;pic16f1509.h: 5209: extern volatile unsigned char PWM4DCL @ 0x61A;
"5211
[; ;pic16f1509.h: 5211: asm("PWM4DCL equ 061Ah");
[; <" PWM4DCL equ 061Ah ;# ">
[; ;pic16f1509.h: 5214: typedef union {
[; ;pic16f1509.h: 5215: struct {
[; ;pic16f1509.h: 5216: unsigned :6;
[; ;pic16f1509.h: 5217: unsigned PWM4DCL :2;
[; ;pic16f1509.h: 5218: };
[; ;pic16f1509.h: 5219: struct {
[; ;pic16f1509.h: 5220: unsigned :6;
[; ;pic16f1509.h: 5221: unsigned PWM4DCL0 :1;
[; ;pic16f1509.h: 5222: unsigned PWM4DCL1 :1;
[; ;pic16f1509.h: 5223: };
[; ;pic16f1509.h: 5224: } PWM4DCLbits_t;
[; ;pic16f1509.h: 5225: extern volatile PWM4DCLbits_t PWM4DCLbits @ 0x61A;
[; ;pic16f1509.h: 5245: extern volatile unsigned char PWM4DCH @ 0x61B;
"5247
[; ;pic16f1509.h: 5247: asm("PWM4DCH equ 061Bh");
[; <" PWM4DCH equ 061Bh ;# ">
[; ;pic16f1509.h: 5250: typedef union {
[; ;pic16f1509.h: 5251: struct {
[; ;pic16f1509.h: 5252: unsigned PWM4DCH :8;
[; ;pic16f1509.h: 5253: };
[; ;pic16f1509.h: 5254: struct {
[; ;pic16f1509.h: 5255: unsigned PWM4DCH0 :1;
[; ;pic16f1509.h: 5256: unsigned PWM4DCH1 :1;
[; ;pic16f1509.h: 5257: unsigned PWM4DCH2 :1;
[; ;pic16f1509.h: 5258: unsigned PWM4DCH3 :1;
[; ;pic16f1509.h: 5259: unsigned PWM4DCH4 :1;
[; ;pic16f1509.h: 5260: unsigned PWM4DCH5 :1;
[; ;pic16f1509.h: 5261: unsigned PWM4DCH6 :1;
[; ;pic16f1509.h: 5262: unsigned PWM4DCH7 :1;
[; ;pic16f1509.h: 5263: };
[; ;pic16f1509.h: 5264: } PWM4DCHbits_t;
[; ;pic16f1509.h: 5265: extern volatile PWM4DCHbits_t PWM4DCHbits @ 0x61B;
[; ;pic16f1509.h: 5315: extern volatile unsigned char PWM4CON @ 0x61C;
"5317
[; ;pic16f1509.h: 5317: asm("PWM4CON equ 061Ch");
[; <" PWM4CON equ 061Ch ;# ">
[; ;pic16f1509.h: 5320: extern volatile unsigned char PWM4CON0 @ 0x61C;
"5322
[; ;pic16f1509.h: 5322: asm("PWM4CON0 equ 061Ch");
[; <" PWM4CON0 equ 061Ch ;# ">
[; ;pic16f1509.h: 5325: typedef union {
[; ;pic16f1509.h: 5326: struct {
[; ;pic16f1509.h: 5327: unsigned :4;
[; ;pic16f1509.h: 5328: unsigned PWM4POL :1;
[; ;pic16f1509.h: 5329: unsigned PWM4OUT :1;
[; ;pic16f1509.h: 5330: unsigned PWM4OE :1;
[; ;pic16f1509.h: 5331: unsigned PWM4EN :1;
[; ;pic16f1509.h: 5332: };
[; ;pic16f1509.h: 5333: } PWM4CONbits_t;
[; ;pic16f1509.h: 5334: extern volatile PWM4CONbits_t PWM4CONbits @ 0x61C;
[; ;pic16f1509.h: 5357: typedef union {
[; ;pic16f1509.h: 5358: struct {
[; ;pic16f1509.h: 5359: unsigned :4;
[; ;pic16f1509.h: 5360: unsigned PWM4POL :1;
[; ;pic16f1509.h: 5361: unsigned PWM4OUT :1;
[; ;pic16f1509.h: 5362: unsigned PWM4OE :1;
[; ;pic16f1509.h: 5363: unsigned PWM4EN :1;
[; ;pic16f1509.h: 5364: };
[; ;pic16f1509.h: 5365: } PWM4CON0bits_t;
[; ;pic16f1509.h: 5366: extern volatile PWM4CON0bits_t PWM4CON0bits @ 0x61C;
[; ;pic16f1509.h: 5391: extern volatile unsigned char CWG1DBR @ 0x691;
"5393
[; ;pic16f1509.h: 5393: asm("CWG1DBR equ 0691h");
[; <" CWG1DBR equ 0691h ;# ">
[; ;pic16f1509.h: 5396: typedef union {
[; ;pic16f1509.h: 5397: struct {
[; ;pic16f1509.h: 5398: unsigned CWG1DBR :6;
[; ;pic16f1509.h: 5399: };
[; ;pic16f1509.h: 5400: struct {
[; ;pic16f1509.h: 5401: unsigned CWG1DBR0 :1;
[; ;pic16f1509.h: 5402: unsigned CWG1DBR1 :1;
[; ;pic16f1509.h: 5403: unsigned CWG1DBR2 :1;
[; ;pic16f1509.h: 5404: unsigned CWG1DBR3 :1;
[; ;pic16f1509.h: 5405: unsigned CWG1DBR4 :1;
[; ;pic16f1509.h: 5406: unsigned CWG1DBR5 :1;
[; ;pic16f1509.h: 5407: };
[; ;pic16f1509.h: 5408: } CWG1DBRbits_t;
[; ;pic16f1509.h: 5409: extern volatile CWG1DBRbits_t CWG1DBRbits @ 0x691;
[; ;pic16f1509.h: 5449: extern volatile unsigned char CWG1DBF @ 0x692;
"5451
[; ;pic16f1509.h: 5451: asm("CWG1DBF equ 0692h");
[; <" CWG1DBF equ 0692h ;# ">
[; ;pic16f1509.h: 5454: typedef union {
[; ;pic16f1509.h: 5455: struct {
[; ;pic16f1509.h: 5456: unsigned CWG1DBF :6;
[; ;pic16f1509.h: 5457: };
[; ;pic16f1509.h: 5458: struct {
[; ;pic16f1509.h: 5459: unsigned CWG1DBF0 :1;
[; ;pic16f1509.h: 5460: unsigned CWG1DBF1 :1;
[; ;pic16f1509.h: 5461: unsigned CWG1DBF2 :1;
[; ;pic16f1509.h: 5462: unsigned CWG1DBF3 :1;
[; ;pic16f1509.h: 5463: unsigned CWG1DBF4 :1;
[; ;pic16f1509.h: 5464: unsigned CWG1DBF5 :1;
[; ;pic16f1509.h: 5465: };
[; ;pic16f1509.h: 5466: } CWG1DBFbits_t;
[; ;pic16f1509.h: 5467: extern volatile CWG1DBFbits_t CWG1DBFbits @ 0x692;
[; ;pic16f1509.h: 5507: extern volatile unsigned char CWG1CON0 @ 0x693;
"5509
[; ;pic16f1509.h: 5509: asm("CWG1CON0 equ 0693h");
[; <" CWG1CON0 equ 0693h ;# ">
[; ;pic16f1509.h: 5512: typedef union {
[; ;pic16f1509.h: 5513: struct {
[; ;pic16f1509.h: 5514: unsigned G1CS0 :1;
[; ;pic16f1509.h: 5515: unsigned :2;
[; ;pic16f1509.h: 5516: unsigned G1POLA :1;
[; ;pic16f1509.h: 5517: unsigned G1POLB :1;
[; ;pic16f1509.h: 5518: unsigned G1OEA :1;
[; ;pic16f1509.h: 5519: unsigned G1OEB :1;
[; ;pic16f1509.h: 5520: unsigned G1EN :1;
[; ;pic16f1509.h: 5521: };
[; ;pic16f1509.h: 5522: struct {
[; ;pic16f1509.h: 5523: unsigned G1CS :2;
[; ;pic16f1509.h: 5524: };
[; ;pic16f1509.h: 5525: } CWG1CON0bits_t;
[; ;pic16f1509.h: 5526: extern volatile CWG1CON0bits_t CWG1CON0bits @ 0x693;
[; ;pic16f1509.h: 5566: extern volatile unsigned char CWG1CON1 @ 0x694;
"5568
[; ;pic16f1509.h: 5568: asm("CWG1CON1 equ 0694h");
[; <" CWG1CON1 equ 0694h ;# ">
[; ;pic16f1509.h: 5571: typedef union {
[; ;pic16f1509.h: 5572: struct {
[; ;pic16f1509.h: 5573: unsigned G1IS0 :1;
[; ;pic16f1509.h: 5574: unsigned G1IS1 :1;
[; ;pic16f1509.h: 5575: unsigned G1IS2 :1;
[; ;pic16f1509.h: 5576: unsigned :1;
[; ;pic16f1509.h: 5577: unsigned G1ASDLA :2;
[; ;pic16f1509.h: 5578: unsigned G1ASDLB :2;
[; ;pic16f1509.h: 5579: };
[; ;pic16f1509.h: 5580: struct {
[; ;pic16f1509.h: 5581: unsigned G1IS :4;
[; ;pic16f1509.h: 5582: unsigned G1ASDLA0 :1;
[; ;pic16f1509.h: 5583: unsigned G1ASDLA1 :1;
[; ;pic16f1509.h: 5584: unsigned G1ASDLB0 :1;
[; ;pic16f1509.h: 5585: unsigned G1ASDLB1 :1;
[; ;pic16f1509.h: 5586: };
[; ;pic16f1509.h: 5587: } CWG1CON1bits_t;
[; ;pic16f1509.h: 5588: extern volatile CWG1CON1bits_t CWG1CON1bits @ 0x694;
[; ;pic16f1509.h: 5643: extern volatile unsigned char CWG1CON2 @ 0x695;
"5645
[; ;pic16f1509.h: 5645: asm("CWG1CON2 equ 0695h");
[; <" CWG1CON2 equ 0695h ;# ">
[; ;pic16f1509.h: 5648: typedef union {
[; ;pic16f1509.h: 5649: struct {
[; ;pic16f1509.h: 5650: unsigned G1ASDSCLC2 :1;
[; ;pic16f1509.h: 5651: unsigned G1ASDSFLT :1;
[; ;pic16f1509.h: 5652: unsigned G1ASDSC1 :1;
[; ;pic16f1509.h: 5653: unsigned G1ASDSC2 :1;
[; ;pic16f1509.h: 5654: unsigned :2;
[; ;pic16f1509.h: 5655: unsigned G1ARSEN :1;
[; ;pic16f1509.h: 5656: unsigned G1ASE :1;
[; ;pic16f1509.h: 5657: };
[; ;pic16f1509.h: 5658: } CWG1CON2bits_t;
[; ;pic16f1509.h: 5659: extern volatile CWG1CON2bits_t CWG1CON2bits @ 0x695;
[; ;pic16f1509.h: 5694: extern volatile unsigned char CLCDATA @ 0xF0F;
"5696
[; ;pic16f1509.h: 5696: asm("CLCDATA equ 0F0Fh");
[; <" CLCDATA equ 0F0Fh ;# ">
[; ;pic16f1509.h: 5699: typedef union {
[; ;pic16f1509.h: 5700: struct {
[; ;pic16f1509.h: 5701: unsigned MCLC1OUT :1;
[; ;pic16f1509.h: 5702: unsigned MCLC2OUT :1;
[; ;pic16f1509.h: 5703: unsigned MCLC3OUT :1;
[; ;pic16f1509.h: 5704: unsigned MCLC4OUT :1;
[; ;pic16f1509.h: 5705: };
[; ;pic16f1509.h: 5706: } CLCDATAbits_t;
[; ;pic16f1509.h: 5707: extern volatile CLCDATAbits_t CLCDATAbits @ 0xF0F;
[; ;pic16f1509.h: 5732: extern volatile unsigned char CLC1CON @ 0xF10;
"5734
[; ;pic16f1509.h: 5734: asm("CLC1CON equ 0F10h");
[; <" CLC1CON equ 0F10h ;# ">
[; ;pic16f1509.h: 5737: typedef union {
[; ;pic16f1509.h: 5738: struct {
[; ;pic16f1509.h: 5739: unsigned LC1MODE0 :1;
[; ;pic16f1509.h: 5740: unsigned LC1MODE1 :1;
[; ;pic16f1509.h: 5741: unsigned LC1MODE2 :1;
[; ;pic16f1509.h: 5742: unsigned LC1INTN :1;
[; ;pic16f1509.h: 5743: unsigned LC1INTP :1;
[; ;pic16f1509.h: 5744: unsigned LC1OUT :1;
[; ;pic16f1509.h: 5745: unsigned LC1OE :1;
[; ;pic16f1509.h: 5746: unsigned LC1EN :1;
[; ;pic16f1509.h: 5747: };
[; ;pic16f1509.h: 5748: struct {
[; ;pic16f1509.h: 5749: unsigned LCMODE0 :1;
[; ;pic16f1509.h: 5750: unsigned LCMODE1 :1;
[; ;pic16f1509.h: 5751: unsigned LCMODE2 :1;
[; ;pic16f1509.h: 5752: unsigned LCINTN :1;
[; ;pic16f1509.h: 5753: unsigned LCINTP :1;
[; ;pic16f1509.h: 5754: unsigned LCOUT :1;
[; ;pic16f1509.h: 5755: unsigned LCOE :1;
[; ;pic16f1509.h: 5756: unsigned LCEN :1;
[; ;pic16f1509.h: 5757: };
[; ;pic16f1509.h: 5758: struct {
[; ;pic16f1509.h: 5759: unsigned LC1MODE :3;
[; ;pic16f1509.h: 5760: };
[; ;pic16f1509.h: 5761: } CLC1CONbits_t;
[; ;pic16f1509.h: 5762: extern volatile CLC1CONbits_t CLC1CONbits @ 0xF10;
[; ;pic16f1509.h: 5852: extern volatile unsigned char CLC1POL @ 0xF11;
"5854
[; ;pic16f1509.h: 5854: asm("CLC1POL equ 0F11h");
[; <" CLC1POL equ 0F11h ;# ">
[; ;pic16f1509.h: 5857: typedef union {
[; ;pic16f1509.h: 5858: struct {
[; ;pic16f1509.h: 5859: unsigned LC1G1POL :1;
[; ;pic16f1509.h: 5860: unsigned LC1G2POL :1;
[; ;pic16f1509.h: 5861: unsigned LC1G3POL :1;
[; ;pic16f1509.h: 5862: unsigned LC1G4POL :1;
[; ;pic16f1509.h: 5863: unsigned :3;
[; ;pic16f1509.h: 5864: unsigned LC1POL :1;
[; ;pic16f1509.h: 5865: };
[; ;pic16f1509.h: 5866: struct {
[; ;pic16f1509.h: 5867: unsigned G1POL :1;
[; ;pic16f1509.h: 5868: unsigned G2POL :1;
[; ;pic16f1509.h: 5869: unsigned G3POL :1;
[; ;pic16f1509.h: 5870: unsigned G4POL :1;
[; ;pic16f1509.h: 5871: unsigned :3;
[; ;pic16f1509.h: 5872: unsigned POL :1;
[; ;pic16f1509.h: 5873: };
[; ;pic16f1509.h: 5874: } CLC1POLbits_t;
[; ;pic16f1509.h: 5875: extern volatile CLC1POLbits_t CLC1POLbits @ 0xF11;
[; ;pic16f1509.h: 5930: extern volatile unsigned char CLC1SEL0 @ 0xF12;
"5932
[; ;pic16f1509.h: 5932: asm("CLC1SEL0 equ 0F12h");
[; <" CLC1SEL0 equ 0F12h ;# ">
[; ;pic16f1509.h: 5935: typedef union {
[; ;pic16f1509.h: 5936: struct {
[; ;pic16f1509.h: 5937: unsigned LC1D1S0 :1;
[; ;pic16f1509.h: 5938: unsigned LC1D1S1 :1;
[; ;pic16f1509.h: 5939: unsigned LC1D1S2 :1;
[; ;pic16f1509.h: 5940: unsigned :1;
[; ;pic16f1509.h: 5941: unsigned LC1D2S0 :1;
[; ;pic16f1509.h: 5942: unsigned LC1D2S1 :1;
[; ;pic16f1509.h: 5943: unsigned LC1D2S2 :1;
[; ;pic16f1509.h: 5944: };
[; ;pic16f1509.h: 5945: struct {
[; ;pic16f1509.h: 5946: unsigned D1S0 :1;
[; ;pic16f1509.h: 5947: unsigned D1S1 :1;
[; ;pic16f1509.h: 5948: unsigned D1S2 :1;
[; ;pic16f1509.h: 5949: unsigned :1;
[; ;pic16f1509.h: 5950: unsigned D2S0 :1;
[; ;pic16f1509.h: 5951: unsigned D2S1 :1;
[; ;pic16f1509.h: 5952: unsigned D2S2 :1;
[; ;pic16f1509.h: 5953: };
[; ;pic16f1509.h: 5954: struct {
[; ;pic16f1509.h: 5955: unsigned LC1D1S :3;
[; ;pic16f1509.h: 5956: unsigned :1;
[; ;pic16f1509.h: 5957: unsigned LC1D2S :3;
[; ;pic16f1509.h: 5958: };
[; ;pic16f1509.h: 5959: } CLC1SEL0bits_t;
[; ;pic16f1509.h: 5960: extern volatile CLC1SEL0bits_t CLC1SEL0bits @ 0xF12;
[; ;pic16f1509.h: 6035: extern volatile unsigned char CLC1SEL1 @ 0xF13;
"6037
[; ;pic16f1509.h: 6037: asm("CLC1SEL1 equ 0F13h");
[; <" CLC1SEL1 equ 0F13h ;# ">
[; ;pic16f1509.h: 6040: typedef union {
[; ;pic16f1509.h: 6041: struct {
[; ;pic16f1509.h: 6042: unsigned LC1D3S0 :1;
[; ;pic16f1509.h: 6043: unsigned LC1D3S1 :1;
[; ;pic16f1509.h: 6044: unsigned LC1D3S2 :1;
[; ;pic16f1509.h: 6045: unsigned :1;
[; ;pic16f1509.h: 6046: unsigned LC1D4S0 :1;
[; ;pic16f1509.h: 6047: unsigned LC1D4S1 :1;
[; ;pic16f1509.h: 6048: unsigned LC1D4S2 :1;
[; ;pic16f1509.h: 6049: };
[; ;pic16f1509.h: 6050: struct {
[; ;pic16f1509.h: 6051: unsigned D3S0 :1;
[; ;pic16f1509.h: 6052: unsigned D3S1 :1;
[; ;pic16f1509.h: 6053: unsigned D3S2 :1;
[; ;pic16f1509.h: 6054: unsigned :1;
[; ;pic16f1509.h: 6055: unsigned D4S0 :1;
[; ;pic16f1509.h: 6056: unsigned D4S1 :1;
[; ;pic16f1509.h: 6057: unsigned D4S2 :1;
[; ;pic16f1509.h: 6058: };
[; ;pic16f1509.h: 6059: struct {
[; ;pic16f1509.h: 6060: unsigned LC1D3S :3;
[; ;pic16f1509.h: 6061: unsigned :1;
[; ;pic16f1509.h: 6062: unsigned LC1D4S :3;
[; ;pic16f1509.h: 6063: };
[; ;pic16f1509.h: 6064: } CLC1SEL1bits_t;
[; ;pic16f1509.h: 6065: extern volatile CLC1SEL1bits_t CLC1SEL1bits @ 0xF13;
[; ;pic16f1509.h: 6140: extern volatile unsigned char CLC1GLS0 @ 0xF14;
"6142
[; ;pic16f1509.h: 6142: asm("CLC1GLS0 equ 0F14h");
[; <" CLC1GLS0 equ 0F14h ;# ">
[; ;pic16f1509.h: 6145: typedef union {
[; ;pic16f1509.h: 6146: struct {
[; ;pic16f1509.h: 6147: unsigned LC1G1D1N :1;
[; ;pic16f1509.h: 6148: unsigned LC1G1D1T :1;
[; ;pic16f1509.h: 6149: unsigned LC1G1D2N :1;
[; ;pic16f1509.h: 6150: unsigned LC1G1D2T :1;
[; ;pic16f1509.h: 6151: unsigned LC1G1D3N :1;
[; ;pic16f1509.h: 6152: unsigned LC1G1D3T :1;
[; ;pic16f1509.h: 6153: unsigned LC1G1D4N :1;
[; ;pic16f1509.h: 6154: unsigned LC1G1D4T :1;
[; ;pic16f1509.h: 6155: };
[; ;pic16f1509.h: 6156: struct {
[; ;pic16f1509.h: 6157: unsigned D1N :1;
[; ;pic16f1509.h: 6158: unsigned D1T :1;
[; ;pic16f1509.h: 6159: unsigned D2N :1;
[; ;pic16f1509.h: 6160: unsigned D2T :1;
[; ;pic16f1509.h: 6161: unsigned D3N :1;
[; ;pic16f1509.h: 6162: unsigned D3T :1;
[; ;pic16f1509.h: 6163: unsigned D4N :1;
[; ;pic16f1509.h: 6164: unsigned D4T :1;
[; ;pic16f1509.h: 6165: };
[; ;pic16f1509.h: 6166: } CLC1GLS0bits_t;
[; ;pic16f1509.h: 6167: extern volatile CLC1GLS0bits_t CLC1GLS0bits @ 0xF14;
[; ;pic16f1509.h: 6252: extern volatile unsigned char CLC1GLS1 @ 0xF15;
"6254
[; ;pic16f1509.h: 6254: asm("CLC1GLS1 equ 0F15h");
[; <" CLC1GLS1 equ 0F15h ;# ">
[; ;pic16f1509.h: 6257: typedef union {
[; ;pic16f1509.h: 6258: struct {
[; ;pic16f1509.h: 6259: unsigned LC1G2D1N :1;
[; ;pic16f1509.h: 6260: unsigned LC1G2D1T :1;
[; ;pic16f1509.h: 6261: unsigned LC1G2D2N :1;
[; ;pic16f1509.h: 6262: unsigned LC1G2D2T :1;
[; ;pic16f1509.h: 6263: unsigned LC1G2D3N :1;
[; ;pic16f1509.h: 6264: unsigned LC1G2D3T :1;
[; ;pic16f1509.h: 6265: unsigned LC1G2D4N :1;
[; ;pic16f1509.h: 6266: unsigned LC1G2D4T :1;
[; ;pic16f1509.h: 6267: };
[; ;pic16f1509.h: 6268: struct {
[; ;pic16f1509.h: 6269: unsigned D1N :1;
[; ;pic16f1509.h: 6270: unsigned D1T :1;
[; ;pic16f1509.h: 6271: unsigned D2N :1;
[; ;pic16f1509.h: 6272: unsigned D2T :1;
[; ;pic16f1509.h: 6273: unsigned D3N :1;
[; ;pic16f1509.h: 6274: unsigned D3T :1;
[; ;pic16f1509.h: 6275: unsigned D4N :1;
[; ;pic16f1509.h: 6276: unsigned D4T :1;
[; ;pic16f1509.h: 6277: };
[; ;pic16f1509.h: 6278: } CLC1GLS1bits_t;
[; ;pic16f1509.h: 6279: extern volatile CLC1GLS1bits_t CLC1GLS1bits @ 0xF15;
[; ;pic16f1509.h: 6364: extern volatile unsigned char CLC1GLS2 @ 0xF16;
"6366
[; ;pic16f1509.h: 6366: asm("CLC1GLS2 equ 0F16h");
[; <" CLC1GLS2 equ 0F16h ;# ">
[; ;pic16f1509.h: 6369: typedef union {
[; ;pic16f1509.h: 6370: struct {
[; ;pic16f1509.h: 6371: unsigned LC1G3D1N :1;
[; ;pic16f1509.h: 6372: unsigned LC1G3D1T :1;
[; ;pic16f1509.h: 6373: unsigned LC1G3D2N :1;
[; ;pic16f1509.h: 6374: unsigned LC1G3D2T :1;
[; ;pic16f1509.h: 6375: unsigned LC1G3D3N :1;
[; ;pic16f1509.h: 6376: unsigned LC1G3D3T :1;
[; ;pic16f1509.h: 6377: unsigned LC1G3D4N :1;
[; ;pic16f1509.h: 6378: unsigned LC1G3D4T :1;
[; ;pic16f1509.h: 6379: };
[; ;pic16f1509.h: 6380: struct {
[; ;pic16f1509.h: 6381: unsigned D1N :1;
[; ;pic16f1509.h: 6382: unsigned D1T :1;
[; ;pic16f1509.h: 6383: unsigned D2N :1;
[; ;pic16f1509.h: 6384: unsigned D2T :1;
[; ;pic16f1509.h: 6385: unsigned D3N :1;
[; ;pic16f1509.h: 6386: unsigned D3T :1;
[; ;pic16f1509.h: 6387: unsigned D4N :1;
[; ;pic16f1509.h: 6388: unsigned D4T :1;
[; ;pic16f1509.h: 6389: };
[; ;pic16f1509.h: 6390: } CLC1GLS2bits_t;
[; ;pic16f1509.h: 6391: extern volatile CLC1GLS2bits_t CLC1GLS2bits @ 0xF16;
[; ;pic16f1509.h: 6476: extern volatile unsigned char CLC1GLS3 @ 0xF17;
"6478
[; ;pic16f1509.h: 6478: asm("CLC1GLS3 equ 0F17h");
[; <" CLC1GLS3 equ 0F17h ;# ">
[; ;pic16f1509.h: 6481: typedef union {
[; ;pic16f1509.h: 6482: struct {
[; ;pic16f1509.h: 6483: unsigned LC1G4D1N :1;
[; ;pic16f1509.h: 6484: unsigned LC1G4D1T :1;
[; ;pic16f1509.h: 6485: unsigned LC1G4D2N :1;
[; ;pic16f1509.h: 6486: unsigned LC1G4D2T :1;
[; ;pic16f1509.h: 6487: unsigned LC1G4D3N :1;
[; ;pic16f1509.h: 6488: unsigned LC1G4D3T :1;
[; ;pic16f1509.h: 6489: unsigned LC1G4D4N :1;
[; ;pic16f1509.h: 6490: unsigned LC1G4D4T :1;
[; ;pic16f1509.h: 6491: };
[; ;pic16f1509.h: 6492: struct {
[; ;pic16f1509.h: 6493: unsigned G4D1N :1;
[; ;pic16f1509.h: 6494: unsigned G4D1T :1;
[; ;pic16f1509.h: 6495: unsigned G4D2N :1;
[; ;pic16f1509.h: 6496: unsigned G4D2T :1;
[; ;pic16f1509.h: 6497: unsigned G4D3N :1;
[; ;pic16f1509.h: 6498: unsigned G4D3T :1;
[; ;pic16f1509.h: 6499: unsigned G4D4N :1;
[; ;pic16f1509.h: 6500: unsigned G4D4T :1;
[; ;pic16f1509.h: 6501: };
[; ;pic16f1509.h: 6502: } CLC1GLS3bits_t;
[; ;pic16f1509.h: 6503: extern volatile CLC1GLS3bits_t CLC1GLS3bits @ 0xF17;
[; ;pic16f1509.h: 6588: extern volatile unsigned char CLC2CON @ 0xF18;
"6590
[; ;pic16f1509.h: 6590: asm("CLC2CON equ 0F18h");
[; <" CLC2CON equ 0F18h ;# ">
[; ;pic16f1509.h: 6593: typedef union {
[; ;pic16f1509.h: 6594: struct {
[; ;pic16f1509.h: 6595: unsigned LC2MODE0 :1;
[; ;pic16f1509.h: 6596: unsigned LC2MODE1 :1;
[; ;pic16f1509.h: 6597: unsigned LC2MODE2 :1;
[; ;pic16f1509.h: 6598: unsigned LC2INTN :1;
[; ;pic16f1509.h: 6599: unsigned LC2INTP :1;
[; ;pic16f1509.h: 6600: unsigned LC2OUT :1;
[; ;pic16f1509.h: 6601: unsigned LC2OE :1;
[; ;pic16f1509.h: 6602: unsigned LC2EN :1;
[; ;pic16f1509.h: 6603: };
[; ;pic16f1509.h: 6604: struct {
[; ;pic16f1509.h: 6605: unsigned LCMODE0 :1;
[; ;pic16f1509.h: 6606: unsigned LCMODE1 :1;
[; ;pic16f1509.h: 6607: unsigned LCMODE2 :1;
[; ;pic16f1509.h: 6608: unsigned LCINTN :1;
[; ;pic16f1509.h: 6609: unsigned LCINTP :1;
[; ;pic16f1509.h: 6610: unsigned LCOUT :1;
[; ;pic16f1509.h: 6611: unsigned LCOE :1;
[; ;pic16f1509.h: 6612: unsigned LCEN :1;
[; ;pic16f1509.h: 6613: };
[; ;pic16f1509.h: 6614: struct {
[; ;pic16f1509.h: 6615: unsigned LC2MODE :3;
[; ;pic16f1509.h: 6616: };
[; ;pic16f1509.h: 6617: } CLC2CONbits_t;
[; ;pic16f1509.h: 6618: extern volatile CLC2CONbits_t CLC2CONbits @ 0xF18;
[; ;pic16f1509.h: 6708: extern volatile unsigned char CLC2POL @ 0xF19;
"6710
[; ;pic16f1509.h: 6710: asm("CLC2POL equ 0F19h");
[; <" CLC2POL equ 0F19h ;# ">
[; ;pic16f1509.h: 6713: typedef union {
[; ;pic16f1509.h: 6714: struct {
[; ;pic16f1509.h: 6715: unsigned LC2G1POL :1;
[; ;pic16f1509.h: 6716: unsigned LC2G2POL :1;
[; ;pic16f1509.h: 6717: unsigned LC2G3POL :1;
[; ;pic16f1509.h: 6718: unsigned LC2G4POL :1;
[; ;pic16f1509.h: 6719: unsigned :3;
[; ;pic16f1509.h: 6720: unsigned LC2POL :1;
[; ;pic16f1509.h: 6721: };
[; ;pic16f1509.h: 6722: struct {
[; ;pic16f1509.h: 6723: unsigned G1POL :1;
[; ;pic16f1509.h: 6724: unsigned G2POL :1;
[; ;pic16f1509.h: 6725: unsigned G3POL :1;
[; ;pic16f1509.h: 6726: unsigned G4POL :1;
[; ;pic16f1509.h: 6727: unsigned :3;
[; ;pic16f1509.h: 6728: unsigned POL :1;
[; ;pic16f1509.h: 6729: };
[; ;pic16f1509.h: 6730: } CLC2POLbits_t;
[; ;pic16f1509.h: 6731: extern volatile CLC2POLbits_t CLC2POLbits @ 0xF19;
[; ;pic16f1509.h: 6786: extern volatile unsigned char CLC2SEL0 @ 0xF1A;
"6788
[; ;pic16f1509.h: 6788: asm("CLC2SEL0 equ 0F1Ah");
[; <" CLC2SEL0 equ 0F1Ah ;# ">
[; ;pic16f1509.h: 6791: typedef union {
[; ;pic16f1509.h: 6792: struct {
[; ;pic16f1509.h: 6793: unsigned LC2D1S0 :1;
[; ;pic16f1509.h: 6794: unsigned LC2D1S1 :1;
[; ;pic16f1509.h: 6795: unsigned LC2D1S2 :1;
[; ;pic16f1509.h: 6796: unsigned :1;
[; ;pic16f1509.h: 6797: unsigned LC2D2S0 :1;
[; ;pic16f1509.h: 6798: unsigned LC2D2S1 :1;
[; ;pic16f1509.h: 6799: unsigned LC2D2S2 :1;
[; ;pic16f1509.h: 6800: };
[; ;pic16f1509.h: 6801: struct {
[; ;pic16f1509.h: 6802: unsigned D1S0 :1;
[; ;pic16f1509.h: 6803: unsigned D1S1 :1;
[; ;pic16f1509.h: 6804: unsigned D1S2 :1;
[; ;pic16f1509.h: 6805: unsigned :1;
[; ;pic16f1509.h: 6806: unsigned D2S0 :1;
[; ;pic16f1509.h: 6807: unsigned D2S1 :1;
[; ;pic16f1509.h: 6808: unsigned D2S2 :1;
[; ;pic16f1509.h: 6809: };
[; ;pic16f1509.h: 6810: struct {
[; ;pic16f1509.h: 6811: unsigned LC2D1S :3;
[; ;pic16f1509.h: 6812: unsigned :1;
[; ;pic16f1509.h: 6813: unsigned LC2D2S :3;
[; ;pic16f1509.h: 6814: };
[; ;pic16f1509.h: 6815: } CLC2SEL0bits_t;
[; ;pic16f1509.h: 6816: extern volatile CLC2SEL0bits_t CLC2SEL0bits @ 0xF1A;
[; ;pic16f1509.h: 6891: extern volatile unsigned char CLC2SEL1 @ 0xF1B;
"6893
[; ;pic16f1509.h: 6893: asm("CLC2SEL1 equ 0F1Bh");
[; <" CLC2SEL1 equ 0F1Bh ;# ">
[; ;pic16f1509.h: 6896: typedef union {
[; ;pic16f1509.h: 6897: struct {
[; ;pic16f1509.h: 6898: unsigned LC2D3S0 :1;
[; ;pic16f1509.h: 6899: unsigned LC2D3S1 :1;
[; ;pic16f1509.h: 6900: unsigned LC2D3S2 :1;
[; ;pic16f1509.h: 6901: unsigned :1;
[; ;pic16f1509.h: 6902: unsigned LC2D4S0 :1;
[; ;pic16f1509.h: 6903: unsigned LC2D4S1 :1;
[; ;pic16f1509.h: 6904: unsigned LC2D4S2 :1;
[; ;pic16f1509.h: 6905: };
[; ;pic16f1509.h: 6906: struct {
[; ;pic16f1509.h: 6907: unsigned D3S0 :1;
[; ;pic16f1509.h: 6908: unsigned D3S1 :1;
[; ;pic16f1509.h: 6909: unsigned D3S2 :1;
[; ;pic16f1509.h: 6910: unsigned :1;
[; ;pic16f1509.h: 6911: unsigned D4S0 :1;
[; ;pic16f1509.h: 6912: unsigned D4S1 :1;
[; ;pic16f1509.h: 6913: unsigned D4S2 :1;
[; ;pic16f1509.h: 6914: };
[; ;pic16f1509.h: 6915: struct {
[; ;pic16f1509.h: 6916: unsigned LC2D3S :3;
[; ;pic16f1509.h: 6917: unsigned :1;
[; ;pic16f1509.h: 6918: unsigned LC2D4S :3;
[; ;pic16f1509.h: 6919: };
[; ;pic16f1509.h: 6920: } CLC2SEL1bits_t;
[; ;pic16f1509.h: 6921: extern volatile CLC2SEL1bits_t CLC2SEL1bits @ 0xF1B;
[; ;pic16f1509.h: 6996: extern volatile unsigned char CLC2GLS0 @ 0xF1C;
"6998
[; ;pic16f1509.h: 6998: asm("CLC2GLS0 equ 0F1Ch");
[; <" CLC2GLS0 equ 0F1Ch ;# ">
[; ;pic16f1509.h: 7001: typedef union {
[; ;pic16f1509.h: 7002: struct {
[; ;pic16f1509.h: 7003: unsigned LC2G1D1N :1;
[; ;pic16f1509.h: 7004: unsigned LC2G1D1T :1;
[; ;pic16f1509.h: 7005: unsigned LC2G1D2N :1;
[; ;pic16f1509.h: 7006: unsigned LC2G1D2T :1;
[; ;pic16f1509.h: 7007: unsigned LC2G1D3N :1;
[; ;pic16f1509.h: 7008: unsigned LC2G1D3T :1;
[; ;pic16f1509.h: 7009: unsigned LC2G1D4N :1;
[; ;pic16f1509.h: 7010: unsigned LC2G1D4T :1;
[; ;pic16f1509.h: 7011: };
[; ;pic16f1509.h: 7012: struct {
[; ;pic16f1509.h: 7013: unsigned D1N :1;
[; ;pic16f1509.h: 7014: unsigned D1T :1;
[; ;pic16f1509.h: 7015: unsigned D2N :1;
[; ;pic16f1509.h: 7016: unsigned D2T :1;
[; ;pic16f1509.h: 7017: unsigned D3N :1;
[; ;pic16f1509.h: 7018: unsigned D3T :1;
[; ;pic16f1509.h: 7019: unsigned D4N :1;
[; ;pic16f1509.h: 7020: unsigned D4T :1;
[; ;pic16f1509.h: 7021: };
[; ;pic16f1509.h: 7022: } CLC2GLS0bits_t;
[; ;pic16f1509.h: 7023: extern volatile CLC2GLS0bits_t CLC2GLS0bits @ 0xF1C;
[; ;pic16f1509.h: 7108: extern volatile unsigned char CLC2GLS1 @ 0xF1D;
"7110
[; ;pic16f1509.h: 7110: asm("CLC2GLS1 equ 0F1Dh");
[; <" CLC2GLS1 equ 0F1Dh ;# ">
[; ;pic16f1509.h: 7113: typedef union {
[; ;pic16f1509.h: 7114: struct {
[; ;pic16f1509.h: 7115: unsigned LC2G2D1N :1;
[; ;pic16f1509.h: 7116: unsigned LC2G2D1T :1;
[; ;pic16f1509.h: 7117: unsigned LC2G2D2N :1;
[; ;pic16f1509.h: 7118: unsigned LC2G2D2T :1;
[; ;pic16f1509.h: 7119: unsigned LC2G2D3N :1;
[; ;pic16f1509.h: 7120: unsigned LC2G2D3T :1;
[; ;pic16f1509.h: 7121: unsigned LC2G2D4N :1;
[; ;pic16f1509.h: 7122: unsigned LC2G2D4T :1;
[; ;pic16f1509.h: 7123: };
[; ;pic16f1509.h: 7124: struct {
[; ;pic16f1509.h: 7125: unsigned D1N :1;
[; ;pic16f1509.h: 7126: unsigned D1T :1;
[; ;pic16f1509.h: 7127: unsigned D2N :1;
[; ;pic16f1509.h: 7128: unsigned D2T :1;
[; ;pic16f1509.h: 7129: unsigned D3N :1;
[; ;pic16f1509.h: 7130: unsigned D3T :1;
[; ;pic16f1509.h: 7131: unsigned D4N :1;
[; ;pic16f1509.h: 7132: unsigned D4T :1;
[; ;pic16f1509.h: 7133: };
[; ;pic16f1509.h: 7134: } CLC2GLS1bits_t;
[; ;pic16f1509.h: 7135: extern volatile CLC2GLS1bits_t CLC2GLS1bits @ 0xF1D;
[; ;pic16f1509.h: 7220: extern volatile unsigned char CLC2GLS2 @ 0xF1E;
"7222
[; ;pic16f1509.h: 7222: asm("CLC2GLS2 equ 0F1Eh");
[; <" CLC2GLS2 equ 0F1Eh ;# ">
[; ;pic16f1509.h: 7225: typedef union {
[; ;pic16f1509.h: 7226: struct {
[; ;pic16f1509.h: 7227: unsigned LC2G3D1N :1;
[; ;pic16f1509.h: 7228: unsigned LC2G3D1T :1;
[; ;pic16f1509.h: 7229: unsigned LC2G3D2N :1;
[; ;pic16f1509.h: 7230: unsigned LC2G3D2T :1;
[; ;pic16f1509.h: 7231: unsigned LC2G3D3N :1;
[; ;pic16f1509.h: 7232: unsigned LC2G3D3T :1;
[; ;pic16f1509.h: 7233: unsigned LC2G3D4N :1;
[; ;pic16f1509.h: 7234: unsigned LC2G3D4T :1;
[; ;pic16f1509.h: 7235: };
[; ;pic16f1509.h: 7236: struct {
[; ;pic16f1509.h: 7237: unsigned D1N :1;
[; ;pic16f1509.h: 7238: unsigned D1T :1;
[; ;pic16f1509.h: 7239: unsigned D2N :1;
[; ;pic16f1509.h: 7240: unsigned D2T :1;
[; ;pic16f1509.h: 7241: unsigned D3N :1;
[; ;pic16f1509.h: 7242: unsigned D3T :1;
[; ;pic16f1509.h: 7243: unsigned D4N :1;
[; ;pic16f1509.h: 7244: unsigned D4T :1;
[; ;pic16f1509.h: 7245: };
[; ;pic16f1509.h: 7246: } CLC2GLS2bits_t;
[; ;pic16f1509.h: 7247: extern volatile CLC2GLS2bits_t CLC2GLS2bits @ 0xF1E;
[; ;pic16f1509.h: 7332: extern volatile unsigned char CLC2GLS3 @ 0xF1F;
"7334
[; ;pic16f1509.h: 7334: asm("CLC2GLS3 equ 0F1Fh");
[; <" CLC2GLS3 equ 0F1Fh ;# ">
[; ;pic16f1509.h: 7337: typedef union {
[; ;pic16f1509.h: 7338: struct {
[; ;pic16f1509.h: 7339: unsigned LC2G4D1N :1;
[; ;pic16f1509.h: 7340: unsigned LC2G4D1T :1;
[; ;pic16f1509.h: 7341: unsigned LC2G4D2N :1;
[; ;pic16f1509.h: 7342: unsigned LC2G4D2T :1;
[; ;pic16f1509.h: 7343: unsigned LC2G4D3N :1;
[; ;pic16f1509.h: 7344: unsigned LC2G4D3T :1;
[; ;pic16f1509.h: 7345: unsigned LC2G4D4N :1;
[; ;pic16f1509.h: 7346: unsigned LC2G4D4T :1;
[; ;pic16f1509.h: 7347: };
[; ;pic16f1509.h: 7348: struct {
[; ;pic16f1509.h: 7349: unsigned G4D1N :1;
[; ;pic16f1509.h: 7350: unsigned G4D1T :1;
[; ;pic16f1509.h: 7351: unsigned G4D2N :1;
[; ;pic16f1509.h: 7352: unsigned G4D2T :1;
[; ;pic16f1509.h: 7353: unsigned G4D3N :1;
[; ;pic16f1509.h: 7354: unsigned G4D3T :1;
[; ;pic16f1509.h: 7355: unsigned G4D4N :1;
[; ;pic16f1509.h: 7356: unsigned G4D4T :1;
[; ;pic16f1509.h: 7357: };
[; ;pic16f1509.h: 7358: } CLC2GLS3bits_t;
[; ;pic16f1509.h: 7359: extern volatile CLC2GLS3bits_t CLC2GLS3bits @ 0xF1F;
[; ;pic16f1509.h: 7444: extern volatile unsigned char CLC3CON @ 0xF20;
"7446
[; ;pic16f1509.h: 7446: asm("CLC3CON equ 0F20h");
[; <" CLC3CON equ 0F20h ;# ">
[; ;pic16f1509.h: 7449: typedef union {
[; ;pic16f1509.h: 7450: struct {
[; ;pic16f1509.h: 7451: unsigned LC3MODE0 :1;
[; ;pic16f1509.h: 7452: unsigned LC3MODE1 :1;
[; ;pic16f1509.h: 7453: unsigned LC3MODE2 :1;
[; ;pic16f1509.h: 7454: unsigned LC3INTN :1;
[; ;pic16f1509.h: 7455: unsigned LC3INTP :1;
[; ;pic16f1509.h: 7456: unsigned LC3OUT :1;
[; ;pic16f1509.h: 7457: unsigned LC3OE :1;
[; ;pic16f1509.h: 7458: unsigned LC3EN :1;
[; ;pic16f1509.h: 7459: };
[; ;pic16f1509.h: 7460: struct {
[; ;pic16f1509.h: 7461: unsigned LCMODE0 :1;
[; ;pic16f1509.h: 7462: unsigned LCMODE1 :1;
[; ;pic16f1509.h: 7463: unsigned LCMODE2 :1;
[; ;pic16f1509.h: 7464: unsigned LCINTN :1;
[; ;pic16f1509.h: 7465: unsigned LCINTP :1;
[; ;pic16f1509.h: 7466: unsigned LCOUT :1;
[; ;pic16f1509.h: 7467: unsigned LCOE :1;
[; ;pic16f1509.h: 7468: unsigned LCEN :1;
[; ;pic16f1509.h: 7469: };
[; ;pic16f1509.h: 7470: struct {
[; ;pic16f1509.h: 7471: unsigned LC3MODE :3;
[; ;pic16f1509.h: 7472: };
[; ;pic16f1509.h: 7473: } CLC3CONbits_t;
[; ;pic16f1509.h: 7474: extern volatile CLC3CONbits_t CLC3CONbits @ 0xF20;
[; ;pic16f1509.h: 7564: extern volatile unsigned char CLC3POL @ 0xF21;
"7566
[; ;pic16f1509.h: 7566: asm("CLC3POL equ 0F21h");
[; <" CLC3POL equ 0F21h ;# ">
[; ;pic16f1509.h: 7569: typedef union {
[; ;pic16f1509.h: 7570: struct {
[; ;pic16f1509.h: 7571: unsigned LC3G1POL :1;
[; ;pic16f1509.h: 7572: unsigned LC3G2POL :1;
[; ;pic16f1509.h: 7573: unsigned LC3G3POL :1;
[; ;pic16f1509.h: 7574: unsigned LC3G4POL :1;
[; ;pic16f1509.h: 7575: unsigned :3;
[; ;pic16f1509.h: 7576: unsigned LC3POL :1;
[; ;pic16f1509.h: 7577: };
[; ;pic16f1509.h: 7578: struct {
[; ;pic16f1509.h: 7579: unsigned G1POL :1;
[; ;pic16f1509.h: 7580: unsigned G2POL :1;
[; ;pic16f1509.h: 7581: unsigned G3POL :1;
[; ;pic16f1509.h: 7582: unsigned G4POL :1;
[; ;pic16f1509.h: 7583: unsigned :3;
[; ;pic16f1509.h: 7584: unsigned POL :1;
[; ;pic16f1509.h: 7585: };
[; ;pic16f1509.h: 7586: } CLC3POLbits_t;
[; ;pic16f1509.h: 7587: extern volatile CLC3POLbits_t CLC3POLbits @ 0xF21;
[; ;pic16f1509.h: 7642: extern volatile unsigned char CLC3SEL0 @ 0xF22;
"7644
[; ;pic16f1509.h: 7644: asm("CLC3SEL0 equ 0F22h");
[; <" CLC3SEL0 equ 0F22h ;# ">
[; ;pic16f1509.h: 7647: typedef union {
[; ;pic16f1509.h: 7648: struct {
[; ;pic16f1509.h: 7649: unsigned LC3D1S0 :1;
[; ;pic16f1509.h: 7650: unsigned LC3D1S1 :1;
[; ;pic16f1509.h: 7651: unsigned LC3D1S2 :1;
[; ;pic16f1509.h: 7652: unsigned :1;
[; ;pic16f1509.h: 7653: unsigned LC3D2S0 :1;
[; ;pic16f1509.h: 7654: unsigned LC3D2S1 :1;
[; ;pic16f1509.h: 7655: unsigned LC3D2S2 :1;
[; ;pic16f1509.h: 7656: };
[; ;pic16f1509.h: 7657: struct {
[; ;pic16f1509.h: 7658: unsigned D1S0 :1;
[; ;pic16f1509.h: 7659: unsigned D1S1 :1;
[; ;pic16f1509.h: 7660: unsigned D1S2 :1;
[; ;pic16f1509.h: 7661: unsigned :1;
[; ;pic16f1509.h: 7662: unsigned D2S0 :1;
[; ;pic16f1509.h: 7663: unsigned D2S1 :1;
[; ;pic16f1509.h: 7664: unsigned D2S2 :1;
[; ;pic16f1509.h: 7665: };
[; ;pic16f1509.h: 7666: struct {
[; ;pic16f1509.h: 7667: unsigned LC3D1S :3;
[; ;pic16f1509.h: 7668: unsigned :1;
[; ;pic16f1509.h: 7669: unsigned LC3D2S :3;
[; ;pic16f1509.h: 7670: };
[; ;pic16f1509.h: 7671: } CLC3SEL0bits_t;
[; ;pic16f1509.h: 7672: extern volatile CLC3SEL0bits_t CLC3SEL0bits @ 0xF22;
[; ;pic16f1509.h: 7747: extern volatile unsigned char CLC3SEL1 @ 0xF23;
"7749
[; ;pic16f1509.h: 7749: asm("CLC3SEL1 equ 0F23h");
[; <" CLC3SEL1 equ 0F23h ;# ">
[; ;pic16f1509.h: 7752: typedef union {
[; ;pic16f1509.h: 7753: struct {
[; ;pic16f1509.h: 7754: unsigned LC3D3S0 :1;
[; ;pic16f1509.h: 7755: unsigned LC3D3S1 :1;
[; ;pic16f1509.h: 7756: unsigned LC3D3S2 :1;
[; ;pic16f1509.h: 7757: unsigned :1;
[; ;pic16f1509.h: 7758: unsigned LC3D4S0 :1;
[; ;pic16f1509.h: 7759: unsigned LC3D4S1 :1;
[; ;pic16f1509.h: 7760: unsigned LC3D4S2 :1;
[; ;pic16f1509.h: 7761: };
[; ;pic16f1509.h: 7762: struct {
[; ;pic16f1509.h: 7763: unsigned D3S0 :1;
[; ;pic16f1509.h: 7764: unsigned D3S1 :1;
[; ;pic16f1509.h: 7765: unsigned D3S2 :1;
[; ;pic16f1509.h: 7766: unsigned :1;
[; ;pic16f1509.h: 7767: unsigned D4S0 :1;
[; ;pic16f1509.h: 7768: unsigned D4S1 :1;
[; ;pic16f1509.h: 7769: unsigned D4S2 :1;
[; ;pic16f1509.h: 7770: };
[; ;pic16f1509.h: 7771: struct {
[; ;pic16f1509.h: 7772: unsigned LC3D3S :3;
[; ;pic16f1509.h: 7773: unsigned :1;
[; ;pic16f1509.h: 7774: unsigned LC3D4S :3;
[; ;pic16f1509.h: 7775: };
[; ;pic16f1509.h: 7776: } CLC3SEL1bits_t;
[; ;pic16f1509.h: 7777: extern volatile CLC3SEL1bits_t CLC3SEL1bits @ 0xF23;
[; ;pic16f1509.h: 7852: extern volatile unsigned char CLC3GLS0 @ 0xF24;
"7854
[; ;pic16f1509.h: 7854: asm("CLC3GLS0 equ 0F24h");
[; <" CLC3GLS0 equ 0F24h ;# ">
[; ;pic16f1509.h: 7857: typedef union {
[; ;pic16f1509.h: 7858: struct {
[; ;pic16f1509.h: 7859: unsigned LC3G1D1N :1;
[; ;pic16f1509.h: 7860: unsigned LC3G1D1T :1;
[; ;pic16f1509.h: 7861: unsigned LC3G1D2N :1;
[; ;pic16f1509.h: 7862: unsigned LC3G1D2T :1;
[; ;pic16f1509.h: 7863: unsigned LC3G1D3N :1;
[; ;pic16f1509.h: 7864: unsigned LC3G1D3T :1;
[; ;pic16f1509.h: 7865: unsigned LC3G1D4N :1;
[; ;pic16f1509.h: 7866: unsigned LC3G1D4T :1;
[; ;pic16f1509.h: 7867: };
[; ;pic16f1509.h: 7868: struct {
[; ;pic16f1509.h: 7869: unsigned D1N :1;
[; ;pic16f1509.h: 7870: unsigned D1T :1;
[; ;pic16f1509.h: 7871: unsigned D2N :1;
[; ;pic16f1509.h: 7872: unsigned D2T :1;
[; ;pic16f1509.h: 7873: unsigned D3N :1;
[; ;pic16f1509.h: 7874: unsigned D3T :1;
[; ;pic16f1509.h: 7875: unsigned D4N :1;
[; ;pic16f1509.h: 7876: unsigned D4T :1;
[; ;pic16f1509.h: 7877: };
[; ;pic16f1509.h: 7878: } CLC3GLS0bits_t;
[; ;pic16f1509.h: 7879: extern volatile CLC3GLS0bits_t CLC3GLS0bits @ 0xF24;
[; ;pic16f1509.h: 7964: extern volatile unsigned char CLC3GLS1 @ 0xF25;
"7966
[; ;pic16f1509.h: 7966: asm("CLC3GLS1 equ 0F25h");
[; <" CLC3GLS1 equ 0F25h ;# ">
[; ;pic16f1509.h: 7969: typedef union {
[; ;pic16f1509.h: 7970: struct {
[; ;pic16f1509.h: 7971: unsigned LC3G2D1N :1;
[; ;pic16f1509.h: 7972: unsigned LC3G2D1T :1;
[; ;pic16f1509.h: 7973: unsigned LC3G2D2N :1;
[; ;pic16f1509.h: 7974: unsigned LC3G2D2T :1;
[; ;pic16f1509.h: 7975: unsigned LC3G2D3N :1;
[; ;pic16f1509.h: 7976: unsigned LC3G2D3T :1;
[; ;pic16f1509.h: 7977: unsigned LC3G2D4N :1;
[; ;pic16f1509.h: 7978: unsigned LC3G2D4T :1;
[; ;pic16f1509.h: 7979: };
[; ;pic16f1509.h: 7980: struct {
[; ;pic16f1509.h: 7981: unsigned D1N :1;
[; ;pic16f1509.h: 7982: unsigned D1T :1;
[; ;pic16f1509.h: 7983: unsigned D2N :1;
[; ;pic16f1509.h: 7984: unsigned D2T :1;
[; ;pic16f1509.h: 7985: unsigned D3N :1;
[; ;pic16f1509.h: 7986: unsigned D3T :1;
[; ;pic16f1509.h: 7987: unsigned D4N :1;
[; ;pic16f1509.h: 7988: unsigned D4T :1;
[; ;pic16f1509.h: 7989: };
[; ;pic16f1509.h: 7990: } CLC3GLS1bits_t;
[; ;pic16f1509.h: 7991: extern volatile CLC3GLS1bits_t CLC3GLS1bits @ 0xF25;
[; ;pic16f1509.h: 8076: extern volatile unsigned char CLC3GLS2 @ 0xF26;
"8078
[; ;pic16f1509.h: 8078: asm("CLC3GLS2 equ 0F26h");
[; <" CLC3GLS2 equ 0F26h ;# ">
[; ;pic16f1509.h: 8081: typedef union {
[; ;pic16f1509.h: 8082: struct {
[; ;pic16f1509.h: 8083: unsigned LC3G3D1N :1;
[; ;pic16f1509.h: 8084: unsigned LC3G3D1T :1;
[; ;pic16f1509.h: 8085: unsigned LC3G3D2N :1;
[; ;pic16f1509.h: 8086: unsigned LC3G3D2T :1;
[; ;pic16f1509.h: 8087: unsigned LC3G3D3N :1;
[; ;pic16f1509.h: 8088: unsigned LC3G3D3T :1;
[; ;pic16f1509.h: 8089: unsigned LC3G3D4N :1;
[; ;pic16f1509.h: 8090: unsigned LC3G3D4T :1;
[; ;pic16f1509.h: 8091: };
[; ;pic16f1509.h: 8092: struct {
[; ;pic16f1509.h: 8093: unsigned D1N :1;
[; ;pic16f1509.h: 8094: unsigned D1T :1;
[; ;pic16f1509.h: 8095: unsigned D2N :1;
[; ;pic16f1509.h: 8096: unsigned D2T :1;
[; ;pic16f1509.h: 8097: unsigned D3N :1;
[; ;pic16f1509.h: 8098: unsigned D3T :1;
[; ;pic16f1509.h: 8099: unsigned D4N :1;
[; ;pic16f1509.h: 8100: unsigned D4T :1;
[; ;pic16f1509.h: 8101: };
[; ;pic16f1509.h: 8102: } CLC3GLS2bits_t;
[; ;pic16f1509.h: 8103: extern volatile CLC3GLS2bits_t CLC3GLS2bits @ 0xF26;
[; ;pic16f1509.h: 8188: extern volatile unsigned char CLC3GLS3 @ 0xF27;
"8190
[; ;pic16f1509.h: 8190: asm("CLC3GLS3 equ 0F27h");
[; <" CLC3GLS3 equ 0F27h ;# ">
[; ;pic16f1509.h: 8193: typedef union {
[; ;pic16f1509.h: 8194: struct {
[; ;pic16f1509.h: 8195: unsigned LC3G4D1N :1;
[; ;pic16f1509.h: 8196: unsigned LC3G4D1T :1;
[; ;pic16f1509.h: 8197: unsigned LC3G4D2N :1;
[; ;pic16f1509.h: 8198: unsigned LC3G4D2T :1;
[; ;pic16f1509.h: 8199: unsigned LC3G4D3N :1;
[; ;pic16f1509.h: 8200: unsigned LC3G4D3T :1;
[; ;pic16f1509.h: 8201: unsigned LC3G4D4N :1;
[; ;pic16f1509.h: 8202: unsigned LC3G4D4T :1;
[; ;pic16f1509.h: 8203: };
[; ;pic16f1509.h: 8204: struct {
[; ;pic16f1509.h: 8205: unsigned G4D1N :1;
[; ;pic16f1509.h: 8206: unsigned G4D1T :1;
[; ;pic16f1509.h: 8207: unsigned G4D2N :1;
[; ;pic16f1509.h: 8208: unsigned G4D2T :1;
[; ;pic16f1509.h: 8209: unsigned G4D3N :1;
[; ;pic16f1509.h: 8210: unsigned G4D3T :1;
[; ;pic16f1509.h: 8211: unsigned G4D4N :1;
[; ;pic16f1509.h: 8212: unsigned G4D4T :1;
[; ;pic16f1509.h: 8213: };
[; ;pic16f1509.h: 8214: } CLC3GLS3bits_t;
[; ;pic16f1509.h: 8215: extern volatile CLC3GLS3bits_t CLC3GLS3bits @ 0xF27;
[; ;pic16f1509.h: 8300: extern volatile unsigned char CLC4CON @ 0xF28;
"8302
[; ;pic16f1509.h: 8302: asm("CLC4CON equ 0F28h");
[; <" CLC4CON equ 0F28h ;# ">
[; ;pic16f1509.h: 8305: typedef union {
[; ;pic16f1509.h: 8306: struct {
[; ;pic16f1509.h: 8307: unsigned LC4MODE0 :1;
[; ;pic16f1509.h: 8308: unsigned LC4MODE1 :1;
[; ;pic16f1509.h: 8309: unsigned LC4MODE2 :1;
[; ;pic16f1509.h: 8310: unsigned LC4INTN :1;
[; ;pic16f1509.h: 8311: unsigned LC4INTP :1;
[; ;pic16f1509.h: 8312: unsigned LC4OUT :1;
[; ;pic16f1509.h: 8313: unsigned LC4OE :1;
[; ;pic16f1509.h: 8314: unsigned LC4EN :1;
[; ;pic16f1509.h: 8315: };
[; ;pic16f1509.h: 8316: struct {
[; ;pic16f1509.h: 8317: unsigned LCMODE0 :1;
[; ;pic16f1509.h: 8318: unsigned LCMODE1 :1;
[; ;pic16f1509.h: 8319: unsigned LCMODE2 :1;
[; ;pic16f1509.h: 8320: unsigned LCINTN :1;
[; ;pic16f1509.h: 8321: unsigned LCINTP :1;
[; ;pic16f1509.h: 8322: unsigned LCOUT :1;
[; ;pic16f1509.h: 8323: unsigned LCOE :1;
[; ;pic16f1509.h: 8324: unsigned LCEN :1;
[; ;pic16f1509.h: 8325: };
[; ;pic16f1509.h: 8326: struct {
[; ;pic16f1509.h: 8327: unsigned LC4MODE :3;
[; ;pic16f1509.h: 8328: };
[; ;pic16f1509.h: 8329: } CLC4CONbits_t;
[; ;pic16f1509.h: 8330: extern volatile CLC4CONbits_t CLC4CONbits @ 0xF28;
[; ;pic16f1509.h: 8420: extern volatile unsigned char CLC4POL @ 0xF29;
"8422
[; ;pic16f1509.h: 8422: asm("CLC4POL equ 0F29h");
[; <" CLC4POL equ 0F29h ;# ">
[; ;pic16f1509.h: 8425: typedef union {
[; ;pic16f1509.h: 8426: struct {
[; ;pic16f1509.h: 8427: unsigned LC4G1POL :1;
[; ;pic16f1509.h: 8428: unsigned LC4G2POL :1;
[; ;pic16f1509.h: 8429: unsigned LC4G3POL :1;
[; ;pic16f1509.h: 8430: unsigned LC4G4POL :1;
[; ;pic16f1509.h: 8431: unsigned :3;
[; ;pic16f1509.h: 8432: unsigned LC4POL :1;
[; ;pic16f1509.h: 8433: };
[; ;pic16f1509.h: 8434: struct {
[; ;pic16f1509.h: 8435: unsigned G1POL :1;
[; ;pic16f1509.h: 8436: unsigned G2POL :1;
[; ;pic16f1509.h: 8437: unsigned G3POL :1;
[; ;pic16f1509.h: 8438: unsigned G4POL :1;
[; ;pic16f1509.h: 8439: unsigned :3;
[; ;pic16f1509.h: 8440: unsigned POL :1;
[; ;pic16f1509.h: 8441: };
[; ;pic16f1509.h: 8442: } CLC4POLbits_t;
[; ;pic16f1509.h: 8443: extern volatile CLC4POLbits_t CLC4POLbits @ 0xF29;
[; ;pic16f1509.h: 8498: extern volatile unsigned char CLC4SEL0 @ 0xF2A;
"8500
[; ;pic16f1509.h: 8500: asm("CLC4SEL0 equ 0F2Ah");
[; <" CLC4SEL0 equ 0F2Ah ;# ">
[; ;pic16f1509.h: 8503: typedef union {
[; ;pic16f1509.h: 8504: struct {
[; ;pic16f1509.h: 8505: unsigned LC4D1S0 :1;
[; ;pic16f1509.h: 8506: unsigned LC4D1S1 :1;
[; ;pic16f1509.h: 8507: unsigned LC4D1S2 :1;
[; ;pic16f1509.h: 8508: unsigned :1;
[; ;pic16f1509.h: 8509: unsigned LC4D2S0 :1;
[; ;pic16f1509.h: 8510: unsigned LC4D2S1 :1;
[; ;pic16f1509.h: 8511: unsigned LC4D2S2 :1;
[; ;pic16f1509.h: 8512: };
[; ;pic16f1509.h: 8513: struct {
[; ;pic16f1509.h: 8514: unsigned D1S0 :1;
[; ;pic16f1509.h: 8515: unsigned D1S1 :1;
[; ;pic16f1509.h: 8516: unsigned D1S2 :1;
[; ;pic16f1509.h: 8517: unsigned :1;
[; ;pic16f1509.h: 8518: unsigned D2S0 :1;
[; ;pic16f1509.h: 8519: unsigned D2S1 :1;
[; ;pic16f1509.h: 8520: unsigned D2S2 :1;
[; ;pic16f1509.h: 8521: };
[; ;pic16f1509.h: 8522: struct {
[; ;pic16f1509.h: 8523: unsigned LC4D1S :3;
[; ;pic16f1509.h: 8524: unsigned :1;
[; ;pic16f1509.h: 8525: unsigned LC4D2S :3;
[; ;pic16f1509.h: 8526: };
[; ;pic16f1509.h: 8527: } CLC4SEL0bits_t;
[; ;pic16f1509.h: 8528: extern volatile CLC4SEL0bits_t CLC4SEL0bits @ 0xF2A;
[; ;pic16f1509.h: 8603: extern volatile unsigned char CLC4SEL1 @ 0xF2B;
"8605
[; ;pic16f1509.h: 8605: asm("CLC4SEL1 equ 0F2Bh");
[; <" CLC4SEL1 equ 0F2Bh ;# ">
[; ;pic16f1509.h: 8608: typedef union {
[; ;pic16f1509.h: 8609: struct {
[; ;pic16f1509.h: 8610: unsigned LC4D3S0 :1;
[; ;pic16f1509.h: 8611: unsigned LC4D3S1 :1;
[; ;pic16f1509.h: 8612: unsigned LC4D3S2 :1;
[; ;pic16f1509.h: 8613: unsigned :1;
[; ;pic16f1509.h: 8614: unsigned LC4D4S0 :1;
[; ;pic16f1509.h: 8615: unsigned LC4D4S1 :1;
[; ;pic16f1509.h: 8616: unsigned LC4D4S2 :1;
[; ;pic16f1509.h: 8617: };
[; ;pic16f1509.h: 8618: struct {
[; ;pic16f1509.h: 8619: unsigned D3S0 :1;
[; ;pic16f1509.h: 8620: unsigned D3S1 :1;
[; ;pic16f1509.h: 8621: unsigned D3S2 :1;
[; ;pic16f1509.h: 8622: unsigned :1;
[; ;pic16f1509.h: 8623: unsigned D4S0 :1;
[; ;pic16f1509.h: 8624: unsigned D4S1 :1;
[; ;pic16f1509.h: 8625: unsigned D4S2 :1;
[; ;pic16f1509.h: 8626: };
[; ;pic16f1509.h: 8627: struct {
[; ;pic16f1509.h: 8628: unsigned LC4D3S :3;
[; ;pic16f1509.h: 8629: unsigned :1;
[; ;pic16f1509.h: 8630: unsigned LC4D4S :3;
[; ;pic16f1509.h: 8631: };
[; ;pic16f1509.h: 8632: } CLC4SEL1bits_t;
[; ;pic16f1509.h: 8633: extern volatile CLC4SEL1bits_t CLC4SEL1bits @ 0xF2B;
[; ;pic16f1509.h: 8708: extern volatile unsigned char CLC4GLS0 @ 0xF2C;
"8710
[; ;pic16f1509.h: 8710: asm("CLC4GLS0 equ 0F2Ch");
[; <" CLC4GLS0 equ 0F2Ch ;# ">
[; ;pic16f1509.h: 8713: typedef union {
[; ;pic16f1509.h: 8714: struct {
[; ;pic16f1509.h: 8715: unsigned LC4G1D1N :1;
[; ;pic16f1509.h: 8716: unsigned LC4G1D1T :1;
[; ;pic16f1509.h: 8717: unsigned LC4G1D2N :1;
[; ;pic16f1509.h: 8718: unsigned LC4G1D2T :1;
[; ;pic16f1509.h: 8719: unsigned LC4G1D3N :1;
[; ;pic16f1509.h: 8720: unsigned LC4G1D3T :1;
[; ;pic16f1509.h: 8721: unsigned LC4G1D4N :1;
[; ;pic16f1509.h: 8722: unsigned LC4G1D4T :1;
[; ;pic16f1509.h: 8723: };
[; ;pic16f1509.h: 8724: struct {
[; ;pic16f1509.h: 8725: unsigned D1N :1;
[; ;pic16f1509.h: 8726: unsigned D1T :1;
[; ;pic16f1509.h: 8727: unsigned D2N :1;
[; ;pic16f1509.h: 8728: unsigned D2T :1;
[; ;pic16f1509.h: 8729: unsigned D3N :1;
[; ;pic16f1509.h: 8730: unsigned D3T :1;
[; ;pic16f1509.h: 8731: unsigned D4N :1;
[; ;pic16f1509.h: 8732: unsigned D4T :1;
[; ;pic16f1509.h: 8733: };
[; ;pic16f1509.h: 8734: } CLC4GLS0bits_t;
[; ;pic16f1509.h: 8735: extern volatile CLC4GLS0bits_t CLC4GLS0bits @ 0xF2C;
[; ;pic16f1509.h: 8820: extern volatile unsigned char CLC4GLS1 @ 0xF2D;
"8822
[; ;pic16f1509.h: 8822: asm("CLC4GLS1 equ 0F2Dh");
[; <" CLC4GLS1 equ 0F2Dh ;# ">
[; ;pic16f1509.h: 8825: typedef union {
[; ;pic16f1509.h: 8826: struct {
[; ;pic16f1509.h: 8827: unsigned LC4G2D1N :1;
[; ;pic16f1509.h: 8828: unsigned LC4G2D1T :1;
[; ;pic16f1509.h: 8829: unsigned LC4G2D2N :1;
[; ;pic16f1509.h: 8830: unsigned LC4G2D2T :1;
[; ;pic16f1509.h: 8831: unsigned LC4G2D3N :1;
[; ;pic16f1509.h: 8832: unsigned LC4G2D3T :1;
[; ;pic16f1509.h: 8833: unsigned LC4G2D4N :1;
[; ;pic16f1509.h: 8834: unsigned LC4G2D4T :1;
[; ;pic16f1509.h: 8835: };
[; ;pic16f1509.h: 8836: struct {
[; ;pic16f1509.h: 8837: unsigned D1N :1;
[; ;pic16f1509.h: 8838: unsigned D1T :1;
[; ;pic16f1509.h: 8839: unsigned D2N :1;
[; ;pic16f1509.h: 8840: unsigned D2T :1;
[; ;pic16f1509.h: 8841: unsigned D3N :1;
[; ;pic16f1509.h: 8842: unsigned D3T :1;
[; ;pic16f1509.h: 8843: unsigned D4N :1;
[; ;pic16f1509.h: 8844: unsigned D4T :1;
[; ;pic16f1509.h: 8845: };
[; ;pic16f1509.h: 8846: } CLC4GLS1bits_t;
[; ;pic16f1509.h: 8847: extern volatile CLC4GLS1bits_t CLC4GLS1bits @ 0xF2D;
[; ;pic16f1509.h: 8932: extern volatile unsigned char CLC4GLS2 @ 0xF2E;
"8934
[; ;pic16f1509.h: 8934: asm("CLC4GLS2 equ 0F2Eh");
[; <" CLC4GLS2 equ 0F2Eh ;# ">
[; ;pic16f1509.h: 8937: typedef union {
[; ;pic16f1509.h: 8938: struct {
[; ;pic16f1509.h: 8939: unsigned LC4G3D1N :1;
[; ;pic16f1509.h: 8940: unsigned LC4G3D1T :1;
[; ;pic16f1509.h: 8941: unsigned LC4G3D2N :1;
[; ;pic16f1509.h: 8942: unsigned LC4G3D2T :1;
[; ;pic16f1509.h: 8943: unsigned LC4G3D3N :1;
[; ;pic16f1509.h: 8944: unsigned LC4G3D3T :1;
[; ;pic16f1509.h: 8945: unsigned LC4G3D4N :1;
[; ;pic16f1509.h: 8946: unsigned LC4G3D4T :1;
[; ;pic16f1509.h: 8947: };
[; ;pic16f1509.h: 8948: struct {
[; ;pic16f1509.h: 8949: unsigned D1N :1;
[; ;pic16f1509.h: 8950: unsigned D1T :1;
[; ;pic16f1509.h: 8951: unsigned D2N :1;
[; ;pic16f1509.h: 8952: unsigned D2T :1;
[; ;pic16f1509.h: 8953: unsigned D3N :1;
[; ;pic16f1509.h: 8954: unsigned D3T :1;
[; ;pic16f1509.h: 8955: unsigned D4N :1;
[; ;pic16f1509.h: 8956: unsigned D4T :1;
[; ;pic16f1509.h: 8957: };
[; ;pic16f1509.h: 8958: } CLC4GLS2bits_t;
[; ;pic16f1509.h: 8959: extern volatile CLC4GLS2bits_t CLC4GLS2bits @ 0xF2E;
[; ;pic16f1509.h: 9044: extern volatile unsigned char CLC4GLS3 @ 0xF2F;
"9046
[; ;pic16f1509.h: 9046: asm("CLC4GLS3 equ 0F2Fh");
[; <" CLC4GLS3 equ 0F2Fh ;# ">
[; ;pic16f1509.h: 9049: typedef union {
[; ;pic16f1509.h: 9050: struct {
[; ;pic16f1509.h: 9051: unsigned LC4G4D1N :1;
[; ;pic16f1509.h: 9052: unsigned LC4G4D1T :1;
[; ;pic16f1509.h: 9053: unsigned LC4G4D2N :1;
[; ;pic16f1509.h: 9054: unsigned LC4G4D2T :1;
[; ;pic16f1509.h: 9055: unsigned LC4G4D3N :1;
[; ;pic16f1509.h: 9056: unsigned LC4G4D3T :1;
[; ;pic16f1509.h: 9057: unsigned LC4G4D4N :1;
[; ;pic16f1509.h: 9058: unsigned LC4G4D4T :1;
[; ;pic16f1509.h: 9059: };
[; ;pic16f1509.h: 9060: struct {
[; ;pic16f1509.h: 9061: unsigned G4D1N :1;
[; ;pic16f1509.h: 9062: unsigned G4D1T :1;
[; ;pic16f1509.h: 9063: unsigned G4D2N :1;
[; ;pic16f1509.h: 9064: unsigned G4D2T :1;
[; ;pic16f1509.h: 9065: unsigned G4D3N :1;
[; ;pic16f1509.h: 9066: unsigned G4D3T :1;
[; ;pic16f1509.h: 9067: unsigned G4D4N :1;
[; ;pic16f1509.h: 9068: unsigned G4D4T :1;
[; ;pic16f1509.h: 9069: };
[; ;pic16f1509.h: 9070: } CLC4GLS3bits_t;
[; ;pic16f1509.h: 9071: extern volatile CLC4GLS3bits_t CLC4GLS3bits @ 0xF2F;
[; ;pic16f1509.h: 9156: extern volatile unsigned char ICDIO @ 0xF8C;
"9158
[; ;pic16f1509.h: 9158: asm("ICDIO equ 0F8Ch");
[; <" ICDIO equ 0F8Ch ;# ">
[; ;pic16f1509.h: 9161: typedef union {
[; ;pic16f1509.h: 9162: struct {
[; ;pic16f1509.h: 9163: unsigned :2;
[; ;pic16f1509.h: 9164: unsigned TRIS_ICDCLK :1;
[; ;pic16f1509.h: 9165: unsigned TRIS_ICDDAT :1;
[; ;pic16f1509.h: 9166: unsigned LAT_ICDCLK :1;
[; ;pic16f1509.h: 9167: unsigned LAT_ICDDAT :1;
[; ;pic16f1509.h: 9168: unsigned PORT_ICDCLK :1;
[; ;pic16f1509.h: 9169: unsigned PORT_ICDDAT :1;
[; ;pic16f1509.h: 9170: };
[; ;pic16f1509.h: 9171: } ICDIObits_t;
[; ;pic16f1509.h: 9172: extern volatile ICDIObits_t ICDIObits @ 0xF8C;
[; ;pic16f1509.h: 9207: extern volatile unsigned char ICDCON0 @ 0xF8D;
"9209
[; ;pic16f1509.h: 9209: asm("ICDCON0 equ 0F8Dh");
[; <" ICDCON0 equ 0F8Dh ;# ">
[; ;pic16f1509.h: 9212: typedef union {
[; ;pic16f1509.h: 9213: struct {
[; ;pic16f1509.h: 9214: unsigned RSTVEC :1;
[; ;pic16f1509.h: 9215: unsigned :2;
[; ;pic16f1509.h: 9216: unsigned DBGINEX :1;
[; ;pic16f1509.h: 9217: unsigned :1;
[; ;pic16f1509.h: 9218: unsigned SSTEP :1;
[; ;pic16f1509.h: 9219: unsigned FREEZ :1;
[; ;pic16f1509.h: 9220: unsigned INBUG :1;
[; ;pic16f1509.h: 9221: };
[; ;pic16f1509.h: 9222: } ICDCON0bits_t;
[; ;pic16f1509.h: 9223: extern volatile ICDCON0bits_t ICDCON0bits @ 0xF8D;
[; ;pic16f1509.h: 9253: extern volatile unsigned char ICDSTAT @ 0xF91;
"9255
[; ;pic16f1509.h: 9255: asm("ICDSTAT equ 0F91h");
[; <" ICDSTAT equ 0F91h ;# ">
[; ;pic16f1509.h: 9258: typedef union {
[; ;pic16f1509.h: 9259: struct {
[; ;pic16f1509.h: 9260: unsigned :1;
[; ;pic16f1509.h: 9261: unsigned USRHLTF :1;
[; ;pic16f1509.h: 9262: unsigned :4;
[; ;pic16f1509.h: 9263: unsigned TRP0HLTF :1;
[; ;pic16f1509.h: 9264: unsigned TRP1HLTF :1;
[; ;pic16f1509.h: 9265: };
[; ;pic16f1509.h: 9266: } ICDSTATbits_t;
[; ;pic16f1509.h: 9267: extern volatile ICDSTATbits_t ICDSTATbits @ 0xF91;
[; ;pic16f1509.h: 9287: extern volatile unsigned char DEVSEL @ 0xF95;
"9289
[; ;pic16f1509.h: 9289: asm("DEVSEL equ 0F95h");
[; <" DEVSEL equ 0F95h ;# ">
[; ;pic16f1509.h: 9292: typedef union {
[; ;pic16f1509.h: 9293: struct {
[; ;pic16f1509.h: 9294: unsigned DEVSEL0 :1;
[; ;pic16f1509.h: 9295: unsigned DEVSEL1 :1;
[; ;pic16f1509.h: 9296: unsigned DEVSEL2 :1;
[; ;pic16f1509.h: 9297: };
[; ;pic16f1509.h: 9298: } DEVSELbits_t;
[; ;pic16f1509.h: 9299: extern volatile DEVSELbits_t DEVSELbits @ 0xF95;
[; ;pic16f1509.h: 9319: extern volatile unsigned char ICDINSTL @ 0xF96;
"9321
[; ;pic16f1509.h: 9321: asm("ICDINSTL equ 0F96h");
[; <" ICDINSTL equ 0F96h ;# ">
[; ;pic16f1509.h: 9324: typedef union {
[; ;pic16f1509.h: 9325: struct {
[; ;pic16f1509.h: 9326: unsigned DBGIN0 :1;
[; ;pic16f1509.h: 9327: unsigned DBGIN1 :1;
[; ;pic16f1509.h: 9328: unsigned DBGIN2 :1;
[; ;pic16f1509.h: 9329: unsigned DBGIN3 :1;
[; ;pic16f1509.h: 9330: unsigned DBGIN4 :1;
[; ;pic16f1509.h: 9331: unsigned DBGIN5 :1;
[; ;pic16f1509.h: 9332: unsigned DBGIN6 :1;
[; ;pic16f1509.h: 9333: unsigned DBGIN7 :1;
[; ;pic16f1509.h: 9334: };
[; ;pic16f1509.h: 9335: } ICDINSTLbits_t;
[; ;pic16f1509.h: 9336: extern volatile ICDINSTLbits_t ICDINSTLbits @ 0xF96;
[; ;pic16f1509.h: 9381: extern volatile unsigned char ICDINSTH @ 0xF97;
"9383
[; ;pic16f1509.h: 9383: asm("ICDINSTH equ 0F97h");
[; <" ICDINSTH equ 0F97h ;# ">
[; ;pic16f1509.h: 9386: typedef union {
[; ;pic16f1509.h: 9387: struct {
[; ;pic16f1509.h: 9388: unsigned DBGIN8 :1;
[; ;pic16f1509.h: 9389: unsigned DBGIN9 :1;
[; ;pic16f1509.h: 9390: unsigned DBGIN10 :1;
[; ;pic16f1509.h: 9391: unsigned DBGIN11 :1;
[; ;pic16f1509.h: 9392: unsigned DBGIN12 :1;
[; ;pic16f1509.h: 9393: unsigned DBGIN13 :1;
[; ;pic16f1509.h: 9394: };
[; ;pic16f1509.h: 9395: } ICDINSTHbits_t;
[; ;pic16f1509.h: 9396: extern volatile ICDINSTHbits_t ICDINSTHbits @ 0xF97;
[; ;pic16f1509.h: 9431: extern volatile unsigned char ICDBK0CON @ 0xF9C;
"9433
[; ;pic16f1509.h: 9433: asm("ICDBK0CON equ 0F9Ch");
[; <" ICDBK0CON equ 0F9Ch ;# ">
[; ;pic16f1509.h: 9436: typedef union {
[; ;pic16f1509.h: 9437: struct {
[; ;pic16f1509.h: 9438: unsigned BKHLT :1;
[; ;pic16f1509.h: 9439: unsigned :6;
[; ;pic16f1509.h: 9440: unsigned BKEN :1;
[; ;pic16f1509.h: 9441: };
[; ;pic16f1509.h: 9442: } ICDBK0CONbits_t;
[; ;pic16f1509.h: 9443: extern volatile ICDBK0CONbits_t ICDBK0CONbits @ 0xF9C;
[; ;pic16f1509.h: 9458: extern volatile unsigned char ICDBK0L @ 0xF9D;
"9460
[; ;pic16f1509.h: 9460: asm("ICDBK0L equ 0F9Dh");
[; <" ICDBK0L equ 0F9Dh ;# ">
[; ;pic16f1509.h: 9463: typedef union {
[; ;pic16f1509.h: 9464: struct {
[; ;pic16f1509.h: 9465: unsigned BKA0 :1;
[; ;pic16f1509.h: 9466: unsigned BKA1 :1;
[; ;pic16f1509.h: 9467: unsigned BKA2 :1;
[; ;pic16f1509.h: 9468: unsigned BKA3 :1;
[; ;pic16f1509.h: 9469: unsigned BKA4 :1;
[; ;pic16f1509.h: 9470: unsigned BKA5 :1;
[; ;pic16f1509.h: 9471: unsigned BKA6 :1;
[; ;pic16f1509.h: 9472: unsigned BKA7 :1;
[; ;pic16f1509.h: 9473: };
[; ;pic16f1509.h: 9474: } ICDBK0Lbits_t;
[; ;pic16f1509.h: 9475: extern volatile ICDBK0Lbits_t ICDBK0Lbits @ 0xF9D;
[; ;pic16f1509.h: 9520: extern volatile unsigned char ICDBK0H @ 0xF9E;
"9522
[; ;pic16f1509.h: 9522: asm("ICDBK0H equ 0F9Eh");
[; <" ICDBK0H equ 0F9Eh ;# ">
[; ;pic16f1509.h: 9525: typedef union {
[; ;pic16f1509.h: 9526: struct {
[; ;pic16f1509.h: 9527: unsigned BKA8 :1;
[; ;pic16f1509.h: 9528: unsigned BKA9 :1;
[; ;pic16f1509.h: 9529: unsigned BKA10 :1;
[; ;pic16f1509.h: 9530: unsigned BKA11 :1;
[; ;pic16f1509.h: 9531: unsigned BKA12 :1;
[; ;pic16f1509.h: 9532: unsigned BKA13 :1;
[; ;pic16f1509.h: 9533: unsigned BKA14 :1;
[; ;pic16f1509.h: 9534: };
[; ;pic16f1509.h: 9535: } ICDBK0Hbits_t;
[; ;pic16f1509.h: 9536: extern volatile ICDBK0Hbits_t ICDBK0Hbits @ 0xF9E;
[; ;pic16f1509.h: 9576: extern volatile unsigned char BSRICDSHAD @ 0xFE3;
"9578
[; ;pic16f1509.h: 9578: asm("BSRICDSHAD equ 0FE3h");
[; <" BSRICDSHAD equ 0FE3h ;# ">
[; ;pic16f1509.h: 9581: typedef union {
[; ;pic16f1509.h: 9582: struct {
[; ;pic16f1509.h: 9583: unsigned BSR_ICDSHAD :5;
[; ;pic16f1509.h: 9584: };
[; ;pic16f1509.h: 9585: } BSRICDSHADbits_t;
[; ;pic16f1509.h: 9586: extern volatile BSRICDSHADbits_t BSRICDSHADbits @ 0xFE3;
[; ;pic16f1509.h: 9596: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"9598
[; ;pic16f1509.h: 9598: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1509.h: 9601: typedef union {
[; ;pic16f1509.h: 9602: struct {
[; ;pic16f1509.h: 9603: unsigned C_SHAD :1;
[; ;pic16f1509.h: 9604: unsigned DC_SHAD :1;
[; ;pic16f1509.h: 9605: unsigned Z_SHAD :1;
[; ;pic16f1509.h: 9606: };
[; ;pic16f1509.h: 9607: } STATUS_SHADbits_t;
[; ;pic16f1509.h: 9608: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1509.h: 9628: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"9630
[; ;pic16f1509.h: 9630: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1509.h: 9633: typedef union {
[; ;pic16f1509.h: 9634: struct {
[; ;pic16f1509.h: 9635: unsigned WREG_SHAD :8;
[; ;pic16f1509.h: 9636: };
[; ;pic16f1509.h: 9637: } WREG_SHADbits_t;
[; ;pic16f1509.h: 9638: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1509.h: 9648: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"9650
[; ;pic16f1509.h: 9650: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1509.h: 9653: typedef union {
[; ;pic16f1509.h: 9654: struct {
[; ;pic16f1509.h: 9655: unsigned BSR_SHAD :5;
[; ;pic16f1509.h: 9656: };
[; ;pic16f1509.h: 9657: } BSR_SHADbits_t;
[; ;pic16f1509.h: 9658: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1509.h: 9668: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"9670
[; ;pic16f1509.h: 9670: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1509.h: 9673: typedef union {
[; ;pic16f1509.h: 9674: struct {
[; ;pic16f1509.h: 9675: unsigned PCLATH_SHAD :7;
[; ;pic16f1509.h: 9676: };
[; ;pic16f1509.h: 9677: } PCLATH_SHADbits_t;
[; ;pic16f1509.h: 9678: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1509.h: 9688: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"9690
[; ;pic16f1509.h: 9690: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1509.h: 9693: typedef union {
[; ;pic16f1509.h: 9694: struct {
[; ;pic16f1509.h: 9695: unsigned FSR0L_SHAD :8;
[; ;pic16f1509.h: 9696: };
[; ;pic16f1509.h: 9697: } FSR0L_SHADbits_t;
[; ;pic16f1509.h: 9698: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1509.h: 9708: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"9710
[; ;pic16f1509.h: 9710: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1509.h: 9713: typedef union {
[; ;pic16f1509.h: 9714: struct {
[; ;pic16f1509.h: 9715: unsigned FSR0H_SHAD :8;
[; ;pic16f1509.h: 9716: };
[; ;pic16f1509.h: 9717: } FSR0H_SHADbits_t;
[; ;pic16f1509.h: 9718: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1509.h: 9728: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"9730
[; ;pic16f1509.h: 9730: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1509.h: 9733: typedef union {
[; ;pic16f1509.h: 9734: struct {
[; ;pic16f1509.h: 9735: unsigned FSR1L_SHAD :8;
[; ;pic16f1509.h: 9736: };
[; ;pic16f1509.h: 9737: } FSR1L_SHADbits_t;
[; ;pic16f1509.h: 9738: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1509.h: 9748: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"9750
[; ;pic16f1509.h: 9750: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1509.h: 9753: typedef union {
[; ;pic16f1509.h: 9754: struct {
[; ;pic16f1509.h: 9755: unsigned FSR1H_SHAD :8;
[; ;pic16f1509.h: 9756: };
[; ;pic16f1509.h: 9757: } FSR1H_SHADbits_t;
[; ;pic16f1509.h: 9758: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1509.h: 9768: extern volatile unsigned char STKPTR @ 0xFED;
"9770
[; ;pic16f1509.h: 9770: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1509.h: 9773: typedef union {
[; ;pic16f1509.h: 9774: struct {
[; ;pic16f1509.h: 9775: unsigned STKPTR :5;
[; ;pic16f1509.h: 9776: };
[; ;pic16f1509.h: 9777: } STKPTRbits_t;
[; ;pic16f1509.h: 9778: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1509.h: 9788: extern volatile unsigned char TOSL @ 0xFEE;
"9790
[; ;pic16f1509.h: 9790: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1509.h: 9793: typedef union {
[; ;pic16f1509.h: 9794: struct {
[; ;pic16f1509.h: 9795: unsigned TOSL :8;
[; ;pic16f1509.h: 9796: };
[; ;pic16f1509.h: 9797: } TOSLbits_t;
[; ;pic16f1509.h: 9798: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1509.h: 9808: extern volatile unsigned char TOSH @ 0xFEF;
"9810
[; ;pic16f1509.h: 9810: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1509.h: 9813: typedef union {
[; ;pic16f1509.h: 9814: struct {
[; ;pic16f1509.h: 9815: unsigned TOSH :7;
[; ;pic16f1509.h: 9816: };
[; ;pic16f1509.h: 9817: } TOSHbits_t;
[; ;pic16f1509.h: 9818: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1509.h: 9833: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic16f1509.h: 9835: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic16f1509.h: 9837: extern volatile __bit ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic16f1509.h: 9839: extern volatile __bit ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic16f1509.h: 9841: extern volatile __bit ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic16f1509.h: 9843: extern volatile __bit ACKTIM @ (((unsigned) &SSP1CON3)*8) + 7;
[; ;pic16f1509.h: 9845: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic16f1509.h: 9847: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1509.h: 9849: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1509.h: 9851: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1509.h: 9853: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1509.h: 9855: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1509.h: 9857: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1509.h: 9859: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1509.h: 9861: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1509.h: 9863: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1509.h: 9865: extern volatile __bit AHEN @ (((unsigned) &SSP1CON3)*8) + 1;
[; ;pic16f1509.h: 9867: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1509.h: 9869: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1509.h: 9871: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1509.h: 9873: extern volatile __bit ANSA4 @ (((unsigned) &ANSELA)*8) + 4;
[; ;pic16f1509.h: 9875: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1509.h: 9877: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1509.h: 9879: extern volatile __bit ANSC0 @ (((unsigned) &ANSELC)*8) + 0;
[; ;pic16f1509.h: 9881: extern volatile __bit ANSC1 @ (((unsigned) &ANSELC)*8) + 1;
[; ;pic16f1509.h: 9883: extern volatile __bit ANSC2 @ (((unsigned) &ANSELC)*8) + 2;
[; ;pic16f1509.h: 9885: extern volatile __bit ANSC3 @ (((unsigned) &ANSELC)*8) + 3;
[; ;pic16f1509.h: 9887: extern volatile __bit ANSC6 @ (((unsigned) &ANSELC)*8) + 6;
[; ;pic16f1509.h: 9889: extern volatile __bit ANSC7 @ (((unsigned) &ANSELC)*8) + 7;
[; ;pic16f1509.h: 9891: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1509.h: 9893: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1509.h: 9895: extern volatile __bit BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic16f1509.h: 9897: extern volatile __bit BKA0 @ (((unsigned) &ICDBK0L)*8) + 0;
[; ;pic16f1509.h: 9899: extern volatile __bit BKA1 @ (((unsigned) &ICDBK0L)*8) + 1;
[; ;pic16f1509.h: 9901: extern volatile __bit BKA10 @ (((unsigned) &ICDBK0H)*8) + 2;
[; ;pic16f1509.h: 9903: extern volatile __bit BKA11 @ (((unsigned) &ICDBK0H)*8) + 3;
[; ;pic16f1509.h: 9905: extern volatile __bit BKA12 @ (((unsigned) &ICDBK0H)*8) + 4;
[; ;pic16f1509.h: 9907: extern volatile __bit BKA13 @ (((unsigned) &ICDBK0H)*8) + 5;
[; ;pic16f1509.h: 9909: extern volatile __bit BKA14 @ (((unsigned) &ICDBK0H)*8) + 6;
[; ;pic16f1509.h: 9911: extern volatile __bit BKA2 @ (((unsigned) &ICDBK0L)*8) + 2;
[; ;pic16f1509.h: 9913: extern volatile __bit BKA3 @ (((unsigned) &ICDBK0L)*8) + 3;
[; ;pic16f1509.h: 9915: extern volatile __bit BKA4 @ (((unsigned) &ICDBK0L)*8) + 4;
[; ;pic16f1509.h: 9917: extern volatile __bit BKA5 @ (((unsigned) &ICDBK0L)*8) + 5;
[; ;pic16f1509.h: 9919: extern volatile __bit BKA6 @ (((unsigned) &ICDBK0L)*8) + 6;
[; ;pic16f1509.h: 9921: extern volatile __bit BKA7 @ (((unsigned) &ICDBK0L)*8) + 7;
[; ;pic16f1509.h: 9923: extern volatile __bit BKA8 @ (((unsigned) &ICDBK0H)*8) + 0;
[; ;pic16f1509.h: 9925: extern volatile __bit BKA9 @ (((unsigned) &ICDBK0H)*8) + 1;
[; ;pic16f1509.h: 9927: extern volatile __bit BKEN @ (((unsigned) &ICDBK0CON)*8) + 7;
[; ;pic16f1509.h: 9929: extern volatile __bit BKHLT @ (((unsigned) &ICDBK0CON)*8) + 0;
[; ;pic16f1509.h: 9931: extern volatile __bit BOEN @ (((unsigned) &SSP1CON3)*8) + 4;
[; ;pic16f1509.h: 9933: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1509.h: 9935: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1509.h: 9937: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic16f1509.h: 9939: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic16f1509.h: 9941: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1509.h: 9943: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1509.h: 9945: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1509.h: 9947: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1509.h: 9949: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1509.h: 9951: extern volatile __bit C1HYS @ (((unsigned) &CM1CON0)*8) + 1;
[; ;pic16f1509.h: 9953: extern volatile __bit C1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1509.h: 9955: extern volatile __bit C1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1509.h: 9957: extern volatile __bit C1INTN @ (((unsigned) &CM1CON1)*8) + 6;
[; ;pic16f1509.h: 9959: extern volatile __bit C1INTP @ (((unsigned) &CM1CON1)*8) + 7;
[; ;pic16f1509.h: 9961: extern volatile __bit C1NCH0 @ (((unsigned) &CM1CON1)*8) + 0;
[; ;pic16f1509.h: 9963: extern volatile __bit C1NCH1 @ (((unsigned) &CM1CON1)*8) + 1;
[; ;pic16f1509.h: 9965: extern volatile __bit C1NCH2 @ (((unsigned) &CM1CON1)*8) + 2;
[; ;pic16f1509.h: 9967: extern volatile __bit C1OE @ (((unsigned) &CM1CON0)*8) + 5;
[; ;pic16f1509.h: 9969: extern volatile __bit C1ON @ (((unsigned) &CM1CON0)*8) + 7;
[; ;pic16f1509.h: 9971: extern volatile __bit C1OUT @ (((unsigned) &CM1CON0)*8) + 6;
[; ;pic16f1509.h: 9973: extern volatile __bit C1PCH0 @ (((unsigned) &CM1CON1)*8) + 4;
[; ;pic16f1509.h: 9975: extern volatile __bit C1PCH1 @ (((unsigned) &CM1CON1)*8) + 5;
[; ;pic16f1509.h: 9977: extern volatile __bit C1POL @ (((unsigned) &CM1CON0)*8) + 4;
[; ;pic16f1509.h: 9979: extern volatile __bit C1SP @ (((unsigned) &CM1CON0)*8) + 2;
[; ;pic16f1509.h: 9981: extern volatile __bit C1SYNC @ (((unsigned) &CM1CON0)*8) + 0;
[; ;pic16f1509.h: 9983: extern volatile __bit C2HYS @ (((unsigned) &CM2CON0)*8) + 1;
[; ;pic16f1509.h: 9985: extern volatile __bit C2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1509.h: 9987: extern volatile __bit C2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1509.h: 9989: extern volatile __bit C2INTN @ (((unsigned) &CM2CON1)*8) + 6;
[; ;pic16f1509.h: 9991: extern volatile __bit C2INTP @ (((unsigned) &CM2CON1)*8) + 7;
[; ;pic16f1509.h: 9993: extern volatile __bit C2NCH0 @ (((unsigned) &CM2CON1)*8) + 0;
[; ;pic16f1509.h: 9995: extern volatile __bit C2NCH1 @ (((unsigned) &CM2CON1)*8) + 1;
[; ;pic16f1509.h: 9997: extern volatile __bit C2NCH2 @ (((unsigned) &CM2CON1)*8) + 2;
[; ;pic16f1509.h: 9999: extern volatile __bit C2OE @ (((unsigned) &CM2CON0)*8) + 5;
[; ;pic16f1509.h: 10001: extern volatile __bit C2ON @ (((unsigned) &CM2CON0)*8) + 7;
[; ;pic16f1509.h: 10003: extern volatile __bit C2OUT @ (((unsigned) &CM2CON0)*8) + 6;
[; ;pic16f1509.h: 10005: extern volatile __bit C2PCH0 @ (((unsigned) &CM2CON1)*8) + 4;
[; ;pic16f1509.h: 10007: extern volatile __bit C2PCH1 @ (((unsigned) &CM2CON1)*8) + 5;
[; ;pic16f1509.h: 10009: extern volatile __bit C2POL @ (((unsigned) &CM2CON0)*8) + 4;
[; ;pic16f1509.h: 10011: extern volatile __bit C2SP @ (((unsigned) &CM2CON0)*8) + 2;
[; ;pic16f1509.h: 10013: extern volatile __bit C2SYNC @ (((unsigned) &CM2CON0)*8) + 0;
[; ;pic16f1509.h: 10015: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1509.h: 10017: extern volatile __bit CDAFVR0 @ (((unsigned) &FVRCON)*8) + 2;
[; ;pic16f1509.h: 10019: extern volatile __bit CDAFVR1 @ (((unsigned) &FVRCON)*8) + 3;
[; ;pic16f1509.h: 10021: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1509.h: 10023: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1509.h: 10025: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1509.h: 10027: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1509.h: 10029: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1509.h: 10031: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1509.h: 10033: extern volatile __bit CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic16f1509.h: 10035: extern volatile __bit CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic16f1509.h: 10037: extern volatile __bit CLC1IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1509.h: 10039: extern volatile __bit CLC1IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1509.h: 10041: extern volatile __bit CLC1SEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic16f1509.h: 10043: extern volatile __bit CLC2IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1509.h: 10045: extern volatile __bit CLC2IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1509.h: 10047: extern volatile __bit CLC3IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic16f1509.h: 10049: extern volatile __bit CLC3IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic16f1509.h: 10051: extern volatile __bit CLC4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16f1509.h: 10053: extern volatile __bit CLC4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16f1509.h: 10055: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic16f1509.h: 10057: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic16f1509.h: 10059: extern volatile __bit CWG1DBF0 @ (((unsigned) &CWG1DBF)*8) + 0;
[; ;pic16f1509.h: 10061: extern volatile __bit CWG1DBF1 @ (((unsigned) &CWG1DBF)*8) + 1;
[; ;pic16f1509.h: 10063: extern volatile __bit CWG1DBF2 @ (((unsigned) &CWG1DBF)*8) + 2;
[; ;pic16f1509.h: 10065: extern volatile __bit CWG1DBF3 @ (((unsigned) &CWG1DBF)*8) + 3;
[; ;pic16f1509.h: 10067: extern volatile __bit CWG1DBF4 @ (((unsigned) &CWG1DBF)*8) + 4;
[; ;pic16f1509.h: 10069: extern volatile __bit CWG1DBF5 @ (((unsigned) &CWG1DBF)*8) + 5;
[; ;pic16f1509.h: 10071: extern volatile __bit CWG1DBR0 @ (((unsigned) &CWG1DBR)*8) + 0;
[; ;pic16f1509.h: 10073: extern volatile __bit CWG1DBR1 @ (((unsigned) &CWG1DBR)*8) + 1;
[; ;pic16f1509.h: 10075: extern volatile __bit CWG1DBR2 @ (((unsigned) &CWG1DBR)*8) + 2;
[; ;pic16f1509.h: 10077: extern volatile __bit CWG1DBR3 @ (((unsigned) &CWG1DBR)*8) + 3;
[; ;pic16f1509.h: 10079: extern volatile __bit CWG1DBR4 @ (((unsigned) &CWG1DBR)*8) + 4;
[; ;pic16f1509.h: 10081: extern volatile __bit CWG1DBR5 @ (((unsigned) &CWG1DBR)*8) + 5;
[; ;pic16f1509.h: 10083: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1509.h: 10085: extern volatile __bit DACEN @ (((unsigned) &DACCON0)*8) + 7;
[; ;pic16f1509.h: 10087: extern volatile __bit DACOE1 @ (((unsigned) &DACCON0)*8) + 5;
[; ;pic16f1509.h: 10089: extern volatile __bit DACOE2 @ (((unsigned) &DACCON0)*8) + 4;
[; ;pic16f1509.h: 10091: extern volatile __bit DACPSS @ (((unsigned) &DACCON0)*8) + 2;
[; ;pic16f1509.h: 10093: extern volatile __bit DACR0 @ (((unsigned) &DACCON1)*8) + 0;
[; ;pic16f1509.h: 10095: extern volatile __bit DACR1 @ (((unsigned) &DACCON1)*8) + 1;
[; ;pic16f1509.h: 10097: extern volatile __bit DACR2 @ (((unsigned) &DACCON1)*8) + 2;
[; ;pic16f1509.h: 10099: extern volatile __bit DACR3 @ (((unsigned) &DACCON1)*8) + 3;
[; ;pic16f1509.h: 10101: extern volatile __bit DACR4 @ (((unsigned) &DACCON1)*8) + 4;
[; ;pic16f1509.h: 10103: extern volatile __bit DBGIN0 @ (((unsigned) &ICDINSTL)*8) + 0;
[; ;pic16f1509.h: 10105: extern volatile __bit DBGIN1 @ (((unsigned) &ICDINSTL)*8) + 1;
[; ;pic16f1509.h: 10107: extern volatile __bit DBGIN10 @ (((unsigned) &ICDINSTH)*8) + 2;
[; ;pic16f1509.h: 10109: extern volatile __bit DBGIN11 @ (((unsigned) &ICDINSTH)*8) + 3;
[; ;pic16f1509.h: 10111: extern volatile __bit DBGIN12 @ (((unsigned) &ICDINSTH)*8) + 4;
[; ;pic16f1509.h: 10113: extern volatile __bit DBGIN13 @ (((unsigned) &ICDINSTH)*8) + 5;
[; ;pic16f1509.h: 10115: extern volatile __bit DBGIN2 @ (((unsigned) &ICDINSTL)*8) + 2;
[; ;pic16f1509.h: 10117: extern volatile __bit DBGIN3 @ (((unsigned) &ICDINSTL)*8) + 3;
[; ;pic16f1509.h: 10119: extern volatile __bit DBGIN4 @ (((unsigned) &ICDINSTL)*8) + 4;
[; ;pic16f1509.h: 10121: extern volatile __bit DBGIN5 @ (((unsigned) &ICDINSTL)*8) + 5;
[; ;pic16f1509.h: 10123: extern volatile __bit DBGIN6 @ (((unsigned) &ICDINSTL)*8) + 6;
[; ;pic16f1509.h: 10125: extern volatile __bit DBGIN7 @ (((unsigned) &ICDINSTL)*8) + 7;
[; ;pic16f1509.h: 10127: extern volatile __bit DBGIN8 @ (((unsigned) &ICDINSTH)*8) + 0;
[; ;pic16f1509.h: 10129: extern volatile __bit DBGIN9 @ (((unsigned) &ICDINSTH)*8) + 1;
[; ;pic16f1509.h: 10131: extern volatile __bit DBGINEX @ (((unsigned) &ICDCON0)*8) + 3;
[; ;pic16f1509.h: 10133: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1509.h: 10135: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1509.h: 10137: extern volatile __bit DEVSEL0 @ (((unsigned) &DEVSEL)*8) + 0;
[; ;pic16f1509.h: 10139: extern volatile __bit DEVSEL1 @ (((unsigned) &DEVSEL)*8) + 1;
[; ;pic16f1509.h: 10141: extern volatile __bit DEVSEL2 @ (((unsigned) &DEVSEL)*8) + 2;
[; ;pic16f1509.h: 10143: extern volatile __bit DHEN @ (((unsigned) &SSP1CON3)*8) + 0;
[; ;pic16f1509.h: 10145: extern volatile __bit D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic16f1509.h: 10147: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic16f1509.h: 10149: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1509.h: 10151: extern volatile __bit FREEZ @ (((unsigned) &ICDCON0)*8) + 6;
[; ;pic16f1509.h: 10153: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1509.h: 10155: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1509.h: 10157: extern volatile __bit G1ARSEN @ (((unsigned) &CWG1CON2)*8) + 6;
[; ;pic16f1509.h: 10159: extern volatile __bit G1ASDLA0 @ (((unsigned) &CWG1CON1)*8) + 4;
[; ;pic16f1509.h: 10161: extern volatile __bit G1ASDLA1 @ (((unsigned) &CWG1CON1)*8) + 5;
[; ;pic16f1509.h: 10163: extern volatile __bit G1ASDLB0 @ (((unsigned) &CWG1CON1)*8) + 6;
[; ;pic16f1509.h: 10165: extern volatile __bit G1ASDLB1 @ (((unsigned) &CWG1CON1)*8) + 7;
[; ;pic16f1509.h: 10167: extern volatile __bit G1ASDSC1 @ (((unsigned) &CWG1CON2)*8) + 2;
[; ;pic16f1509.h: 10169: extern volatile __bit G1ASDSC2 @ (((unsigned) &CWG1CON2)*8) + 3;
[; ;pic16f1509.h: 10171: extern volatile __bit G1ASDSCLC2 @ (((unsigned) &CWG1CON2)*8) + 0;
[; ;pic16f1509.h: 10173: extern volatile __bit G1ASDSFLT @ (((unsigned) &CWG1CON2)*8) + 1;
[; ;pic16f1509.h: 10175: extern volatile __bit G1ASE @ (((unsigned) &CWG1CON2)*8) + 7;
[; ;pic16f1509.h: 10177: extern volatile __bit G1CS0 @ (((unsigned) &CWG1CON0)*8) + 0;
[; ;pic16f1509.h: 10179: extern volatile __bit G1EN @ (((unsigned) &CWG1CON0)*8) + 7;
[; ;pic16f1509.h: 10181: extern volatile __bit G1IS0 @ (((unsigned) &CWG1CON1)*8) + 0;
[; ;pic16f1509.h: 10183: extern volatile __bit G1IS1 @ (((unsigned) &CWG1CON1)*8) + 1;
[; ;pic16f1509.h: 10185: extern volatile __bit G1IS2 @ (((unsigned) &CWG1CON1)*8) + 2;
[; ;pic16f1509.h: 10187: extern volatile __bit G1OEA @ (((unsigned) &CWG1CON0)*8) + 5;
[; ;pic16f1509.h: 10189: extern volatile __bit G1OEB @ (((unsigned) &CWG1CON0)*8) + 6;
[; ;pic16f1509.h: 10191: extern volatile __bit G1POLA @ (((unsigned) &CWG1CON0)*8) + 3;
[; ;pic16f1509.h: 10193: extern volatile __bit G1POLB @ (((unsigned) &CWG1CON0)*8) + 4;
[; ;pic16f1509.h: 10195: extern volatile __bit GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic16f1509.h: 10197: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1509.h: 10199: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1509.h: 10201: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1509.h: 10203: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1509.h: 10205: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1509.h: 10207: extern volatile __bit INBUG @ (((unsigned) &ICDCON0)*8) + 7;
[; ;pic16f1509.h: 10209: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1509.h: 10211: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1509.h: 10213: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1509.h: 10215: extern volatile __bit IOCAF0 @ (((unsigned) &IOCAF)*8) + 0;
[; ;pic16f1509.h: 10217: extern volatile __bit IOCAF1 @ (((unsigned) &IOCAF)*8) + 1;
[; ;pic16f1509.h: 10219: extern volatile __bit IOCAF2 @ (((unsigned) &IOCAF)*8) + 2;
[; ;pic16f1509.h: 10221: extern volatile __bit IOCAF3 @ (((unsigned) &IOCAF)*8) + 3;
[; ;pic16f1509.h: 10223: extern volatile __bit IOCAF4 @ (((unsigned) &IOCAF)*8) + 4;
[; ;pic16f1509.h: 10225: extern volatile __bit IOCAF5 @ (((unsigned) &IOCAF)*8) + 5;
[; ;pic16f1509.h: 10227: extern volatile __bit IOCAN0 @ (((unsigned) &IOCAN)*8) + 0;
[; ;pic16f1509.h: 10229: extern volatile __bit IOCAN1 @ (((unsigned) &IOCAN)*8) + 1;
[; ;pic16f1509.h: 10231: extern volatile __bit IOCAN2 @ (((unsigned) &IOCAN)*8) + 2;
[; ;pic16f1509.h: 10233: extern volatile __bit IOCAN3 @ (((unsigned) &IOCAN)*8) + 3;
[; ;pic16f1509.h: 10235: extern volatile __bit IOCAN4 @ (((unsigned) &IOCAN)*8) + 4;
[; ;pic16f1509.h: 10237: extern volatile __bit IOCAN5 @ (((unsigned) &IOCAN)*8) + 5;
[; ;pic16f1509.h: 10239: extern volatile __bit IOCAP0 @ (((unsigned) &IOCAP)*8) + 0;
[; ;pic16f1509.h: 10241: extern volatile __bit IOCAP1 @ (((unsigned) &IOCAP)*8) + 1;
[; ;pic16f1509.h: 10243: extern volatile __bit IOCAP2 @ (((unsigned) &IOCAP)*8) + 2;
[; ;pic16f1509.h: 10245: extern volatile __bit IOCAP3 @ (((unsigned) &IOCAP)*8) + 3;
[; ;pic16f1509.h: 10247: extern volatile __bit IOCAP4 @ (((unsigned) &IOCAP)*8) + 4;
[; ;pic16f1509.h: 10249: extern volatile __bit IOCAP5 @ (((unsigned) &IOCAP)*8) + 5;
[; ;pic16f1509.h: 10251: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1509.h: 10253: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1509.h: 10255: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1509.h: 10257: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1509.h: 10259: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1509.h: 10261: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1509.h: 10263: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1509.h: 10265: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1509.h: 10267: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1509.h: 10269: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1509.h: 10271: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1509.h: 10273: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1509.h: 10275: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1509.h: 10277: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1509.h: 10279: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1509.h: 10281: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1509.h: 10283: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1509.h: 10285: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1509.h: 10287: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1509.h: 10289: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1509.h: 10291: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1509.h: 10293: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1509.h: 10295: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1509.h: 10297: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1509.h: 10299: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1509.h: 10301: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1509.h: 10303: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1509.h: 10305: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1509.h: 10307: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1509.h: 10309: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1509.h: 10311: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1509.h: 10313: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1509.h: 10315: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1509.h: 10317: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16f1509.h: 10319: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16f1509.h: 10321: extern volatile __bit LAT_ICDCLK @ (((unsigned) &ICDIO)*8) + 4;
[; ;pic16f1509.h: 10323: extern volatile __bit LAT_ICDDAT @ (((unsigned) &ICDIO)*8) + 5;
[; ;pic16f1509.h: 10325: extern volatile __bit LC1D1S0 @ (((unsigned) &CLC1SEL0)*8) + 0;
[; ;pic16f1509.h: 10327: extern volatile __bit LC1D1S1 @ (((unsigned) &CLC1SEL0)*8) + 1;
[; ;pic16f1509.h: 10329: extern volatile __bit LC1D1S2 @ (((unsigned) &CLC1SEL0)*8) + 2;
[; ;pic16f1509.h: 10331: extern volatile __bit LC1D2S0 @ (((unsigned) &CLC1SEL0)*8) + 4;
[; ;pic16f1509.h: 10333: extern volatile __bit LC1D2S1 @ (((unsigned) &CLC1SEL0)*8) + 5;
[; ;pic16f1509.h: 10335: extern volatile __bit LC1D2S2 @ (((unsigned) &CLC1SEL0)*8) + 6;
[; ;pic16f1509.h: 10337: extern volatile __bit LC1D3S0 @ (((unsigned) &CLC1SEL1)*8) + 0;
[; ;pic16f1509.h: 10339: extern volatile __bit LC1D3S1 @ (((unsigned) &CLC1SEL1)*8) + 1;
[; ;pic16f1509.h: 10341: extern volatile __bit LC1D3S2 @ (((unsigned) &CLC1SEL1)*8) + 2;
[; ;pic16f1509.h: 10343: extern volatile __bit LC1D4S0 @ (((unsigned) &CLC1SEL1)*8) + 4;
[; ;pic16f1509.h: 10345: extern volatile __bit LC1D4S1 @ (((unsigned) &CLC1SEL1)*8) + 5;
[; ;pic16f1509.h: 10347: extern volatile __bit LC1D4S2 @ (((unsigned) &CLC1SEL1)*8) + 6;
[; ;pic16f1509.h: 10349: extern volatile __bit LC1EN @ (((unsigned) &CLC1CON)*8) + 7;
[; ;pic16f1509.h: 10351: extern volatile __bit LC1G1D1N @ (((unsigned) &CLC1GLS0)*8) + 0;
[; ;pic16f1509.h: 10353: extern volatile __bit LC1G1D1T @ (((unsigned) &CLC1GLS0)*8) + 1;
[; ;pic16f1509.h: 10355: extern volatile __bit LC1G1D2N @ (((unsigned) &CLC1GLS0)*8) + 2;
[; ;pic16f1509.h: 10357: extern volatile __bit LC1G1D2T @ (((unsigned) &CLC1GLS0)*8) + 3;
[; ;pic16f1509.h: 10359: extern volatile __bit LC1G1D3N @ (((unsigned) &CLC1GLS0)*8) + 4;
[; ;pic16f1509.h: 10361: extern volatile __bit LC1G1D3T @ (((unsigned) &CLC1GLS0)*8) + 5;
[; ;pic16f1509.h: 10363: extern volatile __bit LC1G1D4N @ (((unsigned) &CLC1GLS0)*8) + 6;
[; ;pic16f1509.h: 10365: extern volatile __bit LC1G1D4T @ (((unsigned) &CLC1GLS0)*8) + 7;
[; ;pic16f1509.h: 10367: extern volatile __bit LC1G1POL @ (((unsigned) &CLC1POL)*8) + 0;
[; ;pic16f1509.h: 10369: extern volatile __bit LC1G2D1N @ (((unsigned) &CLC1GLS1)*8) + 0;
[; ;pic16f1509.h: 10371: extern volatile __bit LC1G2D1T @ (((unsigned) &CLC1GLS1)*8) + 1;
[; ;pic16f1509.h: 10373: extern volatile __bit LC1G2D2N @ (((unsigned) &CLC1GLS1)*8) + 2;
[; ;pic16f1509.h: 10375: extern volatile __bit LC1G2D2T @ (((unsigned) &CLC1GLS1)*8) + 3;
[; ;pic16f1509.h: 10377: extern volatile __bit LC1G2D3N @ (((unsigned) &CLC1GLS1)*8) + 4;
[; ;pic16f1509.h: 10379: extern volatile __bit LC1G2D3T @ (((unsigned) &CLC1GLS1)*8) + 5;
[; ;pic16f1509.h: 10381: extern volatile __bit LC1G2D4N @ (((unsigned) &CLC1GLS1)*8) + 6;
[; ;pic16f1509.h: 10383: extern volatile __bit LC1G2D4T @ (((unsigned) &CLC1GLS1)*8) + 7;
[; ;pic16f1509.h: 10385: extern volatile __bit LC1G2POL @ (((unsigned) &CLC1POL)*8) + 1;
[; ;pic16f1509.h: 10387: extern volatile __bit LC1G3D1N @ (((unsigned) &CLC1GLS2)*8) + 0;
[; ;pic16f1509.h: 10389: extern volatile __bit LC1G3D1T @ (((unsigned) &CLC1GLS2)*8) + 1;
[; ;pic16f1509.h: 10391: extern volatile __bit LC1G3D2N @ (((unsigned) &CLC1GLS2)*8) + 2;
[; ;pic16f1509.h: 10393: extern volatile __bit LC1G3D2T @ (((unsigned) &CLC1GLS2)*8) + 3;
[; ;pic16f1509.h: 10395: extern volatile __bit LC1G3D3N @ (((unsigned) &CLC1GLS2)*8) + 4;
[; ;pic16f1509.h: 10397: extern volatile __bit LC1G3D3T @ (((unsigned) &CLC1GLS2)*8) + 5;
[; ;pic16f1509.h: 10399: extern volatile __bit LC1G3D4N @ (((unsigned) &CLC1GLS2)*8) + 6;
[; ;pic16f1509.h: 10401: extern volatile __bit LC1G3D4T @ (((unsigned) &CLC1GLS2)*8) + 7;
[; ;pic16f1509.h: 10403: extern volatile __bit LC1G3POL @ (((unsigned) &CLC1POL)*8) + 2;
[; ;pic16f1509.h: 10405: extern volatile __bit LC1G4D1N @ (((unsigned) &CLC1GLS3)*8) + 0;
[; ;pic16f1509.h: 10407: extern volatile __bit LC1G4D1T @ (((unsigned) &CLC1GLS3)*8) + 1;
[; ;pic16f1509.h: 10409: extern volatile __bit LC1G4D2N @ (((unsigned) &CLC1GLS3)*8) + 2;
[; ;pic16f1509.h: 10411: extern volatile __bit LC1G4D2T @ (((unsigned) &CLC1GLS3)*8) + 3;
[; ;pic16f1509.h: 10413: extern volatile __bit LC1G4D3N @ (((unsigned) &CLC1GLS3)*8) + 4;
[; ;pic16f1509.h: 10415: extern volatile __bit LC1G4D3T @ (((unsigned) &CLC1GLS3)*8) + 5;
[; ;pic16f1509.h: 10417: extern volatile __bit LC1G4D4N @ (((unsigned) &CLC1GLS3)*8) + 6;
[; ;pic16f1509.h: 10419: extern volatile __bit LC1G4D4T @ (((unsigned) &CLC1GLS3)*8) + 7;
[; ;pic16f1509.h: 10421: extern volatile __bit LC1G4POL @ (((unsigned) &CLC1POL)*8) + 3;
[; ;pic16f1509.h: 10423: extern volatile __bit LC1INTN @ (((unsigned) &CLC1CON)*8) + 3;
[; ;pic16f1509.h: 10425: extern volatile __bit LC1INTP @ (((unsigned) &CLC1CON)*8) + 4;
[; ;pic16f1509.h: 10427: extern volatile __bit LC1MODE0 @ (((unsigned) &CLC1CON)*8) + 0;
[; ;pic16f1509.h: 10429: extern volatile __bit LC1MODE1 @ (((unsigned) &CLC1CON)*8) + 1;
[; ;pic16f1509.h: 10431: extern volatile __bit LC1MODE2 @ (((unsigned) &CLC1CON)*8) + 2;
[; ;pic16f1509.h: 10433: extern volatile __bit LC1OE @ (((unsigned) &CLC1CON)*8) + 6;
[; ;pic16f1509.h: 10435: extern volatile __bit LC1OUT @ (((unsigned) &CLC1CON)*8) + 5;
[; ;pic16f1509.h: 10437: extern volatile __bit LC1POL @ (((unsigned) &CLC1POL)*8) + 7;
[; ;pic16f1509.h: 10439: extern volatile __bit LC2D1S0 @ (((unsigned) &CLC2SEL0)*8) + 0;
[; ;pic16f1509.h: 10441: extern volatile __bit LC2D1S1 @ (((unsigned) &CLC2SEL0)*8) + 1;
[; ;pic16f1509.h: 10443: extern volatile __bit LC2D1S2 @ (((unsigned) &CLC2SEL0)*8) + 2;
[; ;pic16f1509.h: 10445: extern volatile __bit LC2D2S0 @ (((unsigned) &CLC2SEL0)*8) + 4;
[; ;pic16f1509.h: 10447: extern volatile __bit LC2D2S1 @ (((unsigned) &CLC2SEL0)*8) + 5;
[; ;pic16f1509.h: 10449: extern volatile __bit LC2D2S2 @ (((unsigned) &CLC2SEL0)*8) + 6;
[; ;pic16f1509.h: 10451: extern volatile __bit LC2D3S0 @ (((unsigned) &CLC2SEL1)*8) + 0;
[; ;pic16f1509.h: 10453: extern volatile __bit LC2D3S1 @ (((unsigned) &CLC2SEL1)*8) + 1;
[; ;pic16f1509.h: 10455: extern volatile __bit LC2D3S2 @ (((unsigned) &CLC2SEL1)*8) + 2;
[; ;pic16f1509.h: 10457: extern volatile __bit LC2D4S0 @ (((unsigned) &CLC2SEL1)*8) + 4;
[; ;pic16f1509.h: 10459: extern volatile __bit LC2D4S1 @ (((unsigned) &CLC2SEL1)*8) + 5;
[; ;pic16f1509.h: 10461: extern volatile __bit LC2D4S2 @ (((unsigned) &CLC2SEL1)*8) + 6;
[; ;pic16f1509.h: 10463: extern volatile __bit LC2EN @ (((unsigned) &CLC2CON)*8) + 7;
[; ;pic16f1509.h: 10465: extern volatile __bit LC2G1D1N @ (((unsigned) &CLC2GLS0)*8) + 0;
[; ;pic16f1509.h: 10467: extern volatile __bit LC2G1D1T @ (((unsigned) &CLC2GLS0)*8) + 1;
[; ;pic16f1509.h: 10469: extern volatile __bit LC2G1D2N @ (((unsigned) &CLC2GLS0)*8) + 2;
[; ;pic16f1509.h: 10471: extern volatile __bit LC2G1D2T @ (((unsigned) &CLC2GLS0)*8) + 3;
[; ;pic16f1509.h: 10473: extern volatile __bit LC2G1D3N @ (((unsigned) &CLC2GLS0)*8) + 4;
[; ;pic16f1509.h: 10475: extern volatile __bit LC2G1D3T @ (((unsigned) &CLC2GLS0)*8) + 5;
[; ;pic16f1509.h: 10477: extern volatile __bit LC2G1D4N @ (((unsigned) &CLC2GLS0)*8) + 6;
[; ;pic16f1509.h: 10479: extern volatile __bit LC2G1D4T @ (((unsigned) &CLC2GLS0)*8) + 7;
[; ;pic16f1509.h: 10481: extern volatile __bit LC2G1POL @ (((unsigned) &CLC2POL)*8) + 0;
[; ;pic16f1509.h: 10483: extern volatile __bit LC2G2D1N @ (((unsigned) &CLC2GLS1)*8) + 0;
[; ;pic16f1509.h: 10485: extern volatile __bit LC2G2D1T @ (((unsigned) &CLC2GLS1)*8) + 1;
[; ;pic16f1509.h: 10487: extern volatile __bit LC2G2D2N @ (((unsigned) &CLC2GLS1)*8) + 2;
[; ;pic16f1509.h: 10489: extern volatile __bit LC2G2D2T @ (((unsigned) &CLC2GLS1)*8) + 3;
[; ;pic16f1509.h: 10491: extern volatile __bit LC2G2D3N @ (((unsigned) &CLC2GLS1)*8) + 4;
[; ;pic16f1509.h: 10493: extern volatile __bit LC2G2D3T @ (((unsigned) &CLC2GLS1)*8) + 5;
[; ;pic16f1509.h: 10495: extern volatile __bit LC2G2D4N @ (((unsigned) &CLC2GLS1)*8) + 6;
[; ;pic16f1509.h: 10497: extern volatile __bit LC2G2D4T @ (((unsigned) &CLC2GLS1)*8) + 7;
[; ;pic16f1509.h: 10499: extern volatile __bit LC2G2POL @ (((unsigned) &CLC2POL)*8) + 1;
[; ;pic16f1509.h: 10501: extern volatile __bit LC2G3D1N @ (((unsigned) &CLC2GLS2)*8) + 0;
[; ;pic16f1509.h: 10503: extern volatile __bit LC2G3D1T @ (((unsigned) &CLC2GLS2)*8) + 1;
[; ;pic16f1509.h: 10505: extern volatile __bit LC2G3D2N @ (((unsigned) &CLC2GLS2)*8) + 2;
[; ;pic16f1509.h: 10507: extern volatile __bit LC2G3D2T @ (((unsigned) &CLC2GLS2)*8) + 3;
[; ;pic16f1509.h: 10509: extern volatile __bit LC2G3D3N @ (((unsigned) &CLC2GLS2)*8) + 4;
[; ;pic16f1509.h: 10511: extern volatile __bit LC2G3D3T @ (((unsigned) &CLC2GLS2)*8) + 5;
[; ;pic16f1509.h: 10513: extern volatile __bit LC2G3D4N @ (((unsigned) &CLC2GLS2)*8) + 6;
[; ;pic16f1509.h: 10515: extern volatile __bit LC2G3D4T @ (((unsigned) &CLC2GLS2)*8) + 7;
[; ;pic16f1509.h: 10517: extern volatile __bit LC2G3POL @ (((unsigned) &CLC2POL)*8) + 2;
[; ;pic16f1509.h: 10519: extern volatile __bit LC2G4D1N @ (((unsigned) &CLC2GLS3)*8) + 0;
[; ;pic16f1509.h: 10521: extern volatile __bit LC2G4D1T @ (((unsigned) &CLC2GLS3)*8) + 1;
[; ;pic16f1509.h: 10523: extern volatile __bit LC2G4D2N @ (((unsigned) &CLC2GLS3)*8) + 2;
[; ;pic16f1509.h: 10525: extern volatile __bit LC2G4D2T @ (((unsigned) &CLC2GLS3)*8) + 3;
[; ;pic16f1509.h: 10527: extern volatile __bit LC2G4D3N @ (((unsigned) &CLC2GLS3)*8) + 4;
[; ;pic16f1509.h: 10529: extern volatile __bit LC2G4D3T @ (((unsigned) &CLC2GLS3)*8) + 5;
[; ;pic16f1509.h: 10531: extern volatile __bit LC2G4D4N @ (((unsigned) &CLC2GLS3)*8) + 6;
[; ;pic16f1509.h: 10533: extern volatile __bit LC2G4D4T @ (((unsigned) &CLC2GLS3)*8) + 7;
[; ;pic16f1509.h: 10535: extern volatile __bit LC2G4POL @ (((unsigned) &CLC2POL)*8) + 3;
[; ;pic16f1509.h: 10537: extern volatile __bit LC2INTN @ (((unsigned) &CLC2CON)*8) + 3;
[; ;pic16f1509.h: 10539: extern volatile __bit LC2INTP @ (((unsigned) &CLC2CON)*8) + 4;
[; ;pic16f1509.h: 10541: extern volatile __bit LC2MODE0 @ (((unsigned) &CLC2CON)*8) + 0;
[; ;pic16f1509.h: 10543: extern volatile __bit LC2MODE1 @ (((unsigned) &CLC2CON)*8) + 1;
[; ;pic16f1509.h: 10545: extern volatile __bit LC2MODE2 @ (((unsigned) &CLC2CON)*8) + 2;
[; ;pic16f1509.h: 10547: extern volatile __bit LC2OE @ (((unsigned) &CLC2CON)*8) + 6;
[; ;pic16f1509.h: 10549: extern volatile __bit LC2OUT @ (((unsigned) &CLC2CON)*8) + 5;
[; ;pic16f1509.h: 10551: extern volatile __bit LC2POL @ (((unsigned) &CLC2POL)*8) + 7;
[; ;pic16f1509.h: 10553: extern volatile __bit LC3D1S0 @ (((unsigned) &CLC3SEL0)*8) + 0;
[; ;pic16f1509.h: 10555: extern volatile __bit LC3D1S1 @ (((unsigned) &CLC3SEL0)*8) + 1;
[; ;pic16f1509.h: 10557: extern volatile __bit LC3D1S2 @ (((unsigned) &CLC3SEL0)*8) + 2;
[; ;pic16f1509.h: 10559: extern volatile __bit LC3D2S0 @ (((unsigned) &CLC3SEL0)*8) + 4;
[; ;pic16f1509.h: 10561: extern volatile __bit LC3D2S1 @ (((unsigned) &CLC3SEL0)*8) + 5;
[; ;pic16f1509.h: 10563: extern volatile __bit LC3D2S2 @ (((unsigned) &CLC3SEL0)*8) + 6;
[; ;pic16f1509.h: 10565: extern volatile __bit LC3D3S0 @ (((unsigned) &CLC3SEL1)*8) + 0;
[; ;pic16f1509.h: 10567: extern volatile __bit LC3D3S1 @ (((unsigned) &CLC3SEL1)*8) + 1;
[; ;pic16f1509.h: 10569: extern volatile __bit LC3D3S2 @ (((unsigned) &CLC3SEL1)*8) + 2;
[; ;pic16f1509.h: 10571: extern volatile __bit LC3D4S0 @ (((unsigned) &CLC3SEL1)*8) + 4;
[; ;pic16f1509.h: 10573: extern volatile __bit LC3D4S1 @ (((unsigned) &CLC3SEL1)*8) + 5;
[; ;pic16f1509.h: 10575: extern volatile __bit LC3D4S2 @ (((unsigned) &CLC3SEL1)*8) + 6;
[; ;pic16f1509.h: 10577: extern volatile __bit LC3EN @ (((unsigned) &CLC3CON)*8) + 7;
[; ;pic16f1509.h: 10579: extern volatile __bit LC3G1D1N @ (((unsigned) &CLC3GLS0)*8) + 0;
[; ;pic16f1509.h: 10581: extern volatile __bit LC3G1D1T @ (((unsigned) &CLC3GLS0)*8) + 1;
[; ;pic16f1509.h: 10583: extern volatile __bit LC3G1D2N @ (((unsigned) &CLC3GLS0)*8) + 2;
[; ;pic16f1509.h: 10585: extern volatile __bit LC3G1D2T @ (((unsigned) &CLC3GLS0)*8) + 3;
[; ;pic16f1509.h: 10587: extern volatile __bit LC3G1D3N @ (((unsigned) &CLC3GLS0)*8) + 4;
[; ;pic16f1509.h: 10589: extern volatile __bit LC3G1D3T @ (((unsigned) &CLC3GLS0)*8) + 5;
[; ;pic16f1509.h: 10591: extern volatile __bit LC3G1D4N @ (((unsigned) &CLC3GLS0)*8) + 6;
[; ;pic16f1509.h: 10593: extern volatile __bit LC3G1D4T @ (((unsigned) &CLC3GLS0)*8) + 7;
[; ;pic16f1509.h: 10595: extern volatile __bit LC3G1POL @ (((unsigned) &CLC3POL)*8) + 0;
[; ;pic16f1509.h: 10597: extern volatile __bit LC3G2D1N @ (((unsigned) &CLC3GLS1)*8) + 0;
[; ;pic16f1509.h: 10599: extern volatile __bit LC3G2D1T @ (((unsigned) &CLC3GLS1)*8) + 1;
[; ;pic16f1509.h: 10601: extern volatile __bit LC3G2D2N @ (((unsigned) &CLC3GLS1)*8) + 2;
[; ;pic16f1509.h: 10603: extern volatile __bit LC3G2D2T @ (((unsigned) &CLC3GLS1)*8) + 3;
[; ;pic16f1509.h: 10605: extern volatile __bit LC3G2D3N @ (((unsigned) &CLC3GLS1)*8) + 4;
[; ;pic16f1509.h: 10607: extern volatile __bit LC3G2D3T @ (((unsigned) &CLC3GLS1)*8) + 5;
[; ;pic16f1509.h: 10609: extern volatile __bit LC3G2D4N @ (((unsigned) &CLC3GLS1)*8) + 6;
[; ;pic16f1509.h: 10611: extern volatile __bit LC3G2D4T @ (((unsigned) &CLC3GLS1)*8) + 7;
[; ;pic16f1509.h: 10613: extern volatile __bit LC3G2POL @ (((unsigned) &CLC3POL)*8) + 1;
[; ;pic16f1509.h: 10615: extern volatile __bit LC3G3D1N @ (((unsigned) &CLC3GLS2)*8) + 0;
[; ;pic16f1509.h: 10617: extern volatile __bit LC3G3D1T @ (((unsigned) &CLC3GLS2)*8) + 1;
[; ;pic16f1509.h: 10619: extern volatile __bit LC3G3D2N @ (((unsigned) &CLC3GLS2)*8) + 2;
[; ;pic16f1509.h: 10621: extern volatile __bit LC3G3D2T @ (((unsigned) &CLC3GLS2)*8) + 3;
[; ;pic16f1509.h: 10623: extern volatile __bit LC3G3D3N @ (((unsigned) &CLC3GLS2)*8) + 4;
[; ;pic16f1509.h: 10625: extern volatile __bit LC3G3D3T @ (((unsigned) &CLC3GLS2)*8) + 5;
[; ;pic16f1509.h: 10627: extern volatile __bit LC3G3D4N @ (((unsigned) &CLC3GLS2)*8) + 6;
[; ;pic16f1509.h: 10629: extern volatile __bit LC3G3D4T @ (((unsigned) &CLC3GLS2)*8) + 7;
[; ;pic16f1509.h: 10631: extern volatile __bit LC3G3POL @ (((unsigned) &CLC3POL)*8) + 2;
[; ;pic16f1509.h: 10633: extern volatile __bit LC3G4D1N @ (((unsigned) &CLC3GLS3)*8) + 0;
[; ;pic16f1509.h: 10635: extern volatile __bit LC3G4D1T @ (((unsigned) &CLC3GLS3)*8) + 1;
[; ;pic16f1509.h: 10637: extern volatile __bit LC3G4D2N @ (((unsigned) &CLC3GLS3)*8) + 2;
[; ;pic16f1509.h: 10639: extern volatile __bit LC3G4D2T @ (((unsigned) &CLC3GLS3)*8) + 3;
[; ;pic16f1509.h: 10641: extern volatile __bit LC3G4D3N @ (((unsigned) &CLC3GLS3)*8) + 4;
[; ;pic16f1509.h: 10643: extern volatile __bit LC3G4D3T @ (((unsigned) &CLC3GLS3)*8) + 5;
[; ;pic16f1509.h: 10645: extern volatile __bit LC3G4D4N @ (((unsigned) &CLC3GLS3)*8) + 6;
[; ;pic16f1509.h: 10647: extern volatile __bit LC3G4D4T @ (((unsigned) &CLC3GLS3)*8) + 7;
[; ;pic16f1509.h: 10649: extern volatile __bit LC3G4POL @ (((unsigned) &CLC3POL)*8) + 3;
[; ;pic16f1509.h: 10651: extern volatile __bit LC3INTN @ (((unsigned) &CLC3CON)*8) + 3;
[; ;pic16f1509.h: 10653: extern volatile __bit LC3INTP @ (((unsigned) &CLC3CON)*8) + 4;
[; ;pic16f1509.h: 10655: extern volatile __bit LC3MODE0 @ (((unsigned) &CLC3CON)*8) + 0;
[; ;pic16f1509.h: 10657: extern volatile __bit LC3MODE1 @ (((unsigned) &CLC3CON)*8) + 1;
[; ;pic16f1509.h: 10659: extern volatile __bit LC3MODE2 @ (((unsigned) &CLC3CON)*8) + 2;
[; ;pic16f1509.h: 10661: extern volatile __bit LC3OE @ (((unsigned) &CLC3CON)*8) + 6;
[; ;pic16f1509.h: 10663: extern volatile __bit LC3OUT @ (((unsigned) &CLC3CON)*8) + 5;
[; ;pic16f1509.h: 10665: extern volatile __bit LC3POL @ (((unsigned) &CLC3POL)*8) + 7;
[; ;pic16f1509.h: 10667: extern volatile __bit LC4D1S0 @ (((unsigned) &CLC4SEL0)*8) + 0;
[; ;pic16f1509.h: 10669: extern volatile __bit LC4D1S1 @ (((unsigned) &CLC4SEL0)*8) + 1;
[; ;pic16f1509.h: 10671: extern volatile __bit LC4D1S2 @ (((unsigned) &CLC4SEL0)*8) + 2;
[; ;pic16f1509.h: 10673: extern volatile __bit LC4D2S0 @ (((unsigned) &CLC4SEL0)*8) + 4;
[; ;pic16f1509.h: 10675: extern volatile __bit LC4D2S1 @ (((unsigned) &CLC4SEL0)*8) + 5;
[; ;pic16f1509.h: 10677: extern volatile __bit LC4D2S2 @ (((unsigned) &CLC4SEL0)*8) + 6;
[; ;pic16f1509.h: 10679: extern volatile __bit LC4D3S0 @ (((unsigned) &CLC4SEL1)*8) + 0;
[; ;pic16f1509.h: 10681: extern volatile __bit LC4D3S1 @ (((unsigned) &CLC4SEL1)*8) + 1;
[; ;pic16f1509.h: 10683: extern volatile __bit LC4D3S2 @ (((unsigned) &CLC4SEL1)*8) + 2;
[; ;pic16f1509.h: 10685: extern volatile __bit LC4D4S0 @ (((unsigned) &CLC4SEL1)*8) + 4;
[; ;pic16f1509.h: 10687: extern volatile __bit LC4D4S1 @ (((unsigned) &CLC4SEL1)*8) + 5;
[; ;pic16f1509.h: 10689: extern volatile __bit LC4D4S2 @ (((unsigned) &CLC4SEL1)*8) + 6;
[; ;pic16f1509.h: 10691: extern volatile __bit LC4EN @ (((unsigned) &CLC4CON)*8) + 7;
[; ;pic16f1509.h: 10693: extern volatile __bit LC4G1D1N @ (((unsigned) &CLC4GLS0)*8) + 0;
[; ;pic16f1509.h: 10695: extern volatile __bit LC4G1D1T @ (((unsigned) &CLC4GLS0)*8) + 1;
[; ;pic16f1509.h: 10697: extern volatile __bit LC4G1D2N @ (((unsigned) &CLC4GLS0)*8) + 2;
[; ;pic16f1509.h: 10699: extern volatile __bit LC4G1D2T @ (((unsigned) &CLC4GLS0)*8) + 3;
[; ;pic16f1509.h: 10701: extern volatile __bit LC4G1D3N @ (((unsigned) &CLC4GLS0)*8) + 4;
[; ;pic16f1509.h: 10703: extern volatile __bit LC4G1D3T @ (((unsigned) &CLC4GLS0)*8) + 5;
[; ;pic16f1509.h: 10705: extern volatile __bit LC4G1D4N @ (((unsigned) &CLC4GLS0)*8) + 6;
[; ;pic16f1509.h: 10707: extern volatile __bit LC4G1D4T @ (((unsigned) &CLC4GLS0)*8) + 7;
[; ;pic16f1509.h: 10709: extern volatile __bit LC4G1POL @ (((unsigned) &CLC4POL)*8) + 0;
[; ;pic16f1509.h: 10711: extern volatile __bit LC4G2D1N @ (((unsigned) &CLC4GLS1)*8) + 0;
[; ;pic16f1509.h: 10713: extern volatile __bit LC4G2D1T @ (((unsigned) &CLC4GLS1)*8) + 1;
[; ;pic16f1509.h: 10715: extern volatile __bit LC4G2D2N @ (((unsigned) &CLC4GLS1)*8) + 2;
[; ;pic16f1509.h: 10717: extern volatile __bit LC4G2D2T @ (((unsigned) &CLC4GLS1)*8) + 3;
[; ;pic16f1509.h: 10719: extern volatile __bit LC4G2D3N @ (((unsigned) &CLC4GLS1)*8) + 4;
[; ;pic16f1509.h: 10721: extern volatile __bit LC4G2D3T @ (((unsigned) &CLC4GLS1)*8) + 5;
[; ;pic16f1509.h: 10723: extern volatile __bit LC4G2D4N @ (((unsigned) &CLC4GLS1)*8) + 6;
[; ;pic16f1509.h: 10725: extern volatile __bit LC4G2D4T @ (((unsigned) &CLC4GLS1)*8) + 7;
[; ;pic16f1509.h: 10727: extern volatile __bit LC4G2POL @ (((unsigned) &CLC4POL)*8) + 1;
[; ;pic16f1509.h: 10729: extern volatile __bit LC4G3D1N @ (((unsigned) &CLC4GLS2)*8) + 0;
[; ;pic16f1509.h: 10731: extern volatile __bit LC4G3D1T @ (((unsigned) &CLC4GLS2)*8) + 1;
[; ;pic16f1509.h: 10733: extern volatile __bit LC4G3D2N @ (((unsigned) &CLC4GLS2)*8) + 2;
[; ;pic16f1509.h: 10735: extern volatile __bit LC4G3D2T @ (((unsigned) &CLC4GLS2)*8) + 3;
[; ;pic16f1509.h: 10737: extern volatile __bit LC4G3D3N @ (((unsigned) &CLC4GLS2)*8) + 4;
[; ;pic16f1509.h: 10739: extern volatile __bit LC4G3D3T @ (((unsigned) &CLC4GLS2)*8) + 5;
[; ;pic16f1509.h: 10741: extern volatile __bit LC4G3D4N @ (((unsigned) &CLC4GLS2)*8) + 6;
[; ;pic16f1509.h: 10743: extern volatile __bit LC4G3D4T @ (((unsigned) &CLC4GLS2)*8) + 7;
[; ;pic16f1509.h: 10745: extern volatile __bit LC4G3POL @ (((unsigned) &CLC4POL)*8) + 2;
[; ;pic16f1509.h: 10747: extern volatile __bit LC4G4D1N @ (((unsigned) &CLC4GLS3)*8) + 0;
[; ;pic16f1509.h: 10749: extern volatile __bit LC4G4D1T @ (((unsigned) &CLC4GLS3)*8) + 1;
[; ;pic16f1509.h: 10751: extern volatile __bit LC4G4D2N @ (((unsigned) &CLC4GLS3)*8) + 2;
[; ;pic16f1509.h: 10753: extern volatile __bit LC4G4D2T @ (((unsigned) &CLC4GLS3)*8) + 3;
[; ;pic16f1509.h: 10755: extern volatile __bit LC4G4D3N @ (((unsigned) &CLC4GLS3)*8) + 4;
[; ;pic16f1509.h: 10757: extern volatile __bit LC4G4D3T @ (((unsigned) &CLC4GLS3)*8) + 5;
[; ;pic16f1509.h: 10759: extern volatile __bit LC4G4D4N @ (((unsigned) &CLC4GLS3)*8) + 6;
[; ;pic16f1509.h: 10761: extern volatile __bit LC4G4D4T @ (((unsigned) &CLC4GLS3)*8) + 7;
[; ;pic16f1509.h: 10763: extern volatile __bit LC4G4POL @ (((unsigned) &CLC4POL)*8) + 3;
[; ;pic16f1509.h: 10765: extern volatile __bit LC4INTN @ (((unsigned) &CLC4CON)*8) + 3;
[; ;pic16f1509.h: 10767: extern volatile __bit LC4INTP @ (((unsigned) &CLC4CON)*8) + 4;
[; ;pic16f1509.h: 10769: extern volatile __bit LC4MODE0 @ (((unsigned) &CLC4CON)*8) + 0;
[; ;pic16f1509.h: 10771: extern volatile __bit LC4MODE1 @ (((unsigned) &CLC4CON)*8) + 1;
[; ;pic16f1509.h: 10773: extern volatile __bit LC4MODE2 @ (((unsigned) &CLC4CON)*8) + 2;
[; ;pic16f1509.h: 10775: extern volatile __bit LC4OE @ (((unsigned) &CLC4CON)*8) + 6;
[; ;pic16f1509.h: 10777: extern volatile __bit LC4OUT @ (((unsigned) &CLC4CON)*8) + 5;
[; ;pic16f1509.h: 10779: extern volatile __bit LC4POL @ (((unsigned) &CLC4POL)*8) + 7;
[; ;pic16f1509.h: 10781: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1509.h: 10783: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1509.h: 10785: extern volatile __bit MC1OUT @ (((unsigned) &CMOUT)*8) + 0;
[; ;pic16f1509.h: 10787: extern volatile __bit MC2OUT @ (((unsigned) &CMOUT)*8) + 1;
[; ;pic16f1509.h: 10789: extern volatile __bit MCLC1OUT @ (((unsigned) &CLCDATA)*8) + 0;
[; ;pic16f1509.h: 10791: extern volatile __bit MCLC2OUT @ (((unsigned) &CLCDATA)*8) + 1;
[; ;pic16f1509.h: 10793: extern volatile __bit MCLC3OUT @ (((unsigned) &CLCDATA)*8) + 2;
[; ;pic16f1509.h: 10795: extern volatile __bit MCLC4OUT @ (((unsigned) &CLCDATA)*8) + 3;
[; ;pic16f1509.h: 10797: extern volatile __bit N1CKS0 @ (((unsigned) &NCO1CLK)*8) + 0;
[; ;pic16f1509.h: 10799: extern volatile __bit N1CKS1 @ (((unsigned) &NCO1CLK)*8) + 1;
[; ;pic16f1509.h: 10801: extern volatile __bit N1EN @ (((unsigned) &NCO1CON)*8) + 7;
[; ;pic16f1509.h: 10803: extern volatile __bit N1OE @ (((unsigned) &NCO1CON)*8) + 6;
[; ;pic16f1509.h: 10805: extern volatile __bit N1OUT @ (((unsigned) &NCO1CON)*8) + 5;
[; ;pic16f1509.h: 10807: extern volatile __bit N1PFM @ (((unsigned) &NCO1CON)*8) + 0;
[; ;pic16f1509.h: 10809: extern volatile __bit N1POL @ (((unsigned) &NCO1CON)*8) + 4;
[; ;pic16f1509.h: 10811: extern volatile __bit N1PWS0 @ (((unsigned) &NCO1CLK)*8) + 5;
[; ;pic16f1509.h: 10813: extern volatile __bit N1PWS1 @ (((unsigned) &NCO1CLK)*8) + 6;
[; ;pic16f1509.h: 10815: extern volatile __bit N1PWS2 @ (((unsigned) &NCO1CLK)*8) + 7;
[; ;pic16f1509.h: 10817: extern volatile __bit NCO1ACC0 @ (((unsigned) &NCO1ACCL)*8) + 0;
[; ;pic16f1509.h: 10819: extern volatile __bit NCO1ACC1 @ (((unsigned) &NCO1ACCL)*8) + 1;
[; ;pic16f1509.h: 10821: extern volatile __bit NCO1ACC10 @ (((unsigned) &NCO1ACCH)*8) + 2;
[; ;pic16f1509.h: 10823: extern volatile __bit NCO1ACC11 @ (((unsigned) &NCO1ACCH)*8) + 3;
[; ;pic16f1509.h: 10825: extern volatile __bit NCO1ACC12 @ (((unsigned) &NCO1ACCH)*8) + 4;
[; ;pic16f1509.h: 10827: extern volatile __bit NCO1ACC13 @ (((unsigned) &NCO1ACCH)*8) + 5;
[; ;pic16f1509.h: 10829: extern volatile __bit NCO1ACC14 @ (((unsigned) &NCO1ACCH)*8) + 6;
[; ;pic16f1509.h: 10831: extern volatile __bit NCO1ACC15 @ (((unsigned) &NCO1ACCH)*8) + 7;
[; ;pic16f1509.h: 10833: extern volatile __bit NCO1ACC16 @ (((unsigned) &NCO1ACCU)*8) + 0;
[; ;pic16f1509.h: 10835: extern volatile __bit NCO1ACC17 @ (((unsigned) &NCO1ACCU)*8) + 1;
[; ;pic16f1509.h: 10837: extern volatile __bit NCO1ACC18 @ (((unsigned) &NCO1ACCU)*8) + 2;
[; ;pic16f1509.h: 10839: extern volatile __bit NCO1ACC19 @ (((unsigned) &NCO1ACCU)*8) + 3;
[; ;pic16f1509.h: 10841: extern volatile __bit NCO1ACC2 @ (((unsigned) &NCO1ACCL)*8) + 2;
[; ;pic16f1509.h: 10843: extern volatile __bit NCO1ACC3 @ (((unsigned) &NCO1ACCL)*8) + 3;
[; ;pic16f1509.h: 10845: extern volatile __bit NCO1ACC4 @ (((unsigned) &NCO1ACCL)*8) + 4;
[; ;pic16f1509.h: 10847: extern volatile __bit NCO1ACC5 @ (((unsigned) &NCO1ACCL)*8) + 5;
[; ;pic16f1509.h: 10849: extern volatile __bit NCO1ACC6 @ (((unsigned) &NCO1ACCL)*8) + 6;
[; ;pic16f1509.h: 10851: extern volatile __bit NCO1ACC7 @ (((unsigned) &NCO1ACCL)*8) + 7;
[; ;pic16f1509.h: 10853: extern volatile __bit NCO1ACC8 @ (((unsigned) &NCO1ACCH)*8) + 0;
[; ;pic16f1509.h: 10855: extern volatile __bit NCO1ACC9 @ (((unsigned) &NCO1ACCH)*8) + 1;
[; ;pic16f1509.h: 10857: extern volatile __bit NCO1IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1509.h: 10859: extern volatile __bit NCO1IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1509.h: 10861: extern volatile __bit NCO1INC0 @ (((unsigned) &NCO1INCL)*8) + 0;
[; ;pic16f1509.h: 10863: extern volatile __bit NCO1INC1 @ (((unsigned) &NCO1INCL)*8) + 1;
[; ;pic16f1509.h: 10865: extern volatile __bit NCO1INC10 @ (((unsigned) &NCO1INCH)*8) + 2;
[; ;pic16f1509.h: 10867: extern volatile __bit NCO1INC11 @ (((unsigned) &NCO1INCH)*8) + 3;
[; ;pic16f1509.h: 10869: extern volatile __bit NCO1INC12 @ (((unsigned) &NCO1INCH)*8) + 4;
[; ;pic16f1509.h: 10871: extern volatile __bit NCO1INC13 @ (((unsigned) &NCO1INCH)*8) + 5;
[; ;pic16f1509.h: 10873: extern volatile __bit NCO1INC14 @ (((unsigned) &NCO1INCH)*8) + 6;
[; ;pic16f1509.h: 10875: extern volatile __bit NCO1INC15 @ (((unsigned) &NCO1INCH)*8) + 7;
[; ;pic16f1509.h: 10877: extern volatile __bit NCO1INC2 @ (((unsigned) &NCO1INCL)*8) + 2;
[; ;pic16f1509.h: 10879: extern volatile __bit NCO1INC3 @ (((unsigned) &NCO1INCL)*8) + 3;
[; ;pic16f1509.h: 10881: extern volatile __bit NCO1INC4 @ (((unsigned) &NCO1INCL)*8) + 4;
[; ;pic16f1509.h: 10883: extern volatile __bit NCO1INC5 @ (((unsigned) &NCO1INCL)*8) + 5;
[; ;pic16f1509.h: 10885: extern volatile __bit NCO1INC6 @ (((unsigned) &NCO1INCL)*8) + 6;
[; ;pic16f1509.h: 10887: extern volatile __bit NCO1INC7 @ (((unsigned) &NCO1INCL)*8) + 7;
[; ;pic16f1509.h: 10889: extern volatile __bit NCO1INC8 @ (((unsigned) &NCO1INCH)*8) + 0;
[; ;pic16f1509.h: 10891: extern volatile __bit NCO1INC9 @ (((unsigned) &NCO1INCH)*8) + 1;
[; ;pic16f1509.h: 10893: extern volatile __bit NCO1SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1509.h: 10895: extern volatile __bit NCOSEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1509.h: 10897: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic16f1509.h: 10899: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1509.h: 10901: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1509.h: 10903: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1509.h: 10905: extern volatile __bit PCIE @ (((unsigned) &SSP1CON3)*8) + 6;
[; ;pic16f1509.h: 10907: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1509.h: 10909: extern volatile __bit PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic16f1509.h: 10911: extern volatile __bit PORT_ICDCLK @ (((unsigned) &ICDIO)*8) + 6;
[; ;pic16f1509.h: 10913: extern volatile __bit PORT_ICDDAT @ (((unsigned) &ICDIO)*8) + 7;
[; ;pic16f1509.h: 10915: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1509.h: 10917: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1509.h: 10919: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1509.h: 10921: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1509.h: 10923: extern volatile __bit PWM1DCH0 @ (((unsigned) &PWM1DCH)*8) + 0;
[; ;pic16f1509.h: 10925: extern volatile __bit PWM1DCH1 @ (((unsigned) &PWM1DCH)*8) + 1;
[; ;pic16f1509.h: 10927: extern volatile __bit PWM1DCH2 @ (((unsigned) &PWM1DCH)*8) + 2;
[; ;pic16f1509.h: 10929: extern volatile __bit PWM1DCH3 @ (((unsigned) &PWM1DCH)*8) + 3;
[; ;pic16f1509.h: 10931: extern volatile __bit PWM1DCH4 @ (((unsigned) &PWM1DCH)*8) + 4;
[; ;pic16f1509.h: 10933: extern volatile __bit PWM1DCH5 @ (((unsigned) &PWM1DCH)*8) + 5;
[; ;pic16f1509.h: 10935: extern volatile __bit PWM1DCH6 @ (((unsigned) &PWM1DCH)*8) + 6;
[; ;pic16f1509.h: 10937: extern volatile __bit PWM1DCH7 @ (((unsigned) &PWM1DCH)*8) + 7;
[; ;pic16f1509.h: 10939: extern volatile __bit PWM1DCL0 @ (((unsigned) &PWM1DCL)*8) + 6;
[; ;pic16f1509.h: 10941: extern volatile __bit PWM1DCL1 @ (((unsigned) &PWM1DCL)*8) + 7;
[; ;pic16f1509.h: 10943: extern volatile __bit PWM1EN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic16f1509.h: 10945: extern volatile __bit PWM1OE @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic16f1509.h: 10947: extern volatile __bit PWM1OUT @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic16f1509.h: 10949: extern volatile __bit PWM1POL @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic16f1509.h: 10951: extern volatile __bit PWM2DCH0 @ (((unsigned) &PWM2DCH)*8) + 0;
[; ;pic16f1509.h: 10953: extern volatile __bit PWM2DCH1 @ (((unsigned) &PWM2DCH)*8) + 1;
[; ;pic16f1509.h: 10955: extern volatile __bit PWM2DCH2 @ (((unsigned) &PWM2DCH)*8) + 2;
[; ;pic16f1509.h: 10957: extern volatile __bit PWM2DCH3 @ (((unsigned) &PWM2DCH)*8) + 3;
[; ;pic16f1509.h: 10959: extern volatile __bit PWM2DCH4 @ (((unsigned) &PWM2DCH)*8) + 4;
[; ;pic16f1509.h: 10961: extern volatile __bit PWM2DCH5 @ (((unsigned) &PWM2DCH)*8) + 5;
[; ;pic16f1509.h: 10963: extern volatile __bit PWM2DCH6 @ (((unsigned) &PWM2DCH)*8) + 6;
[; ;pic16f1509.h: 10965: extern volatile __bit PWM2DCH7 @ (((unsigned) &PWM2DCH)*8) + 7;
[; ;pic16f1509.h: 10967: extern volatile __bit PWM2DCL0 @ (((unsigned) &PWM2DCL)*8) + 6;
[; ;pic16f1509.h: 10969: extern volatile __bit PWM2DCL1 @ (((unsigned) &PWM2DCL)*8) + 7;
[; ;pic16f1509.h: 10971: extern volatile __bit PWM2EN @ (((unsigned) &PWM2CON)*8) + 7;
[; ;pic16f1509.h: 10973: extern volatile __bit PWM2OE @ (((unsigned) &PWM2CON)*8) + 6;
[; ;pic16f1509.h: 10975: extern volatile __bit PWM2OUT @ (((unsigned) &PWM2CON)*8) + 5;
[; ;pic16f1509.h: 10977: extern volatile __bit PWM2POL @ (((unsigned) &PWM2CON)*8) + 4;
[; ;pic16f1509.h: 10979: extern volatile __bit PWM3DCH0 @ (((unsigned) &PWM3DCH)*8) + 0;
[; ;pic16f1509.h: 10981: extern volatile __bit PWM3DCH1 @ (((unsigned) &PWM3DCH)*8) + 1;
[; ;pic16f1509.h: 10983: extern volatile __bit PWM3DCH2 @ (((unsigned) &PWM3DCH)*8) + 2;
[; ;pic16f1509.h: 10985: extern volatile __bit PWM3DCH3 @ (((unsigned) &PWM3DCH)*8) + 3;
[; ;pic16f1509.h: 10987: extern volatile __bit PWM3DCH4 @ (((unsigned) &PWM3DCH)*8) + 4;
[; ;pic16f1509.h: 10989: extern volatile __bit PWM3DCH5 @ (((unsigned) &PWM3DCH)*8) + 5;
[; ;pic16f1509.h: 10991: extern volatile __bit PWM3DCH6 @ (((unsigned) &PWM3DCH)*8) + 6;
[; ;pic16f1509.h: 10993: extern volatile __bit PWM3DCH7 @ (((unsigned) &PWM3DCH)*8) + 7;
[; ;pic16f1509.h: 10995: extern volatile __bit PWM3DCL0 @ (((unsigned) &PWM3DCL)*8) + 6;
[; ;pic16f1509.h: 10997: extern volatile __bit PWM3DCL1 @ (((unsigned) &PWM3DCL)*8) + 7;
[; ;pic16f1509.h: 10999: extern volatile __bit PWM3EN @ (((unsigned) &PWM3CON)*8) + 7;
[; ;pic16f1509.h: 11001: extern volatile __bit PWM3OE @ (((unsigned) &PWM3CON)*8) + 6;
[; ;pic16f1509.h: 11003: extern volatile __bit PWM3OUT @ (((unsigned) &PWM3CON)*8) + 5;
[; ;pic16f1509.h: 11005: extern volatile __bit PWM3POL @ (((unsigned) &PWM3CON)*8) + 4;
[; ;pic16f1509.h: 11007: extern volatile __bit PWM4DCH0 @ (((unsigned) &PWM4DCH)*8) + 0;
[; ;pic16f1509.h: 11009: extern volatile __bit PWM4DCH1 @ (((unsigned) &PWM4DCH)*8) + 1;
[; ;pic16f1509.h: 11011: extern volatile __bit PWM4DCH2 @ (((unsigned) &PWM4DCH)*8) + 2;
[; ;pic16f1509.h: 11013: extern volatile __bit PWM4DCH3 @ (((unsigned) &PWM4DCH)*8) + 3;
[; ;pic16f1509.h: 11015: extern volatile __bit PWM4DCH4 @ (((unsigned) &PWM4DCH)*8) + 4;
[; ;pic16f1509.h: 11017: extern volatile __bit PWM4DCH5 @ (((unsigned) &PWM4DCH)*8) + 5;
[; ;pic16f1509.h: 11019: extern volatile __bit PWM4DCH6 @ (((unsigned) &PWM4DCH)*8) + 6;
[; ;pic16f1509.h: 11021: extern volatile __bit PWM4DCH7 @ (((unsigned) &PWM4DCH)*8) + 7;
[; ;pic16f1509.h: 11023: extern volatile __bit PWM4DCL0 @ (((unsigned) &PWM4DCL)*8) + 6;
[; ;pic16f1509.h: 11025: extern volatile __bit PWM4DCL1 @ (((unsigned) &PWM4DCL)*8) + 7;
[; ;pic16f1509.h: 11027: extern volatile __bit PWM4EN @ (((unsigned) &PWM4CON)*8) + 7;
[; ;pic16f1509.h: 11029: extern volatile __bit PWM4OE @ (((unsigned) &PWM4CON)*8) + 6;
[; ;pic16f1509.h: 11031: extern volatile __bit PWM4OUT @ (((unsigned) &PWM4CON)*8) + 5;
[; ;pic16f1509.h: 11033: extern volatile __bit PWM4POL @ (((unsigned) &PWM4CON)*8) + 4;
[; ;pic16f1509.h: 11035: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1509.h: 11037: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1509.h: 11039: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1509.h: 11041: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1509.h: 11043: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1509.h: 11045: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1509.h: 11047: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1509.h: 11049: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1509.h: 11051: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1509.h: 11053: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1509.h: 11055: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1509.h: 11057: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1509.h: 11059: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1509.h: 11061: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1509.h: 11063: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1509.h: 11065: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1509.h: 11067: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f1509.h: 11069: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f1509.h: 11071: extern volatile __bit RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic16f1509.h: 11073: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic16f1509.h: 11075: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1509.h: 11077: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1509.h: 11079: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1509.h: 11081: extern volatile __bit RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic16f1509.h: 11083: extern volatile __bit RSTVEC @ (((unsigned) &ICDCON0)*8) + 0;
[; ;pic16f1509.h: 11085: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic16f1509.h: 11087: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic16f1509.h: 11089: extern volatile __bit R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic16f1509.h: 11091: extern volatile __bit SBCDE @ (((unsigned) &SSP1CON3)*8) + 2;
[; ;pic16f1509.h: 11093: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1509.h: 11095: extern volatile __bit SCIE @ (((unsigned) &SSP1CON3)*8) + 5;
[; ;pic16f1509.h: 11097: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic16f1509.h: 11099: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1509.h: 11101: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1509.h: 11103: extern volatile __bit SDAHT @ (((unsigned) &SSP1CON3)*8) + 3;
[; ;pic16f1509.h: 11105: extern volatile __bit SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic16f1509.h: 11107: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic16f1509.h: 11109: extern volatile __bit SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic16f1509.h: 11111: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1509.h: 11113: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic16f1509.h: 11115: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic16f1509.h: 11117: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1509.h: 11119: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1509.h: 11121: extern volatile __bit SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic16f1509.h: 11123: extern volatile __bit SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic16f1509.h: 11125: extern volatile __bit SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic16f1509.h: 11127: extern volatile __bit SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic16f1509.h: 11129: extern volatile __bit SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic16f1509.h: 11131: extern volatile __bit SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic16f1509.h: 11133: extern volatile __bit SSSEL @ (((unsigned) &APFCON)*8) + 4;
[; ;pic16f1509.h: 11135: extern volatile __bit SSTEP @ (((unsigned) &ICDCON0)*8) + 5;
[; ;pic16f1509.h: 11137: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1509.h: 11139: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1509.h: 11141: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1509.h: 11143: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic16f1509.h: 11145: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1509.h: 11147: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1509.h: 11149: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1509.h: 11151: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1509.h: 11153: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1509.h: 11155: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1509.h: 11157: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1509.h: 11159: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1509.h: 11161: extern volatile __bit T1GSEL @ (((unsigned) &APFCON)*8) + 3;
[; ;pic16f1509.h: 11163: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1509.h: 11165: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1509.h: 11167: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1509.h: 11169: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1509.h: 11171: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1509.h: 11173: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1509.h: 11175: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1509.h: 11177: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1509.h: 11179: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1509.h: 11181: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1509.h: 11183: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1509.h: 11185: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1509.h: 11187: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1509.h: 11189: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1509.h: 11191: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1509.h: 11193: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1509.h: 11195: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1509.h: 11197: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1509.h: 11199: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1509.h: 11201: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1509.h: 11203: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1509.h: 11205: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1509.h: 11207: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1509.h: 11209: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1509.h: 11211: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1509.h: 11213: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1509.h: 11215: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1509.h: 11217: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic16f1509.h: 11219: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic16f1509.h: 11221: extern volatile __bit TRIGSEL2 @ (((unsigned) &ADCON2)*8) + 6;
[; ;pic16f1509.h: 11223: extern volatile __bit TRIGSEL3 @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic16f1509.h: 11225: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1509.h: 11227: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1509.h: 11229: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1509.h: 11231: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1509.h: 11233: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1509.h: 11235: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1509.h: 11237: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1509.h: 11239: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1509.h: 11241: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1509.h: 11243: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1509.h: 11245: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1509.h: 11247: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1509.h: 11249: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1509.h: 11251: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1509.h: 11253: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1509.h: 11255: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1509.h: 11257: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f1509.h: 11259: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f1509.h: 11261: extern volatile __bit TRIS_ICDCLK @ (((unsigned) &ICDIO)*8) + 2;
[; ;pic16f1509.h: 11263: extern volatile __bit TRIS_ICDDAT @ (((unsigned) &ICDIO)*8) + 3;
[; ;pic16f1509.h: 11265: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic16f1509.h: 11267: extern volatile __bit TRP0HLTF @ (((unsigned) &ICDSTAT)*8) + 6;
[; ;pic16f1509.h: 11269: extern volatile __bit TRP1HLTF @ (((unsigned) &ICDSTAT)*8) + 7;
[; ;pic16f1509.h: 11271: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1509.h: 11273: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1509.h: 11275: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic16f1509.h: 11277: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic16f1509.h: 11279: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic16f1509.h: 11281: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1509.h: 11283: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1509.h: 11285: extern volatile __bit UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic16f1509.h: 11287: extern volatile __bit USRHLTF @ (((unsigned) &ICDSTAT)*8) + 1;
[; ;pic16f1509.h: 11289: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1509.h: 11291: extern volatile __bit WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic16f1509.h: 11293: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1509.h: 11295: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1509.h: 11297: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1509.h: 11299: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1509.h: 11301: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1509.h: 11303: extern volatile __bit WPUA0 @ (((unsigned) &WPUA)*8) + 0;
[; ;pic16f1509.h: 11305: extern volatile __bit WPUA1 @ (((unsigned) &WPUA)*8) + 1;
[; ;pic16f1509.h: 11307: extern volatile __bit WPUA2 @ (((unsigned) &WPUA)*8) + 2;
[; ;pic16f1509.h: 11309: extern volatile __bit WPUA3 @ (((unsigned) &WPUA)*8) + 3;
[; ;pic16f1509.h: 11311: extern volatile __bit WPUA4 @ (((unsigned) &WPUA)*8) + 4;
[; ;pic16f1509.h: 11313: extern volatile __bit WPUA5 @ (((unsigned) &WPUA)*8) + 5;
[; ;pic16f1509.h: 11315: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1509.h: 11317: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1509.h: 11319: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1509.h: 11321: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1509.h: 11323: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1509.h: 11325: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1509.h: 11327: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1509.h: 11329: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic16f1509.h: 11331: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1509.h: 11333: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1509.h: 11335: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1509.h: 11337: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1509.h: 11339: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1509.h: 11341: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1509.h: 11343: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1509.h: 11345: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1509.h: 11347: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1509.h: 11349: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1509.h: 11351: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 29: extern void __nop(void);
[; ;pic.h: 78: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 153: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 155: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 158: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 193: extern __bank0 unsigned char __resetbits;
[; ;pic.h: 194: extern __bank0 __bit __powerdown;
[; ;pic.h: 195: extern __bank0 __bit __timeout;
[; ;i2c_master.c: 51: typedef enum {
[; ;i2c_master.c: 52: I2C_IDLE = 0,
[; ;i2c_master.c: 53: I2C_SEND_ADR_READ,
[; ;i2c_master.c: 54: I2C_SEND_ADR_WRITE,
[; ;i2c_master.c: 55: I2C_TX,
[; ;i2c_master.c: 56: I2C_RX,
[; ;i2c_master.c: 57: I2C_RCEN,
[; ;i2c_master.c: 58: I2C_TX_EMPTY,
[; ;i2c_master.c: 59: I2C_SEND_RESTART_READ,
[; ;i2c_master.c: 60: I2C_SEND_RESTART_WRITE,
[; ;i2c_master.c: 61: I2C_SEND_RESTART,
[; ;i2c_master.c: 62: I2C_SEND_STOP,
[; ;i2c_master.c: 63: I2C_RX_ACK,
[; ;i2c_master.c: 64: I2C_RX_NACK_STOP,
[; ;i2c_master.c: 65: I2C_RX_NACK_RESTART,
[; ;i2c_master.c: 66: I2C_RESET,
[; ;i2c_master.c: 67: I2C_ADDRESS_NACK,
[; ;i2c_master.c: 69: } i2c_fsm_states_t;
[; ;i2c_master.c: 72: typedef enum {
[; ;i2c_master.c: 73: I2C_DATA_COMPLETE = 0,
[; ;i2c_master.c: 74: I2C_WRITE_COLLISION,
[; ;i2c_master.c: 75: I2C_ADDR_NACK,
[; ;i2c_master.c: 76: I2C_DATA_NACK,
[; ;i2c_master.c: 77: I2C_TIMEOUT,
[; ;i2c_master.c: 78: I2C_NULL
[; ;i2c_master.c: 79: } i2c_callbackIndex_t;
[; ;i2c_master.c: 82: typedef struct
[; ;i2c_master.c: 83: {
[; ;i2c_master.c: 84: i2c_callback_t callbackTable[6];
[; ;i2c_master.c: 85: void *callbackPayload[6];
[; ;i2c_master.c: 86: uint16_t time_out;
[; ;i2c_master.c: 87: uint16_t time_out_value;
[; ;i2c_master.c: 88: i2c_address_t address;
[; ;i2c_master.c: 89: uint8_t *data_ptr;
[; ;i2c_master.c: 90: size_t data_length;
[; ;i2c_master.c: 91: i2c_fsm_states_t state;
[; ;i2c_master.c: 92: i2c_error_t error;
[; ;i2c_master.c: 93: unsigned addressNackCheck:1;
[; ;i2c_master.c: 94: unsigned busy:1;
[; ;i2c_master.c: 95: unsigned inUse:1;
[; ;i2c_master.c: 96: unsigned bufferFree:1;
[; ;i2c_master.c: 98: } i2c_status_t;
[; ;i2c_master.c: 100: static void I2C_SetCallback(i2c_callbackIndex_t idx, i2c_callback_t cb, void *ptr);
[; ;i2c_master.c: 101: static void I2C_MasterIsr(void);
[; ;i2c_master.c: 102: static inline void I2C_MasterFsm(void);
[; ;i2c_master.c: 105: static inline bool I2C_MasterOpen(void);
[; ;i2c_master.c: 106: static inline void I2C_MasterClose(void);
[; ;i2c_master.c: 107: static inline uint8_t I2C_MasterGetRxData(void);
[; ;i2c_master.c: 108: static inline void I2C_MasterSendTxData(uint8_t data);
[; ;i2c_master.c: 109: static inline void I2C_MasterEnableRestart(void);
[; ;i2c_master.c: 110: static inline void I2C_MasterDisableRestart(void);
[; ;i2c_master.c: 111: static inline void I2C_MasterStartRx(void);
[; ;i2c_master.c: 112: static inline void I2C_MasterStart(void);
[; ;i2c_master.c: 113: static inline void I2C_MasterStop(void);
[; ;i2c_master.c: 114: static inline bool I2C_MasterIsNack(void);
[; ;i2c_master.c: 115: static inline void I2C_MasterSendAck(void);
[; ;i2c_master.c: 116: static inline void I2C_MasterSendNack(void);
[; ;i2c_master.c: 117: static inline void I2C_MasterClearBusCollision(void);
[; ;i2c_master.c: 120: static inline void I2C_MasterEnableIrq(void);
[; ;i2c_master.c: 121: static inline bool I2C_MasterIsIrqEnabled(void);
[; ;i2c_master.c: 122: static inline void I2C_MasterDisableIrq(void);
[; ;i2c_master.c: 123: static inline void I2C_MasterClearIrq(void);
[; ;i2c_master.c: 124: static inline void I2C_MasterSetIrq(void);
[; ;i2c_master.c: 125: static inline void I2C_MasterWaitForEvent(void);
[; ;i2c_master.c: 127: static i2c_fsm_states_t I2C_DO_IDLE(void);
[; ;i2c_master.c: 128: static i2c_fsm_states_t I2C_DO_SEND_ADR_READ(void);
[; ;i2c_master.c: 129: static i2c_fsm_states_t I2C_DO_SEND_ADR_WRITE(void);
[; ;i2c_master.c: 130: static i2c_fsm_states_t I2C_DO_TX(void);
[; ;i2c_master.c: 131: static i2c_fsm_states_t I2C_DO_RX(void);
[; ;i2c_master.c: 132: static i2c_fsm_states_t I2C_DO_RCEN(void);
[; ;i2c_master.c: 133: static i2c_fsm_states_t I2C_DO_TX_EMPTY(void);
[; ;i2c_master.c: 134: static i2c_fsm_states_t I2C_DO_SEND_RESTART_READ(void);
[; ;i2c_master.c: 135: static i2c_fsm_states_t I2C_DO_SEND_RESTART_WRITE(void);
[; ;i2c_master.c: 136: static i2c_fsm_states_t I2C_DO_SEND_RESTART(void);
[; ;i2c_master.c: 137: static i2c_fsm_states_t I2C_DO_SEND_STOP(void);
[; ;i2c_master.c: 138: static i2c_fsm_states_t I2C_DO_RX_ACK(void);
[; ;i2c_master.c: 139: static i2c_fsm_states_t I2C_DO_RX_NACK_STOP(void);
[; ;i2c_master.c: 140: static i2c_fsm_states_t I2C_DO_RX_NACK_RESTART(void);
[; ;i2c_master.c: 141: static i2c_fsm_states_t I2C_DO_RESET(void);
[; ;i2c_master.c: 142: static i2c_fsm_states_t I2C_DO_ADDRESS_NACK(void);
[; ;i2c_master.c: 145: typedef i2c_fsm_states_t (*fsmHandlerFunction)(void);
"145 mcc_generated_files/i2c_master.c
[v _fsmHandlerFunction `*F4361 ~T0 @X0 1 t ]
"146
[v _fsmStateTable `C*F4361 ~T0 @X0 -> 0 `x e ]
[i _fsmStateTable
:U ..
"147
&U _I2C_DO_IDLE
"148
&U _I2C_DO_SEND_ADR_READ
"149
&U _I2C_DO_SEND_ADR_WRITE
"150
&U _I2C_DO_TX
"151
&U _I2C_DO_RX
"152
&U _I2C_DO_RCEN
"153
&U _I2C_DO_TX_EMPTY
"154
&U _I2C_DO_SEND_RESTART_READ
"155
&U _I2C_DO_SEND_RESTART_WRITE
"156
&U _I2C_DO_SEND_RESTART
"157
&U _I2C_DO_SEND_STOP
"158
&U _I2C_DO_RX_ACK
"159
&U _I2C_DO_RX_NACK_STOP
"160
&U _I2C_DO_RX_NACK_RESTART
"161
&U _I2C_DO_RESET
"162
&U _I2C_DO_ADDRESS_NACK
..
]
[; ;i2c_master.c: 146: const fsmHandlerFunction fsmStateTable[] = {
[; ;i2c_master.c: 147: I2C_DO_IDLE,
[; ;i2c_master.c: 148: I2C_DO_SEND_ADR_READ,
[; ;i2c_master.c: 149: I2C_DO_SEND_ADR_WRITE,
[; ;i2c_master.c: 150: I2C_DO_TX,
[; ;i2c_master.c: 151: I2C_DO_RX,
[; ;i2c_master.c: 152: I2C_DO_RCEN,
[; ;i2c_master.c: 153: I2C_DO_TX_EMPTY,
[; ;i2c_master.c: 154: I2C_DO_SEND_RESTART_READ,
[; ;i2c_master.c: 155: I2C_DO_SEND_RESTART_WRITE,
[; ;i2c_master.c: 156: I2C_DO_SEND_RESTART,
[; ;i2c_master.c: 157: I2C_DO_SEND_STOP,
[; ;i2c_master.c: 158: I2C_DO_RX_ACK,
[; ;i2c_master.c: 159: I2C_DO_RX_NACK_STOP,
[; ;i2c_master.c: 160: I2C_DO_RX_NACK_RESTART,
[; ;i2c_master.c: 161: I2C_DO_RESET,
[; ;i2c_master.c: 162: I2C_DO_ADDRESS_NACK,
[; ;i2c_master.c: 163: };
"165
[v _I2C_Status `S445 ~T0 @X0 1 e ]
[i _I2C_Status
:U ..
:U ..
:U ..
-> -> 0 `i `*F106
..
..
..
]
[; ;i2c_master.c: 165: i2c_status_t I2C_Status = {0};
"167
[v _I2C_Initialize `(v ~T0 @X0 1 ef ]
"168
{
[; ;i2c_master.c: 167: void I2C_Initialize()
[; ;i2c_master.c: 168: {
[e :U _I2C_Initialize ]
[f ]
[; ;i2c_master.c: 169: SSP1STAT = 0x00;
"169
[e = _SSP1STAT -> -> 0 `i `uc ]
[; ;i2c_master.c: 170: SSP1CON1 = 0x08;
"170
[e = _SSP1CON1 -> -> 8 `i `uc ]
[; ;i2c_master.c: 171: SSP1CON2 = 0x00;
"171
[e = _SSP1CON2 -> -> 0 `i `uc ]
[; ;i2c_master.c: 172: SSP1ADD = 0x27;
"172
[e = _SSP1ADD -> -> 39 `i `uc ]
[; ;i2c_master.c: 173: SSP1CON1bits.SSPEN = 0;
"173
[e = . . _SSP1CON1bits 0 5 -> -> 0 `i `uc ]
[; ;i2c_master.c: 174: }
"174
[e :UE 446 ]
}
"176
[v _I2C_Open `(E92 ~T0 @X0 1 ef1`uc ]
"177
{
[; ;i2c_master.c: 176: i2c_error_t I2C_Open(i2c_address_t address)
[; ;i2c_master.c: 177: {
[e :U _I2C_Open ]
"176
[v _address `uc ~T0 @X0 1 r1 ]
"177
[f ]
"178
[v _returnValue `E92 ~T0 @X0 1 a ]
[; ;i2c_master.c: 178: i2c_error_t returnValue = I2C_BUSY;
[e = _returnValue . `E92 1 ]
[; ;i2c_master.c: 180: if(!I2C_Status.inUse)
"180
[e $ ! ! != -> . _I2C_Status 11 `i -> -> -> 0 `i `uc `i 448  ]
[; ;i2c_master.c: 181: {
"181
{
[; ;i2c_master.c: 182: I2C_Status.address = address;
"182
[e = . _I2C_Status 4 _address ]
[; ;i2c_master.c: 183: I2C_Status.busy = 0;
"183
[e = . _I2C_Status 10 -> -> 0 `i `uc ]
[; ;i2c_master.c: 184: I2C_Status.inUse = 1;
"184
[e = . _I2C_Status 11 -> -> 1 `i `uc ]
[; ;i2c_master.c: 185: I2C_Status.addressNackCheck = 0;
"185
[e = . _I2C_Status 9 -> -> 0 `i `uc ]
[; ;i2c_master.c: 186: I2C_Status.state = I2C_RESET;
"186
[e = . _I2C_Status 7 . `E4221 14 ]
[; ;i2c_master.c: 187: I2C_Status.time_out_value = 500;
"187
[e = . _I2C_Status 3 -> -> 500 `i `ui ]
[; ;i2c_master.c: 188: I2C_Status.bufferFree = 1;
"188
[e = . _I2C_Status 12 -> -> 1 `i `uc ]
[; ;i2c_master.c: 191: I2C_Status.callbackTable[I2C_DATA_COMPLETE]=I2C_CallbackReturnStop;
"191
[e = *U + &U . _I2C_Status 0 * -> . `E4239 0 `ux -> -> # *U &U . _I2C_Status 0 `ui `ux &U _I2C_CallbackReturnStop ]
[; ;i2c_master.c: 192: I2C_Status.callbackPayload[I2C_DATA_COMPLETE] = (0);
"192
[e = *U + &U . _I2C_Status 1 * -> . `E4239 0 `ux -> -> # *U &U . _I2C_Status 1 `ui `ux -> -> 0 `i `*v ]
[; ;i2c_master.c: 193: I2C_Status.callbackTable[I2C_WRITE_COLLISION]=I2C_CallbackReturnStop;
"193
[e = *U + &U . _I2C_Status 0 * -> . `E4239 1 `ux -> -> # *U &U . _I2C_Status 0 `ui `ux &U _I2C_CallbackReturnStop ]
[; ;i2c_master.c: 194: I2C_Status.callbackPayload[I2C_WRITE_COLLISION] = (0);
"194
[e = *U + &U . _I2C_Status 1 * -> . `E4239 1 `ux -> -> # *U &U . _I2C_Status 1 `ui `ux -> -> 0 `i `*v ]
[; ;i2c_master.c: 195: I2C_Status.callbackTable[I2C_ADDR_NACK]=I2C_CallbackReturnStop;
"195
[e = *U + &U . _I2C_Status 0 * -> . `E4239 2 `ux -> -> # *U &U . _I2C_Status 0 `ui `ux &U _I2C_CallbackReturnStop ]
[; ;i2c_master.c: 196: I2C_Status.callbackPayload[I2C_ADDR_NACK] = (0);
"196
[e = *U + &U . _I2C_Status 1 * -> . `E4239 2 `ux -> -> # *U &U . _I2C_Status 1 `ui `ux -> -> 0 `i `*v ]
[; ;i2c_master.c: 197: I2C_Status.callbackTable[I2C_DATA_NACK]=I2C_CallbackReturnStop;
"197
[e = *U + &U . _I2C_Status 0 * -> . `E4239 3 `ux -> -> # *U &U . _I2C_Status 0 `ui `ux &U _I2C_CallbackReturnStop ]
[; ;i2c_master.c: 198: I2C_Status.callbackPayload[I2C_DATA_NACK] = (0);
"198
[e = *U + &U . _I2C_Status 1 * -> . `E4239 3 `ux -> -> # *U &U . _I2C_Status 1 `ui `ux -> -> 0 `i `*v ]
[; ;i2c_master.c: 199: I2C_Status.callbackTable[I2C_TIMEOUT]=I2C_CallbackReturnReset;
"199
[e = *U + &U . _I2C_Status 0 * -> . `E4239 4 `ux -> -> # *U &U . _I2C_Status 0 `ui `ux &U _I2C_CallbackReturnReset ]
[; ;i2c_master.c: 200: I2C_Status.callbackPayload[I2C_TIMEOUT] = (0);
"200
[e = *U + &U . _I2C_Status 1 * -> . `E4239 4 `ux -> -> # *U &U . _I2C_Status 1 `ui `ux -> -> 0 `i `*v ]
[; ;i2c_master.c: 202: I2C_SetInterruptHandler(I2C_MasterIsr);
"202
[e ( _I2C_SetInterruptHandler (1 &U _I2C_MasterIsr ]
[; ;i2c_master.c: 203: I2C_MasterClearIrq();
"203
[e ( _I2C_MasterClearIrq ..  ]
[; ;i2c_master.c: 204: I2C_MasterOpen();
"204
[e ( _I2C_MasterOpen ..  ]
[; ;i2c_master.c: 205: I2C_MasterEnableIrq();
"205
[e ( _I2C_MasterEnableIrq ..  ]
[; ;i2c_master.c: 206: returnValue = I2C_NOERR;
"206
[e = _returnValue . `E92 0 ]
"207
}
[e :U 448 ]
[; ;i2c_master.c: 207: }
[; ;i2c_master.c: 208: return returnValue;
"208
[e ) _returnValue ]
[e $UE 447  ]
[; ;i2c_master.c: 209: }
"209
[e :UE 447 ]
}
"211
[v _I2C_Close `(E92 ~T0 @X0 1 ef ]
"212
{
[; ;i2c_master.c: 211: i2c_error_t I2C_Close(void)
[; ;i2c_master.c: 212: {
[e :U _I2C_Close ]
[f ]
"213
[v _returnValue `E92 ~T0 @X0 1 a ]
[; ;i2c_master.c: 213: i2c_error_t returnValue = I2C_BUSY;
[e = _returnValue . `E92 1 ]
[; ;i2c_master.c: 214: if(!I2C_Status.busy)
"214
[e $ ! ! != -> . _I2C_Status 10 `i -> -> -> 0 `i `uc `i 450  ]
[; ;i2c_master.c: 215: {
"215
{
[; ;i2c_master.c: 216: I2C_Status.inUse = 0;
"216
[e = . _I2C_Status 11 -> -> 0 `i `uc ]
[; ;i2c_master.c: 217: I2C_Status.address = 0xff;
"217
[e = . _I2C_Status 4 -> -> 255 `i `uc ]
[; ;i2c_master.c: 218: I2C_MasterClearIrq();
"218
[e ( _I2C_MasterClearIrq ..  ]
[; ;i2c_master.c: 219: I2C_MasterDisableIrq();
"219
[e ( _I2C_MasterDisableIrq ..  ]
[; ;i2c_master.c: 220: I2C_MasterClose();
"220
[e ( _I2C_MasterClose ..  ]
[; ;i2c_master.c: 221: returnValue = I2C_Status.error;
"221
[e = _returnValue . _I2C_Status 8 ]
"222
}
[e :U 450 ]
[; ;i2c_master.c: 222: }
[; ;i2c_master.c: 223: return returnValue;
"223
[e ) _returnValue ]
[e $UE 449  ]
[; ;i2c_master.c: 224: }
"224
[e :UE 449 ]
}
"226
[v _I2C_MasterOperation `(E92 ~T0 @X0 1 ef1`uc ]
"227
{
[; ;i2c_master.c: 226: i2c_error_t I2C_MasterOperation(bool read)
[; ;i2c_master.c: 227: {
[e :U _I2C_MasterOperation ]
"226
[v _read `uc ~T0 @X0 1 r1 ]
"227
[f ]
"228
[v _returnValue `E92 ~T0 @X0 1 a ]
[; ;i2c_master.c: 228: i2c_error_t returnValue = I2C_BUSY;
[e = _returnValue . `E92 1 ]
[; ;i2c_master.c: 229: if(!I2C_Status.busy)
"229
[e $ ! ! != -> . _I2C_Status 10 `i -> -> -> 0 `i `uc `i 452  ]
[; ;i2c_master.c: 230: {
"230
{
[; ;i2c_master.c: 231: I2C_Status.busy = 1;
"231
[e = . _I2C_Status 10 -> -> 1 `i `uc ]
[; ;i2c_master.c: 232: returnValue = I2C_NOERR;
"232
[e = _returnValue . `E92 0 ]
[; ;i2c_master.c: 234: if(read)
"234
[e $ ! != -> _read `i -> -> -> 0 `i `uc `i 453  ]
[; ;i2c_master.c: 235: {
"235
{
[; ;i2c_master.c: 236: I2C_Status.state = I2C_SEND_ADR_READ;
"236
[e = . _I2C_Status 7 . `E4221 1 ]
"237
}
[; ;i2c_master.c: 237: }
[e $U 454  ]
"238
[e :U 453 ]
[; ;i2c_master.c: 238: else
[; ;i2c_master.c: 239: {
"239
{
[; ;i2c_master.c: 240: I2C_Status.state = I2C_SEND_ADR_WRITE;
"240
[e = . _I2C_Status 7 . `E4221 2 ]
"241
}
[e :U 454 ]
[; ;i2c_master.c: 241: }
[; ;i2c_master.c: 242: I2C_MasterStart();
"242
[e ( _I2C_MasterStart ..  ]
"243
}
[e :U 452 ]
[; ;i2c_master.c: 243: }
[; ;i2c_master.c: 244: return returnValue;
"244
[e ) _returnValue ]
[e $UE 451  ]
[; ;i2c_master.c: 245: }
"245
[e :UE 451 ]
}
"247
[v _I2C_MasterRead `(E92 ~T0 @X0 1 ef ]
"248
{
[; ;i2c_master.c: 247: i2c_error_t I2C_MasterRead(void)
[; ;i2c_master.c: 248: {
[e :U _I2C_MasterRead ]
[f ]
[; ;i2c_master.c: 249: return I2C_MasterOperation(1);
"249
[e ) ( _I2C_MasterOperation (1 -> -> 1 `i `uc ]
[e $UE 455  ]
[; ;i2c_master.c: 250: }
"250
[e :UE 455 ]
}
"252
[v _I2C_MasterWrite `(E92 ~T0 @X0 1 ef ]
"253
{
[; ;i2c_master.c: 252: i2c_error_t I2C_MasterWrite(void)
[; ;i2c_master.c: 253: {
[e :U _I2C_MasterWrite ]
[f ]
[; ;i2c_master.c: 254: return I2C_MasterOperation(0);
"254
[e ) ( _I2C_MasterOperation (1 -> -> 0 `i `uc ]
[e $UE 456  ]
[; ;i2c_master.c: 255: }
"255
[e :UE 456 ]
}
"257
[v _I2C_SetTimeOut `(v ~T0 @X0 1 ef1`uc ]
"258
{
[; ;i2c_master.c: 257: void I2C_SetTimeOut(uint8_t timeOutValue)
[; ;i2c_master.c: 258: {
[e :U _I2C_SetTimeOut ]
"257
[v _timeOutValue `uc ~T0 @X0 1 r1 ]
"258
[f ]
[; ;i2c_master.c: 259: I2C_MasterDisableIrq();
"259
[e ( _I2C_MasterDisableIrq ..  ]
[; ;i2c_master.c: 260: I2C_Status.time_out_value = timeOutValue;
"260
[e = . _I2C_Status 3 -> _timeOutValue `ui ]
[; ;i2c_master.c: 261: I2C_MasterEnableIrq();
"261
[e ( _I2C_MasterEnableIrq ..  ]
[; ;i2c_master.c: 262: }
"262
[e :UE 457 ]
}
"264
[v _I2C_SetBuffer `(v ~T0 @X0 1 ef2`*v`ui ]
"265
{
[; ;i2c_master.c: 264: void I2C_SetBuffer(void *buffer, size_t bufferSize)
[; ;i2c_master.c: 265: {
[e :U _I2C_SetBuffer ]
"264
[v _buffer `*v ~T0 @X0 1 r1 ]
[v _bufferSize `ui ~T0 @X0 1 r2 ]
"265
[f ]
[; ;i2c_master.c: 266: if(I2C_Status.bufferFree)
"266
[e $ ! != -> . _I2C_Status 12 `i -> -> -> 0 `i `uc `i 459  ]
[; ;i2c_master.c: 267: {
"267
{
[; ;i2c_master.c: 268: I2C_Status.data_ptr = buffer;
"268
[e = . _I2C_Status 5 -> _buffer `*uc ]
[; ;i2c_master.c: 269: I2C_Status.data_length = bufferSize;
"269
[e = . _I2C_Status 6 _bufferSize ]
[; ;i2c_master.c: 270: I2C_Status.bufferFree = 0;
"270
[e = . _I2C_Status 12 -> -> 0 `i `uc ]
"271
}
[e :U 459 ]
[; ;i2c_master.c: 271: }
[; ;i2c_master.c: 272: }
"272
[e :UE 458 ]
}
"274
[v _I2C_SetDataCompleteCallback `(v ~T0 @X0 1 ef2`*F106`*v ]
"275
{
[; ;i2c_master.c: 274: void I2C_SetDataCompleteCallback(i2c_callback_t cb, void *ptr)
[; ;i2c_master.c: 275: {
[e :U _I2C_SetDataCompleteCallback ]
"274
[v _cb `*F106 ~T0 @X0 1 r1 ]
[v _ptr `*v ~T0 @X0 1 r2 ]
"275
[f ]
[; ;i2c_master.c: 276: I2C_SetCallback(I2C_DATA_COMPLETE, cb, ptr);
"276
[e ( _I2C_SetCallback (3 , , . `E4239 0 _cb _ptr ]
[; ;i2c_master.c: 277: }
"277
[e :UE 460 ]
}
"279
[v _I2C_SetWriteCollisionCallback `(v ~T0 @X0 1 ef2`*F106`*v ]
"280
{
[; ;i2c_master.c: 279: void I2C_SetWriteCollisionCallback(i2c_callback_t cb, void *ptr)
[; ;i2c_master.c: 280: {
[e :U _I2C_SetWriteCollisionCallback ]
"279
[v _cb `*F106 ~T0 @X0 1 r1 ]
[v _ptr `*v ~T0 @X0 1 r2 ]
"280
[f ]
[; ;i2c_master.c: 281: I2C_SetCallback(I2C_WRITE_COLLISION, cb, ptr);
"281
[e ( _I2C_SetCallback (3 , , . `E4239 1 _cb _ptr ]
[; ;i2c_master.c: 282: }
"282
[e :UE 461 ]
}
"284
[v _I2C_SetAddressNackCallback `(v ~T0 @X0 1 ef2`*F106`*v ]
"285
{
[; ;i2c_master.c: 284: void I2C_SetAddressNackCallback(i2c_callback_t cb, void *ptr)
[; ;i2c_master.c: 285: {
[e :U _I2C_SetAddressNackCallback ]
"284
[v _cb `*F106 ~T0 @X0 1 r1 ]
[v _ptr `*v ~T0 @X0 1 r2 ]
"285
[f ]
[; ;i2c_master.c: 286: I2C_SetCallback(I2C_ADDR_NACK, cb, ptr);
"286
[e ( _I2C_SetCallback (3 , , . `E4239 2 _cb _ptr ]
[; ;i2c_master.c: 287: }
"287
[e :UE 462 ]
}
"289
[v _I2C_SetDataNackCallback `(v ~T0 @X0 1 ef2`*F106`*v ]
"290
{
[; ;i2c_master.c: 289: void I2C_SetDataNackCallback(i2c_callback_t cb, void *ptr)
[; ;i2c_master.c: 290: {
[e :U _I2C_SetDataNackCallback ]
"289
[v _cb `*F106 ~T0 @X0 1 r1 ]
[v _ptr `*v ~T0 @X0 1 r2 ]
"290
[f ]
[; ;i2c_master.c: 291: I2C_SetCallback(I2C_DATA_NACK, cb, ptr);
"291
[e ( _I2C_SetCallback (3 , , . `E4239 3 _cb _ptr ]
[; ;i2c_master.c: 292: }
"292
[e :UE 463 ]
}
"294
[v _I2C_SetTimeoutCallback `(v ~T0 @X0 1 ef2`*F106`*v ]
"295
{
[; ;i2c_master.c: 294: void I2C_SetTimeoutCallback(i2c_callback_t cb, void *ptr)
[; ;i2c_master.c: 295: {
[e :U _I2C_SetTimeoutCallback ]
"294
[v _cb `*F106 ~T0 @X0 1 r1 ]
[v _ptr `*v ~T0 @X0 1 r2 ]
"295
[f ]
[; ;i2c_master.c: 296: I2C_SetCallback(I2C_TIMEOUT, cb, ptr);
"296
[e ( _I2C_SetCallback (3 , , . `E4239 4 _cb _ptr ]
[; ;i2c_master.c: 297: }
"297
[e :UE 464 ]
}
"299
[v _I2C_SetInterruptHandler `(v ~T0 @X0 1 ef1`*F153 ]
"300
{
[; ;i2c_master.c: 299: void I2C_SetInterruptHandler(void (* InterruptHandler)(void))
[; ;i2c_master.c: 300: {
[e :U _I2C_SetInterruptHandler ]
[v F4410 `(v ~T0 @X0 0 tf ]
"299
[v _InterruptHandler `*F4410 ~T0 @X0 1 r1 ]
"300
[f ]
[; ;i2c_master.c: 301: MSSP_InterruptHandler = InterruptHandler;
"301
[e = _MSSP_InterruptHandler _InterruptHandler ]
[; ;i2c_master.c: 302: }
"302
[e :UE 465 ]
}
"304
[v _I2C_SetCallback `(v ~T0 @X0 1 sf3`E4239`*F106`*v ]
"305
{
[; ;i2c_master.c: 304: static void I2C_SetCallback(i2c_callbackIndex_t idx, i2c_callback_t cb, void *ptr)
[; ;i2c_master.c: 305: {
[e :U _I2C_SetCallback ]
"304
[v _idx `E4239 ~T0 @X0 1 r1 ]
[v _cb `*F106 ~T0 @X0 1 r2 ]
[v _ptr `*v ~T0 @X0 1 r3 ]
"305
[f ]
[; ;i2c_master.c: 306: if(cb)
"306
[e $ ! != _cb -> -> 0 `i `*F106 467  ]
[; ;i2c_master.c: 307: {
"307
{
[; ;i2c_master.c: 308: I2C_Status.callbackTable[idx] = cb;
"308
[e = *U + &U . _I2C_Status 0 * -> _idx `ux -> -> # *U &U . _I2C_Status 0 `ui `ux _cb ]
[; ;i2c_master.c: 309: I2C_Status.callbackPayload[idx] = ptr;
"309
[e = *U + &U . _I2C_Status 1 * -> _idx `ux -> -> # *U &U . _I2C_Status 1 `ui `ux _ptr ]
"310
}
[; ;i2c_master.c: 310: }
[e $U 468  ]
"311
[e :U 467 ]
[; ;i2c_master.c: 311: else
[; ;i2c_master.c: 312: {
"312
{
[; ;i2c_master.c: 313: I2C_Status.callbackTable[idx] = I2C_CallbackReturnStop;
"313
[e = *U + &U . _I2C_Status 0 * -> _idx `ux -> -> # *U &U . _I2C_Status 0 `ui `ux &U _I2C_CallbackReturnStop ]
[; ;i2c_master.c: 314: I2C_Status.callbackPayload[idx] = (0);
"314
[e = *U + &U . _I2C_Status 1 * -> _idx `ux -> -> # *U &U . _I2C_Status 1 `ui `ux -> -> 0 `i `*v ]
"315
}
[e :U 468 ]
[; ;i2c_master.c: 315: }
[; ;i2c_master.c: 316: }
"316
[e :UE 466 ]
}
"318
[v _I2C_MasterIsr `(v ~T0 @X0 1 sf ]
"319
{
[; ;i2c_master.c: 318: static void I2C_MasterIsr()
[; ;i2c_master.c: 319: {
[e :U _I2C_MasterIsr ]
[f ]
[; ;i2c_master.c: 320: I2C_MasterFsm();
"320
[e ( _I2C_MasterFsm ..  ]
[; ;i2c_master.c: 321: }
"321
[e :UE 469 ]
}
"323
[v _I2C_MasterFsm `TF4270 ~T0 @X0 1 s ]
"324
{
[; ;i2c_master.c: 323: static inline void I2C_MasterFsm(void)
[; ;i2c_master.c: 324: {
[e :U _I2C_MasterFsm ]
[f ]
[; ;i2c_master.c: 325: I2C_MasterClearIrq();
"325
[e ( _I2C_MasterClearIrq ..  ]
[; ;i2c_master.c: 327: if(I2C_Status.addressNackCheck && I2C_MasterIsNack())
"327
[e $ ! && != -> . _I2C_Status 9 `i -> -> -> 0 `i `uc `i != -> ( _I2C_MasterIsNack ..  `i -> -> -> 0 `i `uc `i 471  ]
[; ;i2c_master.c: 328: {
"328
{
[; ;i2c_master.c: 329: I2C_Status.state = I2C_ADDRESS_NACK;
"329
[e = . _I2C_Status 7 . `E4221 15 ]
"330
}
[e :U 471 ]
[; ;i2c_master.c: 330: }
[; ;i2c_master.c: 331: I2C_Status.state = fsmStateTable[I2C_Status.state]();
"331
[e = . _I2C_Status 7 ( *U *U + &U _fsmStateTable * -> . _I2C_Status 7 `ux -> -> # *U &U _fsmStateTable `ui `ux ..  ]
[; ;i2c_master.c: 332: }
"332
[e :UE 470 ]
}
"335
[v _I2C_DO_IDLE `(E4221 ~T0 @X0 1 sf ]
"336
{
[; ;i2c_master.c: 335: static i2c_fsm_states_t I2C_DO_IDLE(void)
[; ;i2c_master.c: 336: {
[e :U _I2C_DO_IDLE ]
[f ]
[; ;i2c_master.c: 337: I2C_Status.busy = 0;
"337
[e = . _I2C_Status 10 -> -> 0 `i `uc ]
[; ;i2c_master.c: 338: I2C_Status.error = I2C_NOERR;
"338
[e = . _I2C_Status 8 . `E92 0 ]
[; ;i2c_master.c: 339: return I2C_RESET;
"339
[e ) . `E4221 14 ]
[e $UE 472  ]
[; ;i2c_master.c: 340: }
"340
[e :UE 472 ]
}
"342
[v _I2C_DO_SEND_ADR_READ `(E4221 ~T0 @X0 1 sf ]
"343
{
[; ;i2c_master.c: 342: static i2c_fsm_states_t I2C_DO_SEND_ADR_READ(void)
[; ;i2c_master.c: 343: {
[e :U _I2C_DO_SEND_ADR_READ ]
[f ]
[; ;i2c_master.c: 344: I2C_Status.addressNackCheck = 1;
"344
[e = . _I2C_Status 9 -> -> 1 `i `uc ]
[; ;i2c_master.c: 345: I2C_MasterSendTxData(I2C_Status.address << 1 | 1);
"345
[e ( _I2C_MasterSendTxData (1 -> | << -> . _I2C_Status 4 `i -> 1 `i -> 1 `i `uc ]
[; ;i2c_master.c: 346: return I2C_RCEN;
"346
[e ) . `E4221 5 ]
[e $UE 473  ]
[; ;i2c_master.c: 347: }
"347
[e :UE 473 ]
}
"349
[v _I2C_DO_SEND_ADR_WRITE `(E4221 ~T0 @X0 1 sf ]
"350
{
[; ;i2c_master.c: 349: static i2c_fsm_states_t I2C_DO_SEND_ADR_WRITE(void)
[; ;i2c_master.c: 350: {
[e :U _I2C_DO_SEND_ADR_WRITE ]
[f ]
[; ;i2c_master.c: 351: I2C_Status.addressNackCheck = 1;
"351
[e = . _I2C_Status 9 -> -> 1 `i `uc ]
[; ;i2c_master.c: 352: I2C_MasterSendTxData(I2C_Status.address << 1);
"352
[e ( _I2C_MasterSendTxData (1 -> << -> . _I2C_Status 4 `i -> 1 `i `uc ]
[; ;i2c_master.c: 353: return I2C_TX;
"353
[e ) . `E4221 3 ]
[e $UE 474  ]
[; ;i2c_master.c: 354: }
"354
[e :UE 474 ]
}
"356
[v _I2C_DO_TX `(E4221 ~T0 @X0 1 sf ]
"357
{
[; ;i2c_master.c: 356: static i2c_fsm_states_t I2C_DO_TX(void)
[; ;i2c_master.c: 357: {
[e :U _I2C_DO_TX ]
[f ]
[; ;i2c_master.c: 358: if(I2C_MasterIsNack())
"358
[e $ ! != -> ( _I2C_MasterIsNack ..  `i -> -> -> 0 `i `uc `i 476  ]
[; ;i2c_master.c: 359: {
"359
{
[; ;i2c_master.c: 360: switch(I2C_Status.callbackTable[I2C_DATA_NACK](I2C_Status.callbackPayload[I2C_DATA_NACK]))
"360
[e $U 478  ]
[; ;i2c_master.c: 361: {
"361
{
[; ;i2c_master.c: 362: case I2C_RESTART_READ:
"362
[e :U 479 ]
[; ;i2c_master.c: 363: return I2C_DO_SEND_RESTART_READ();
"363
[e ) ( _I2C_DO_SEND_RESTART_READ ..  ]
[e $UE 475  ]
[; ;i2c_master.c: 364: case I2C_RESTART_WRITE:
"364
[e :U 480 ]
[; ;i2c_master.c: 365: return I2C_DO_SEND_RESTART_WRITE();
"365
[e ) ( _I2C_DO_SEND_RESTART_WRITE ..  ]
[e $UE 475  ]
[; ;i2c_master.c: 366: default:
"366
[e :U 481 ]
[; ;i2c_master.c: 367: case I2C_CONTINUE:
"367
[e :U 482 ]
"368
[e :U 483 ]
[; ;i2c_master.c: 368: case I2C_STOP:
[; ;i2c_master.c: 369: return I2C_DO_SEND_STOP();
"369
[e ) ( _I2C_DO_SEND_STOP ..  ]
[e $UE 475  ]
"370
}
[; ;i2c_master.c: 370: }
[e $U 477  ]
"360
[e :U 478 ]
[e [\ ( *U *U + &U . _I2C_Status 0 * -> . `E4239 3 `ux -> -> # *U &U . _I2C_Status 0 `ui `ux (1 *U + &U . _I2C_Status 1 * -> . `E4239 3 `ux -> -> # *U &U . _I2C_Status 1 `ui `ux , $ . `E97 1 479
 , $ . `E97 2 480
 , $ . `E97 3 482
 , $ . `E97 0 483
 481 ]
"370
[e :U 477 ]
"371
}
[; ;i2c_master.c: 371: }
[e $U 484  ]
"372
[e :U 476 ]
[; ;i2c_master.c: 372: else
[; ;i2c_master.c: 373: {
"373
{
[; ;i2c_master.c: 374: I2C_Status.addressNackCheck = 0;
"374
[e = . _I2C_Status 9 -> -> 0 `i `uc ]
[; ;i2c_master.c: 375: I2C_MasterSendTxData(*I2C_Status.data_ptr++);
"375
[e ( _I2C_MasterSendTxData (1 *U ++ . _I2C_Status 5 * -> -> 1 `i `x -> -> # *U . _I2C_Status 5 `i `x ]
[; ;i2c_master.c: 376: return (--I2C_Status.data_length)?I2C_TX:I2C_TX_EMPTY;
"376
[e ) -> ? != =- . _I2C_Status 6 -> -> 1 `i `ui -> -> 0 `i `ui : -> . `E4221 3 `i -> . `E4221 6 `i `E4221 ]
[e $UE 475  ]
"377
}
[e :U 484 ]
[; ;i2c_master.c: 377: }
[; ;i2c_master.c: 378: }
"378
[e :UE 475 ]
}
"380
[v _I2C_DO_RX `(E4221 ~T0 @X0 1 sf ]
"381
{
[; ;i2c_master.c: 380: static i2c_fsm_states_t I2C_DO_RX(void)
[; ;i2c_master.c: 381: {
[e :U _I2C_DO_RX ]
[f ]
[; ;i2c_master.c: 382: *I2C_Status.data_ptr++ = I2C_MasterGetRxData();
"382
[e = *U ++ . _I2C_Status 5 * -> -> 1 `i `x -> -> # *U . _I2C_Status 5 `i `x ( _I2C_MasterGetRxData ..  ]
[; ;i2c_master.c: 383: if(--I2C_Status.data_length)
"383
[e $ ! != =- . _I2C_Status 6 -> -> 1 `i `ui -> -> 0 `i `ui 486  ]
[; ;i2c_master.c: 384: {
"384
{
[; ;i2c_master.c: 385: I2C_MasterSendAck();
"385
[e ( _I2C_MasterSendAck ..  ]
[; ;i2c_master.c: 386: return I2C_RCEN;
"386
[e ) . `E4221 5 ]
[e $UE 485  ]
"387
}
[; ;i2c_master.c: 387: }
[e $U 487  ]
"388
[e :U 486 ]
[; ;i2c_master.c: 388: else
[; ;i2c_master.c: 389: {
"389
{
[; ;i2c_master.c: 390: I2C_Status.bufferFree = 1;
"390
[e = . _I2C_Status 12 -> -> 1 `i `uc ]
[; ;i2c_master.c: 391: switch(I2C_Status.callbackTable[I2C_DATA_COMPLETE](I2C_Status.callbackPayload[I2C_DATA_COMPLETE]))
"391
[e $U 489  ]
[; ;i2c_master.c: 392: {
"392
{
[; ;i2c_master.c: 393: case I2C_RESTART_WRITE:
"393
[e :U 490 ]
"394
[e :U 491 ]
[; ;i2c_master.c: 394: case I2C_RESTART_READ:
[; ;i2c_master.c: 395: return I2C_DO_RX_NACK_RESTART();
"395
[e ) ( _I2C_DO_RX_NACK_RESTART ..  ]
[e $UE 485  ]
[; ;i2c_master.c: 396: default:
"396
[e :U 492 ]
[; ;i2c_master.c: 397: case I2C_CONTINUE:
"397
[e :U 493 ]
"398
[e :U 494 ]
[; ;i2c_master.c: 398: case I2C_STOP:
[; ;i2c_master.c: 399: return I2C_DO_RX_NACK_STOP();
"399
[e ) ( _I2C_DO_RX_NACK_STOP ..  ]
[e $UE 485  ]
"400
}
[; ;i2c_master.c: 400: }
[e $U 488  ]
"391
[e :U 489 ]
[e [\ ( *U *U + &U . _I2C_Status 0 * -> . `E4239 0 `ux -> -> # *U &U . _I2C_Status 0 `ui `ux (1 *U + &U . _I2C_Status 1 * -> . `E4239 0 `ux -> -> # *U &U . _I2C_Status 1 `ui `ux , $ . `E97 2 490
 , $ . `E97 1 491
 , $ . `E97 3 493
 , $ . `E97 0 494
 492 ]
"400
[e :U 488 ]
"401
}
[e :U 487 ]
[; ;i2c_master.c: 401: }
[; ;i2c_master.c: 402: }
"402
[e :UE 485 ]
}
"404
[v _I2C_DO_RCEN `(E4221 ~T0 @X0 1 sf ]
"405
{
[; ;i2c_master.c: 404: static i2c_fsm_states_t I2C_DO_RCEN(void)
[; ;i2c_master.c: 405: {
[e :U _I2C_DO_RCEN ]
[f ]
[; ;i2c_master.c: 406: I2C_Status.addressNackCheck = 0;
"406
[e = . _I2C_Status 9 -> -> 0 `i `uc ]
[; ;i2c_master.c: 407: I2C_MasterStartRx();
"407
[e ( _I2C_MasterStartRx ..  ]
[; ;i2c_master.c: 408: return I2C_RX;
"408
[e ) . `E4221 4 ]
[e $UE 495  ]
[; ;i2c_master.c: 409: }
"409
[e :UE 495 ]
}
"411
[v _I2C_DO_TX_EMPTY `(E4221 ~T0 @X0 1 sf ]
"412
{
[; ;i2c_master.c: 411: static i2c_fsm_states_t I2C_DO_TX_EMPTY(void)
[; ;i2c_master.c: 412: {
[e :U _I2C_DO_TX_EMPTY ]
[f ]
[; ;i2c_master.c: 413: I2C_Status.bufferFree = 1;
"413
[e = . _I2C_Status 12 -> -> 1 `i `uc ]
[; ;i2c_master.c: 414: switch(I2C_Status.callbackTable[I2C_DATA_COMPLETE](I2C_Status.callbackPayload[I2C_DATA_COMPLETE]))
"414
[e $U 498  ]
[; ;i2c_master.c: 415: {
"415
{
[; ;i2c_master.c: 416: case I2C_RESTART_READ:
"416
[e :U 499 ]
"417
[e :U 500 ]
[; ;i2c_master.c: 417: case I2C_RESTART_WRITE:
[; ;i2c_master.c: 418: return I2C_DO_SEND_RESTART();
"418
[e ) ( _I2C_DO_SEND_RESTART ..  ]
[e $UE 496  ]
[; ;i2c_master.c: 419: case I2C_CONTINUE:
"419
[e :U 501 ]
[; ;i2c_master.c: 420: I2C_MasterSetIrq();
"420
[e ( _I2C_MasterSetIrq ..  ]
[; ;i2c_master.c: 421: return I2C_TX;
"421
[e ) . `E4221 3 ]
[e $UE 496  ]
[; ;i2c_master.c: 422: default:
"422
[e :U 502 ]
[; ;i2c_master.c: 423: case I2C_STOP:
"423
[e :U 503 ]
[; ;i2c_master.c: 424: return I2C_DO_SEND_STOP();
"424
[e ) ( _I2C_DO_SEND_STOP ..  ]
[e $UE 496  ]
"425
}
[; ;i2c_master.c: 425: }
[e $U 497  ]
"414
[e :U 498 ]
[e [\ ( *U *U + &U . _I2C_Status 0 * -> . `E4239 0 `ux -> -> # *U &U . _I2C_Status 0 `ui `ux (1 *U + &U . _I2C_Status 1 * -> . `E4239 0 `ux -> -> # *U &U . _I2C_Status 1 `ui `ux , $ . `E97 1 499
 , $ . `E97 2 500
 , $ . `E97 3 501
 , $ . `E97 0 503
 502 ]
"425
[e :U 497 ]
[; ;i2c_master.c: 426: }
"426
[e :UE 496 ]
}
"428
[v _I2C_DO_RX_EMPTY `(E4221 ~T0 @X0 1 sf ]
"429
{
[; ;i2c_master.c: 428: static i2c_fsm_states_t I2C_DO_RX_EMPTY(void)
[; ;i2c_master.c: 429: {
[e :U _I2C_DO_RX_EMPTY ]
[f ]
[; ;i2c_master.c: 430: I2C_Status.bufferFree = 1;
"430
[e = . _I2C_Status 12 -> -> 1 `i `uc ]
[; ;i2c_master.c: 431: switch(I2C_Status.callbackTable[I2C_DATA_COMPLETE](I2C_Status.callbackPayload[I2C_DATA_COMPLETE]))
"431
[e $U 506  ]
[; ;i2c_master.c: 432: {
"432
{
[; ;i2c_master.c: 433: case I2C_RESTART_WRITE:
"433
[e :U 507 ]
[; ;i2c_master.c: 434: I2C_MasterEnableRestart();
"434
[e ( _I2C_MasterEnableRestart ..  ]
[; ;i2c_master.c: 435: return I2C_SEND_RESTART_WRITE;
"435
[e ) . `E4221 8 ]
[e $UE 504  ]
[; ;i2c_master.c: 436: case I2C_RESTART_READ:
"436
[e :U 508 ]
[; ;i2c_master.c: 437: I2C_MasterEnableRestart();
"437
[e ( _I2C_MasterEnableRestart ..  ]
[; ;i2c_master.c: 438: return I2C_SEND_RESTART_READ;
"438
[e ) . `E4221 7 ]
[e $UE 504  ]
[; ;i2c_master.c: 439: case I2C_CONTINUE:
"439
[e :U 509 ]
[; ;i2c_master.c: 440: return I2C_RX;
"440
[e ) . `E4221 4 ]
[e $UE 504  ]
[; ;i2c_master.c: 441: default:
"441
[e :U 510 ]
[; ;i2c_master.c: 442: case I2C_STOP:
"442
[e :U 511 ]
[; ;i2c_master.c: 443: if(I2C_Status.state != I2C_SEND_RESTART_READ)
"443
[e $ ! != -> . _I2C_Status 7 `i -> . `E4221 7 `i 512  ]
[; ;i2c_master.c: 444: {
"444
{
[; ;i2c_master.c: 445: I2C_MasterDisableRestart();
"445
[e ( _I2C_MasterDisableRestart ..  ]
"446
}
[e :U 512 ]
[; ;i2c_master.c: 446: }
[; ;i2c_master.c: 447: return I2C_RESET;
"447
[e ) . `E4221 14 ]
[e $UE 504  ]
"448
}
[; ;i2c_master.c: 448: }
[e $U 505  ]
"431
[e :U 506 ]
[e [\ ( *U *U + &U . _I2C_Status 0 * -> . `E4239 0 `ux -> -> # *U &U . _I2C_Status 0 `ui `ux (1 *U + &U . _I2C_Status 1 * -> . `E4239 0 `ux -> -> # *U &U . _I2C_Status 1 `ui `ux , $ . `E97 2 507
 , $ . `E97 1 508
 , $ . `E97 3 509
 , $ . `E97 0 511
 510 ]
"448
[e :U 505 ]
[; ;i2c_master.c: 449: }
"449
[e :UE 504 ]
}
"451
[v _I2C_DO_SEND_RESTART_READ `(E4221 ~T0 @X0 1 sf ]
"452
{
[; ;i2c_master.c: 451: static i2c_fsm_states_t I2C_DO_SEND_RESTART_READ(void)
[; ;i2c_master.c: 452: {
[e :U _I2C_DO_SEND_RESTART_READ ]
[f ]
[; ;i2c_master.c: 453: I2C_MasterEnableRestart();
"453
[e ( _I2C_MasterEnableRestart ..  ]
[; ;i2c_master.c: 454: return I2C_SEND_ADR_READ;
"454
[e ) . `E4221 1 ]
[e $UE 513  ]
[; ;i2c_master.c: 455: }
"455
[e :UE 513 ]
}
"457
[v _I2C_DO_SEND_RESTART_WRITE `(E4221 ~T0 @X0 1 sf ]
"458
{
[; ;i2c_master.c: 457: static i2c_fsm_states_t I2C_DO_SEND_RESTART_WRITE(void)
[; ;i2c_master.c: 458: {
[e :U _I2C_DO_SEND_RESTART_WRITE ]
[f ]
[; ;i2c_master.c: 459: I2C_MasterEnableRestart();
"459
[e ( _I2C_MasterEnableRestart ..  ]
[; ;i2c_master.c: 460: return I2C_SEND_ADR_WRITE;
"460
[e ) . `E4221 2 ]
[e $UE 514  ]
[; ;i2c_master.c: 461: }
"461
[e :UE 514 ]
}
"464
[v _I2C_DO_SEND_RESTART `(E4221 ~T0 @X0 1 sf ]
"465
{
[; ;i2c_master.c: 464: static i2c_fsm_states_t I2C_DO_SEND_RESTART(void)
[; ;i2c_master.c: 465: {
[e :U _I2C_DO_SEND_RESTART ]
[f ]
[; ;i2c_master.c: 466: I2C_MasterEnableRestart();
"466
[e ( _I2C_MasterEnableRestart ..  ]
[; ;i2c_master.c: 467: return I2C_SEND_ADR_READ;
"467
[e ) . `E4221 1 ]
[e $UE 515  ]
[; ;i2c_master.c: 468: }
"468
[e :UE 515 ]
}
"470
[v _I2C_DO_SEND_STOP `(E4221 ~T0 @X0 1 sf ]
"471
{
[; ;i2c_master.c: 470: static i2c_fsm_states_t I2C_DO_SEND_STOP(void)
[; ;i2c_master.c: 471: {
[e :U _I2C_DO_SEND_STOP ]
[f ]
[; ;i2c_master.c: 472: I2C_MasterStop();
"472
[e ( _I2C_MasterStop ..  ]
[; ;i2c_master.c: 473: return I2C_IDLE;
"473
[e ) . `E4221 0 ]
[e $UE 516  ]
[; ;i2c_master.c: 474: }
"474
[e :UE 516 ]
}
"476
[v _I2C_DO_RX_ACK `(E4221 ~T0 @X0 1 sf ]
"477
{
[; ;i2c_master.c: 476: static i2c_fsm_states_t I2C_DO_RX_ACK(void)
[; ;i2c_master.c: 477: {
[e :U _I2C_DO_RX_ACK ]
[f ]
[; ;i2c_master.c: 478: I2C_MasterSendAck();
"478
[e ( _I2C_MasterSendAck ..  ]
[; ;i2c_master.c: 479: return I2C_RCEN;
"479
[e ) . `E4221 5 ]
[e $UE 517  ]
[; ;i2c_master.c: 480: }
"480
[e :UE 517 ]
}
"483
[v _I2C_DO_RX_NACK_STOP `(E4221 ~T0 @X0 1 sf ]
"484
{
[; ;i2c_master.c: 483: static i2c_fsm_states_t I2C_DO_RX_NACK_STOP(void)
[; ;i2c_master.c: 484: {
[e :U _I2C_DO_RX_NACK_STOP ]
[f ]
[; ;i2c_master.c: 485: I2C_MasterSendNack();
"485
[e ( _I2C_MasterSendNack ..  ]
[; ;i2c_master.c: 486: return I2C_SEND_STOP;
"486
[e ) . `E4221 10 ]
[e $UE 518  ]
[; ;i2c_master.c: 487: }
"487
[e :UE 518 ]
}
"489
[v _I2C_DO_RX_NACK_RESTART `(E4221 ~T0 @X0 1 sf ]
"490
{
[; ;i2c_master.c: 489: static i2c_fsm_states_t I2C_DO_RX_NACK_RESTART(void)
[; ;i2c_master.c: 490: {
[e :U _I2C_DO_RX_NACK_RESTART ]
[f ]
[; ;i2c_master.c: 491: I2C_MasterSendNack();
"491
[e ( _I2C_MasterSendNack ..  ]
[; ;i2c_master.c: 492: return I2C_SEND_RESTART;
"492
[e ) . `E4221 9 ]
[e $UE 519  ]
[; ;i2c_master.c: 493: }
"493
[e :UE 519 ]
}
"495
[v _I2C_DO_RESET `(E4221 ~T0 @X0 1 sf ]
"496
{
[; ;i2c_master.c: 495: static i2c_fsm_states_t I2C_DO_RESET(void)
[; ;i2c_master.c: 496: {
[e :U _I2C_DO_RESET ]
[f ]
[; ;i2c_master.c: 497: I2C_Status.busy = 0;
"497
[e = . _I2C_Status 10 -> -> 0 `i `uc ]
[; ;i2c_master.c: 498: I2C_Status.error = I2C_NOERR;
"498
[e = . _I2C_Status 8 . `E92 0 ]
[; ;i2c_master.c: 499: return I2C_RESET;
"499
[e ) . `E4221 14 ]
[e $UE 520  ]
[; ;i2c_master.c: 500: }
"500
[e :UE 520 ]
}
"501
[v _I2C_DO_ADDRESS_NACK `(E4221 ~T0 @X0 1 sf ]
"502
{
[; ;i2c_master.c: 501: static i2c_fsm_states_t I2C_DO_ADDRESS_NACK(void)
[; ;i2c_master.c: 502: {
[e :U _I2C_DO_ADDRESS_NACK ]
[f ]
[; ;i2c_master.c: 503: I2C_Status.addressNackCheck = 0;
"503
[e = . _I2C_Status 9 -> -> 0 `i `uc ]
[; ;i2c_master.c: 504: I2C_Status.error = I2C_FAIL;
"504
[e = . _I2C_Status 8 . `E92 2 ]
[; ;i2c_master.c: 505: switch(I2C_Status.callbackTable[I2C_ADDR_NACK](I2C_Status.callbackPayload[I2C_ADDR_NACK]))
"505
[e $U 523  ]
[; ;i2c_master.c: 506: {
"506
{
[; ;i2c_master.c: 507: case I2C_RESTART_READ:
"507
[e :U 524 ]
"508
[e :U 525 ]
[; ;i2c_master.c: 508: case I2C_RESTART_WRITE:
[; ;i2c_master.c: 509: return I2C_DO_SEND_RESTART();
"509
[e ) ( _I2C_DO_SEND_RESTART ..  ]
[e $UE 521  ]
[; ;i2c_master.c: 510: default:
"510
[e :U 526 ]
[; ;i2c_master.c: 511: return I2C_DO_SEND_STOP();
"511
[e ) ( _I2C_DO_SEND_STOP ..  ]
[e $UE 521  ]
"512
}
[; ;i2c_master.c: 512: }
[e $U 522  ]
"505
[e :U 523 ]
[e [\ ( *U *U + &U . _I2C_Status 0 * -> . `E4239 2 `ux -> -> # *U &U . _I2C_Status 0 `ui `ux (1 *U + &U . _I2C_Status 1 * -> . `E4239 2 `ux -> -> # *U &U . _I2C_Status 1 `ui `ux , $ . `E97 1 524
 , $ . `E97 2 525
 526 ]
"512
[e :U 522 ]
[; ;i2c_master.c: 513: }
"513
[e :UE 521 ]
}
"515
[v _I2C_BusCollisionIsr `(v ~T0 @X0 1 ef ]
"516
{
[; ;i2c_master.c: 515: void I2C_BusCollisionIsr(void)
[; ;i2c_master.c: 516: {
[e :U _I2C_BusCollisionIsr ]
[f ]
[; ;i2c_master.c: 517: I2C_MasterClearBusCollision();
"517
[e ( _I2C_MasterClearBusCollision ..  ]
[; ;i2c_master.c: 518: I2C_Status.state = I2C_RESET;
"518
[e = . _I2C_Status 7 . `E4221 14 ]
[; ;i2c_master.c: 519: }
"519
[e :UE 527 ]
}
"521
[v _I2C_CallbackReturnStop `(E97 ~T0 @X0 1 ef1`*v ]
"522
{
[; ;i2c_master.c: 521: i2c_operations_t I2C_CallbackReturnStop(void *funPtr)
[; ;i2c_master.c: 522: {
[e :U _I2C_CallbackReturnStop ]
"521
[v _funPtr `*v ~T0 @X0 1 r1 ]
"522
[f ]
[; ;i2c_master.c: 523: return I2C_STOP;
"523
[e ) . `E97 0 ]
[e $UE 528  ]
[; ;i2c_master.c: 524: }
"524
[e :UE 528 ]
}
"526
[v _I2C_CallbackReturnReset `(E97 ~T0 @X0 1 ef1`*v ]
"527
{
[; ;i2c_master.c: 526: i2c_operations_t I2C_CallbackReturnReset(void *funPtr)
[; ;i2c_master.c: 527: {
[e :U _I2C_CallbackReturnReset ]
"526
[v _funPtr `*v ~T0 @X0 1 r1 ]
"527
[f ]
[; ;i2c_master.c: 528: return I2C_RESET_LINK;
"528
[e ) . `E97 4 ]
[e $UE 529  ]
[; ;i2c_master.c: 529: }
"529
[e :UE 529 ]
}
"531
[v _I2C_CallbackRestartWrite `(E97 ~T0 @X0 1 ef1`*v ]
"532
{
[; ;i2c_master.c: 531: i2c_operations_t I2C_CallbackRestartWrite(void *funPtr)
[; ;i2c_master.c: 532: {
[e :U _I2C_CallbackRestartWrite ]
"531
[v _funPtr `*v ~T0 @X0 1 r1 ]
"532
[f ]
[; ;i2c_master.c: 533: return I2C_RESTART_WRITE;
"533
[e ) . `E97 2 ]
[e $UE 530  ]
[; ;i2c_master.c: 534: }
"534
[e :UE 530 ]
}
"536
[v _I2C_CallbackRestartRead `(E97 ~T0 @X0 1 ef1`*v ]
"537
{
[; ;i2c_master.c: 536: i2c_operations_t I2C_CallbackRestartRead(void *funPtr)
[; ;i2c_master.c: 537: {
[e :U _I2C_CallbackRestartRead ]
"536
[v _funPtr `*v ~T0 @X0 1 r1 ]
"537
[f ]
[; ;i2c_master.c: 538: return I2C_RESTART_READ;
"538
[e ) . `E97 1 ]
[e $UE 531  ]
[; ;i2c_master.c: 539: }
"539
[e :UE 531 ]
}
"544
[v _I2C_MasterOpen `TF4273 ~T0 @X0 1 s ]
"545
{
[; ;i2c_master.c: 544: static inline bool I2C_MasterOpen(void)
[; ;i2c_master.c: 545: {
[e :U _I2C_MasterOpen ]
[f ]
[; ;i2c_master.c: 546: if(!SSP1CON1bits.SSPEN)
"546
[e $ ! ! != -> . . _SSP1CON1bits 0 5 `i -> -> -> 0 `i `Vuc `i 533  ]
[; ;i2c_master.c: 547: {
"547
{
[; ;i2c_master.c: 548: SSP1STAT = 0x00;
"548
[e = _SSP1STAT -> -> 0 `i `uc ]
[; ;i2c_master.c: 549: SSP1CON1 = 0x08;
"549
[e = _SSP1CON1 -> -> 8 `i `uc ]
[; ;i2c_master.c: 550: SSP1CON2 = 0x00;
"550
[e = _SSP1CON2 -> -> 0 `i `uc ]
[; ;i2c_master.c: 551: SSP1ADD = 0x27;
"551
[e = _SSP1ADD -> -> 39 `i `uc ]
[; ;i2c_master.c: 552: SSP1CON1bits.SSPEN = 1;
"552
[e = . . _SSP1CON1bits 0 5 -> -> 1 `i `uc ]
[; ;i2c_master.c: 553: return 1;
"553
[e ) -> -> 1 `i `uc ]
[e $UE 532  ]
"554
}
[e :U 533 ]
[; ;i2c_master.c: 554: }
[; ;i2c_master.c: 555: return 0;
"555
[e ) -> -> 0 `i `uc ]
[e $UE 532  ]
[; ;i2c_master.c: 556: }
"556
[e :UE 532 ]
}
"558
[v _I2C_MasterClose `TF4276 ~T0 @X0 1 s ]
"559
{
[; ;i2c_master.c: 558: static inline void I2C_MasterClose(void)
[; ;i2c_master.c: 559: {
[e :U _I2C_MasterClose ]
[f ]
[; ;i2c_master.c: 561: SSP1CON1bits.SSPEN = 0;
"561
[e = . . _SSP1CON1bits 0 5 -> -> 0 `i `uc ]
[; ;i2c_master.c: 562: }
"562
[e :UE 534 ]
}
"564
[v _I2C_MasterGetRxData `TF4279 ~T0 @X0 1 s ]
"565
{
[; ;i2c_master.c: 564: static inline uint8_t I2C_MasterGetRxData(void)
[; ;i2c_master.c: 565: {
[e :U _I2C_MasterGetRxData ]
[f ]
[; ;i2c_master.c: 566: return SSP1BUF;
"566
[e ) _SSP1BUF ]
[e $UE 535  ]
[; ;i2c_master.c: 567: }
"567
[e :UE 535 ]
}
"569
[v _I2C_MasterSendTxData `TF4282 ~T0 @X0 1 s ]
"570
{
[; ;i2c_master.c: 569: static inline void I2C_MasterSendTxData(uint8_t data)
[; ;i2c_master.c: 570: {
[e :U _I2C_MasterSendTxData ]
"569
[v _data `uc ~T0 @X0 1 r1 ]
"570
[f ]
[; ;i2c_master.c: 571: SSP1BUF = data;
"571
[e = _SSP1BUF _data ]
[; ;i2c_master.c: 572: }
"572
[e :UE 536 ]
}
"574
[v _I2C_MasterEnableRestart `TF4285 ~T0 @X0 1 s ]
"575
{
[; ;i2c_master.c: 574: static inline void I2C_MasterEnableRestart(void)
[; ;i2c_master.c: 575: {
[e :U _I2C_MasterEnableRestart ]
[f ]
[; ;i2c_master.c: 576: SSP1CON2bits.RSEN = 1;
"576
[e = . . _SSP1CON2bits 0 1 -> -> 1 `i `uc ]
[; ;i2c_master.c: 577: }
"577
[e :UE 537 ]
}
"579
[v _I2C_MasterDisableRestart `TF4288 ~T0 @X0 1 s ]
"580
{
[; ;i2c_master.c: 579: static inline void I2C_MasterDisableRestart(void)
[; ;i2c_master.c: 580: {
[e :U _I2C_MasterDisableRestart ]
[f ]
[; ;i2c_master.c: 581: SSP1CON2bits.RSEN = 0;
"581
[e = . . _SSP1CON2bits 0 1 -> -> 0 `i `uc ]
[; ;i2c_master.c: 582: }
"582
[e :UE 538 ]
}
"584
[v _I2C_MasterStartRx `TF4291 ~T0 @X0 1 s ]
"585
{
[; ;i2c_master.c: 584: static inline void I2C_MasterStartRx(void)
[; ;i2c_master.c: 585: {
[e :U _I2C_MasterStartRx ]
[f ]
[; ;i2c_master.c: 586: SSP1CON2bits.RCEN = 1;
"586
[e = . . _SSP1CON2bits 0 3 -> -> 1 `i `uc ]
[; ;i2c_master.c: 587: }
"587
[e :UE 539 ]
}
"589
[v _I2C_MasterStart `TF4294 ~T0 @X0 1 s ]
"590
{
[; ;i2c_master.c: 589: static inline void I2C_MasterStart(void)
[; ;i2c_master.c: 590: {
[e :U _I2C_MasterStart ]
[f ]
[; ;i2c_master.c: 591: SSP1CON2bits.SEN = 1;
"591
[e = . . _SSP1CON2bits 0 0 -> -> 1 `i `uc ]
[; ;i2c_master.c: 592: }
"592
[e :UE 540 ]
}
"594
[v _I2C_MasterStop `TF4297 ~T0 @X0 1 s ]
"595
{
[; ;i2c_master.c: 594: static inline void I2C_MasterStop(void)
[; ;i2c_master.c: 595: {
[e :U _I2C_MasterStop ]
[f ]
[; ;i2c_master.c: 596: SSP1CON2bits.PEN = 1;
"596
[e = . . _SSP1CON2bits 0 2 -> -> 1 `i `uc ]
[; ;i2c_master.c: 597: }
"597
[e :UE 541 ]
}
"599
[v _I2C_MasterIsNack `TF4300 ~T0 @X0 1 s ]
"600
{
[; ;i2c_master.c: 599: static inline bool I2C_MasterIsNack(void)
[; ;i2c_master.c: 600: {
[e :U _I2C_MasterIsNack ]
[f ]
[; ;i2c_master.c: 601: return SSP1CON2bits.ACKSTAT;
"601
[e ) . . _SSP1CON2bits 0 6 ]
[e $UE 542  ]
[; ;i2c_master.c: 602: }
"602
[e :UE 542 ]
}
"604
[v _I2C_MasterSendAck `TF4303 ~T0 @X0 1 s ]
"605
{
[; ;i2c_master.c: 604: static inline void I2C_MasterSendAck(void)
[; ;i2c_master.c: 605: {
[e :U _I2C_MasterSendAck ]
[f ]
[; ;i2c_master.c: 606: SSP1CON2bits.ACKDT = 0;
"606
[e = . . _SSP1CON2bits 0 5 -> -> 0 `i `uc ]
[; ;i2c_master.c: 607: SSP1CON2bits.ACKEN = 1;
"607
[e = . . _SSP1CON2bits 0 4 -> -> 1 `i `uc ]
[; ;i2c_master.c: 608: }
"608
[e :UE 543 ]
}
"610
[v _I2C_MasterSendNack `TF4306 ~T0 @X0 1 s ]
"611
{
[; ;i2c_master.c: 610: static inline void I2C_MasterSendNack(void)
[; ;i2c_master.c: 611: {
[e :U _I2C_MasterSendNack ]
[f ]
[; ;i2c_master.c: 612: SSP1CON2bits.ACKDT = 1;
"612
[e = . . _SSP1CON2bits 0 5 -> -> 1 `i `uc ]
[; ;i2c_master.c: 613: SSP1CON2bits.ACKEN = 1;
"613
[e = . . _SSP1CON2bits 0 4 -> -> 1 `i `uc ]
[; ;i2c_master.c: 614: }
"614
[e :UE 544 ]
}
"616
[v _I2C_MasterClearBusCollision `TF4309 ~T0 @X0 1 s ]
"617
{
[; ;i2c_master.c: 616: static inline void I2C_MasterClearBusCollision(void)
[; ;i2c_master.c: 617: {
[e :U _I2C_MasterClearBusCollision ]
[f ]
[; ;i2c_master.c: 618: PIR2bits.BCL1IF = 0;
"618
[e = . . _PIR2bits 0 2 -> -> 0 `i `uc ]
[; ;i2c_master.c: 619: }
"619
[e :UE 545 ]
}
[v F4470 `(uc ~T0 @X0 1 tf ]
"622
[v _I2C_MasterIsRxBufFull `TF4470 ~T0 @X0 1 s ]
"623
{
[; ;i2c_master.c: 622: static inline bool I2C_MasterIsRxBufFull(void)
[; ;i2c_master.c: 623: {
[e :U _I2C_MasterIsRxBufFull ]
[f ]
[; ;i2c_master.c: 624: return SSP1STATbits.BF;
"624
[e ) . . _SSP1STATbits 0 0 ]
[e $UE 546  ]
[; ;i2c_master.c: 625: }
"625
[e :UE 546 ]
}
"627
[v _I2C_MasterEnableIrq `TF4312 ~T0 @X0 1 s ]
"628
{
[; ;i2c_master.c: 627: static inline void I2C_MasterEnableIrq(void)
[; ;i2c_master.c: 628: {
[e :U _I2C_MasterEnableIrq ]
[f ]
[; ;i2c_master.c: 629: PIE1bits.SSP1IE = 1;
"629
[e = . . _PIE1bits 0 3 -> -> 1 `i `uc ]
[; ;i2c_master.c: 630: }
"630
[e :UE 547 ]
}
[v F4315 `(uc ~T0 @X0 1 tf ]
"632
[v _I2C_MasterIsIrqEnabled `TF4315 ~T0 @X0 1 s ]
"633
{
[; ;i2c_master.c: 632: static inline bool I2C_MasterIsIrqEnabled(void)
[; ;i2c_master.c: 633: {
[e :U _I2C_MasterIsIrqEnabled ]
[f ]
[; ;i2c_master.c: 634: return PIE1bits.SSP1IE;
"634
[e ) . . _PIE1bits 0 3 ]
[e $UE 548  ]
[; ;i2c_master.c: 635: }
"635
[e :UE 548 ]
}
"637
[v _I2C_MasterDisableIrq `TF4318 ~T0 @X0 1 s ]
"638
{
[; ;i2c_master.c: 637: static inline void I2C_MasterDisableIrq(void)
[; ;i2c_master.c: 638: {
[e :U _I2C_MasterDisableIrq ]
[f ]
[; ;i2c_master.c: 639: PIE1bits.SSP1IE = 0;
"639
[e = . . _PIE1bits 0 3 -> -> 0 `i `uc ]
[; ;i2c_master.c: 640: }
"640
[e :UE 549 ]
}
"642
[v _I2C_MasterClearIrq `TF4321 ~T0 @X0 1 s ]
"643
{
[; ;i2c_master.c: 642: static inline void I2C_MasterClearIrq(void)
[; ;i2c_master.c: 643: {
[e :U _I2C_MasterClearIrq ]
[f ]
[; ;i2c_master.c: 644: PIR1bits.SSP1IF = 0;
"644
[e = . . _PIR1bits 0 3 -> -> 0 `i `uc ]
[; ;i2c_master.c: 645: }
"645
[e :UE 550 ]
}
"647
[v _I2C_MasterSetIrq `TF4324 ~T0 @X0 1 s ]
"648
{
[; ;i2c_master.c: 647: static inline void I2C_MasterSetIrq(void)
[; ;i2c_master.c: 648: {
[e :U _I2C_MasterSetIrq ]
[f ]
[; ;i2c_master.c: 649: PIR1bits.SSP1IF = 1;
"649
[e = . . _PIR1bits 0 3 -> -> 1 `i `uc ]
[; ;i2c_master.c: 650: }
"650
[e :UE 551 ]
}
[v F4327 `(v ~T0 @X0 1 tf ]
"652
[v _I2C_MasterWaitForEvent `TF4327 ~T0 @X0 1 s ]
"653
{
[; ;i2c_master.c: 652: static inline void I2C_MasterWaitForEvent(void)
[; ;i2c_master.c: 653: {
[e :U _I2C_MasterWaitForEvent ]
[f ]
[; ;i2c_master.c: 654: while(1)
"654
[e :U 554 ]
[; ;i2c_master.c: 655: {
"655
{
[; ;i2c_master.c: 656: if(PIR1bits.SSP1IF)
"656
[e $ ! != -> . . _PIR1bits 0 3 `i -> -> -> 0 `i `Vuc `i 556  ]
[; ;i2c_master.c: 657: {
"657
{
[; ;i2c_master.c: 658: break;
"658
[e $U 555  ]
"659
}
[e :U 556 ]
"660
}
[e :U 553 ]
"654
[e $U 554  ]
[e :U 555 ]
[; ;i2c_master.c: 659: }
[; ;i2c_master.c: 660: }
[; ;i2c_master.c: 661: }
"661
[e :UE 552 ]
}
