// Seed: 2751902542
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  always @(1'h0 < id_2 or 1'b0) begin
    id_4 <= 1;
  end
  assign id_3 = id_2 == id_1;
  reg id_4;
endmodule
