Analysis & Synthesis report for First_Niosii
Sat Dec 07 21:05:46 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_next
 12. State Machine - |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_state
 13. State Machine - |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_next
 14. State Machine - |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_state
 15. State Machine - |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|DRsize
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 23. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 24. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_dnd1:auto_generated
 25. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram
 26. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0
 27. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 28. Source assignments for De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller
 29. Source assignments for De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_demux:cmd_xbar_demux
 31. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_demux_001:cmd_xbar_demux_001
 32. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux
 33. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux_001
 34. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux_002
 35. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_003
 36. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_004
 37. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_005
 38. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_006
 39. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_007
 40. Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_008
 41. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo
 42. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo
 43. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2
 44. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 46. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_master_translator:cpu_instruction_master_translator
 47. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_master_translator:cpu_data_master_translator
 48. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator
 49. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:onchip_memory2_s1_translator
 50. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sdram_s1_translator
 51. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 52. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator
 53. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_led_s1_translator
 54. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator
 55. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator
 56. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator
 57. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
 58. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 59. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent
 60. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent
 63. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 64. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 65. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent
 66. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 67. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 68. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
 69. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
 70. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 71. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 72. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
 73. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 74. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 75. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent
 76. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 77. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 78. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent
 79. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_out_s1_translator_avalon_universal_slave_0_agent
 82. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 83. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 84. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent
 85. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 86. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 87. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router:addr_router|De0_Nano_Qsys2019_addr_router_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router_001:addr_router_001|De0_Nano_Qsys2019_addr_router_001_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router:id_router|De0_Nano_Qsys2019_id_router_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router:id_router_001|De0_Nano_Qsys2019_id_router_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_002:id_router_002|De0_Nano_Qsys2019_id_router_002_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_003|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_004|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_005|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_006|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_007|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_008|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode
 98. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter
 99. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter_001
100. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_burst_adapter:burst_adapter
101. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
102. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller
103. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
104. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
105. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
106. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
107. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
108. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
111. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
112. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
113. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
114. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter
115. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001
116. Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
117. scfifo Parameter Settings by Entity Instance
118. altsyncram Parameter Settings by Entity Instance
119. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
120. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001"
121. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter"
122. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
123. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
124. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
125. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller"
126. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_003|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode"
127. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_002:id_router_002|De0_Nano_Qsys2019_id_router_002_default_decode:the_default_decode"
128. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router:id_router|De0_Nano_Qsys2019_id_router_default_decode:the_default_decode"
129. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router_001:addr_router_001|De0_Nano_Qsys2019_addr_router_001_default_decode:the_default_decode"
130. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router:addr_router|De0_Nano_Qsys2019_addr_router_default_decode:the_default_decode"
131. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
132. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent"
133. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
134. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_out_s1_translator_avalon_universal_slave_0_agent"
135. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
136. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent"
137. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
138. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent"
139. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
140. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
141. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
142. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
143. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
144. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
145. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
146. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
147. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent"
148. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
149. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
150. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
151. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
152. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator"
153. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator"
154. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator"
155. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_led_s1_translator"
156. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator"
157. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
158. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sdram_s1_translator"
159. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:onchip_memory2_s1_translator"
160. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
161. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_master_translator:cpu_data_master_translator"
162. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_master_translator:cpu_instruction_master_translator"
163. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0"
164. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|De0_Nano_Qsys2019_sdram_input_efifo_module:the_De0_Nano_Qsys2019_sdram_input_efifo_module"
165. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic"
166. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart"
167. Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu"
168. Elapsed Time Per Partition
169. Analysis & Synthesis Messages
170. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 07 21:05:46 2019           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; First_Niosii                                    ;
; Top-level Entity Name              ; First_Niosii                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 4,807                                           ;
;     Total combinational functions  ; 3,859                                           ;
;     Dedicated logic registers      ; 2,907                                           ;
; Total registers                    ; 2907                                            ;
; Total pins                         ; 50                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 327,424                                         ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; First_Niosii       ; First_Niosii       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; File Name with User-Entered Path                                                                                                                                              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                                  ; Library                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v                                                                                                                               ; yes             ; User Verilog HDL File                  ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v                                      ;                                        ;
; First_Niosii.bdf                                                                                                                                                              ; yes             ; User Block Diagram/Schematic File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/First_Niosii.bdf                                                                     ;                                        ;
; echo.v                                                                                                                                                                        ; yes             ; User Verilog HDL File                  ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/echo.v                                                                               ;                                        ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv                  ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv              ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv              ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux.sv               ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux.sv               ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux_001.sv           ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux_001.sv           ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_mux.sv                 ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_mux.sv                 ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v                           ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk.v  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk.v  ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_tck.v     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_tck.v     ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v                 ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_oci_test_bench.v            ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_oci_test_bench.v            ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_test_bench.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_test_bench.v                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv                    ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv                    ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv                ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv                ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_irq_mapper.sv                   ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_irq_mapper.sv                   ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v                     ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v                     ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v                ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_led.v                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_led.v                       ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_micro_in.v                  ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_micro_in.v                  ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux.sv               ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux.sv               ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux_003.sv           ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux_003.sv           ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux.sv                 ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux.sv                 ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux_001.sv             ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux_001.sv             ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v                         ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sysid.v                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sysid.v                         ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v                        ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v                        ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v                           ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v                           ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv                       ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv                       ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv                    ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv                    ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_uncompressor.sv               ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_uncompressor.sv               ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_agent.sv                     ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_agent.sv                     ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_translator.sv                ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_translator.sv                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv                      ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv                      ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_translator.sv                 ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_translator.sv                 ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_traffic_limiter.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_traffic_limiter.sv                  ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv                    ; yes             ; Auto-Found SystemVerilog HDL File      ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv                    ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v                         ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_synchronizer.v                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_synchronizer.v                       ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
; altsyncram.tdf                                                                                                                                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                              ;                                        ;
; stratix_ram_block.inc                                                                                                                                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                       ;                                        ;
; lpm_mux.inc                                                                                                                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                 ;                                        ;
; lpm_decode.inc                                                                                                                                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                              ;                                        ;
; aglobal130.inc                                                                                                                                                                ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                                                              ;                                        ;
; a_rdenreg.inc                                                                                                                                                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                               ;                                        ;
; altrom.inc                                                                                                                                                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                                                                  ;                                        ;
; altram.inc                                                                                                                                                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                                                                  ;                                        ;
; altdpram.inc                                                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                ;                                        ;
; db/altsyncram_cjd1.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_cjd1.tdf                                                               ;                                        ;
; db/altsyncram_joh1.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_joh1.tdf                                                               ;                                        ;
; db/altsyncram_9ch1.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_9ch1.tdf                                                               ;                                        ;
; db/altsyncram_9qg1.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_9qg1.tdf                                                               ;                                        ;
; db/altsyncram_aqg1.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_aqg1.tdf                                                               ;                                        ;
; db/altsyncram_71h1.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_71h1.tdf                                                               ;                                        ;
; db/altsyncram_kdf1.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_kdf1.tdf                                                               ;                                        ;
; db/altsyncram_r3d1.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_r3d1.tdf                                                               ;                                        ;
; altera_mult_add.tdf                                                                                                                                                           ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                         ;                                        ;
; db/altera_mult_add_q1u2.v                                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altera_mult_add_q1u2.v                                                            ;                                        ;
; altera_mult_add_rtl.v                                                                                                                                                         ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                       ;                                        ;
; db/altera_mult_add_s1u2.v                                                                                                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altera_mult_add_s1u2.v                                                            ;                                        ;
; altera_std_synchronizer.v                                                                                                                                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                   ;                                        ;
; db/altsyncram_4b81.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_4b81.tdf                                                               ;                                        ;
; sld_virtual_jtag_basic.v                                                                                                                                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                    ;                                        ;
; scfifo.tdf                                                                                                                                                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                  ;                                        ;
; a_regfifo.inc                                                                                                                                                                 ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                               ;                                        ;
; a_dpfifo.inc                                                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                ;                                        ;
; a_i2fifo.inc                                                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                ;                                        ;
; a_fffifo.inc                                                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                ;                                        ;
; a_f2fifo.inc                                                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                ;                                        ;
; db/scfifo_jr21.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/scfifo_jr21.tdf                                                                   ;                                        ;
; db/a_dpfifo_q131.tdf                                                                                                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_dpfifo_q131.tdf                                                                 ;                                        ;
; db/a_fefifo_7cf.tdf                                                                                                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_fefifo_7cf.tdf                                                                  ;                                        ;
; db/cntr_do7.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/cntr_do7.tdf                                                                      ;                                        ;
; db/dpram_nl21.tdf                                                                                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/dpram_nl21.tdf                                                                    ;                                        ;
; db/altsyncram_r1m1.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_r1m1.tdf                                                               ;                                        ;
; db/cntr_1ob.tdf                                                                                                                                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/cntr_1ob.tdf                                                                      ;                                        ;
; alt_jtag_atlantic.v                                                                                                                                                           ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                         ;                                        ;
; db/altsyncram_dnd1.tdf                                                                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_dnd1.tdf                                                               ;                                        ;
; pzdyqx.vhd                                                                                                                                                                    ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                  ;                                        ;
; sld_hub.vhd                                                                                                                                                                   ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                 ;                                        ;
; sld_jtag_hub.vhd                                                                                                                                                              ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                            ;                                        ;
; sld_rom_sr.vhd                                                                                                                                                                ; yes             ; Encrypted Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                              ;                                        ;
; lpm_add_sub.tdf                                                                                                                                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                                             ;                                        ;
; addcore.inc                                                                                                                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc                                                                                                                 ;                                        ;
; look_add.inc                                                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc                                                                                                                ;                                        ;
; bypassff.inc                                                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                ;                                        ;
; altshift.inc                                                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                                                                                                ;                                        ;
; alt_stratix_add_sub.inc                                                                                                                                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                                     ;                                        ;
; db/add_sub_qvi.tdf                                                                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/add_sub_qvi.tdf                                                                   ;                                        ;
; lpm_mult.tdf                                                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                ;                                        ;
; lpm_add_sub.inc                                                                                                                                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                             ;                                        ;
; multcore.inc                                                                                                                                                                  ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                                                                                                                ;                                        ;
; db/mult_jp01.tdf                                                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/mult_jp01.tdf                                                                     ;                                        ;
; db/mult_j011.tdf                                                                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/mult_j011.tdf                                                                     ;                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 4,807          ;
;                                             ;                ;
; Total combinational functions               ; 3859           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1867           ;
;     -- 3 input functions                    ; 1413           ;
;     -- <=2 input functions                  ; 579            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 3629           ;
;     -- arithmetic mode                      ; 230            ;
;                                             ;                ;
; Total registers                             ; 2907           ;
;     -- Dedicated logic registers            ; 2907           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 50             ;
; Total memory bits                           ; 327424         ;
; Embedded Multiplier 9-bit elements          ; 4              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2924           ;
; Total fan-out                               ; 28200          ;
; Average fan-out                             ; 3.93           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Compilation Hierarchy Node                                                                                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                           ; Library Name                           ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; |First_Niosii                                                                                                      ; 3859 (1)          ; 2907 (0)     ; 327424      ; 4            ; 0       ; 2         ; 50   ; 0            ; |First_Niosii                                                                                                                                                                                                                                                                                                                                                                                 ; work                                   ;
;    |De0_Nano_Qsys2019:inst|                                                                                        ; 3556 (0)          ; 2726 (0)     ; 327424      ; 4            ; 0       ; 2         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst                                                                                                                                                                                                                                                                                                                                                          ; work                                   ;
;       |De0_Nano_Qsys2019_addr_router:addr_router|                                                                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router:addr_router                                                                                                                                                                                                                                                                                                                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_addr_router_001:addr_router_001|                                                          ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                        ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_cmd_xbar_demux:cmd_xbar_demux|                                                            ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                    ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                                  ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_001|                                                            ; 57 (53)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |altera_merlin_arbitrator:arb|                                                                            ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                             ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_002|                                                            ; 50 (46)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |altera_merlin_arbitrator:arb|                                                                            ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                             ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|                                                                ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |altera_merlin_arbitrator:arb|                                                                            ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                 ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_cpu:cpu|                                                                                  ; 2165 (1795)       ; 1754 (1435)  ; 64256       ; 4            ; 0       ; 2         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu                                                                                                                                                                                                                                                                                                                                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht|                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht                                                                                                                                                                                                                                                                     ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; work                                   ;
;                |altsyncram_9ch1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht|altsyncram:the_altsyncram|altsyncram_9ch1:auto_generated                                                                                                                                                                                                            ; work                                   ;
;          |De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data|                                      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data                                                                                                                                                                                                                                                             ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; work                                   ;
;                |altsyncram_kdf1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                                                    ; work                                   ;
;          |De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag|                                        ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag                                                                                                                                                                                                                                                               ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; work                                   ;
;                |altsyncram_71h1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1152        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_71h1:auto_generated                                                                                                                                                                                                      ; work                                   ;
;          |De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim|                                  ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim                                                                                                                                                                                                                                                         ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; work                                   ;
;                |altsyncram_r3d1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                                                                ; work                                   ;
;          |De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data|                                      ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data                                                                                                                                                                                                                                                             ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |altsyncram:the_altsyncram|                                                                            ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; work                                   ;
;                |altsyncram_cjd1:auto_generated|                                                                    ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                                                    ; work                                   ;
;          |De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag|                                        ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag                                                                                                                                                                                                                                                               ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; work                                   ;
;                |altsyncram_joh1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_joh1:auto_generated                                                                                                                                                                                                      ; work                                   ;
;          |De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|                                     ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell                                                                                                                                                                                                                                                            ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |altera_mult_add:the_altmult_add_part_1|                                                               ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                     ; work                                   ;
;                |altera_mult_add_q1u2:auto_generated|                                                               ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                                                                 ; work                                   ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                       ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; work                                   ;
;                      |ama_multiplier_function:multiplier_block|                                                    ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; work                                   ;
;                         |ama_register_function:multiplier_register_block_0|                                        ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; work                                   ;
;                         |lpm_mult:Mult0|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                ; work                                   ;
;                            |mult_jp01:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                                       ; work                                   ;
;             |altera_mult_add:the_altmult_add_part_2|                                                               ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                     ; work                                   ;
;                |altera_mult_add_s1u2:auto_generated|                                                               ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                                                                 ; work                                   ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                       ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                        ; work                                   ;
;                      |ama_multiplier_function:multiplier_block|                                                    ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                               ; work                                   ;
;                         |ama_register_function:multiplier_register_block_0|                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                             ; work                                   ;
;                         |lpm_mult:Mult0|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                ; work                                   ;
;                            |mult_j011:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                                       ; work                                   ;
;          |De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|                                     ; 293 (38)          ; 270 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci                                                                                                                                                                                                                                                            ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|  ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper                                                                                                                                                        ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;                |De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk| ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk                                                      ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work                                   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work                                   ;
;                |De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|       ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck                                                            ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work                                   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work                                   ;
;                |sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy|                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy                                                                                     ; work                                   ;
;             |De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|                    ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg                                                                                                                                                                          ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break                                                                                                                                                                            ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug|                      ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug                                                                                                                                                                            ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                        ; work                                   ;
;             |De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem|                            ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem                                                                                                                                                                                  ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;                |De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram                                                                                                   ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;                   |altsyncram:the_altsyncram|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work                                   ;
;                      |altsyncram_4b81:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4b81:auto_generated                                          ; work                                   ;
;          |De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a                                                                                                                                                                                                                                             ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work                                   ;
;                |altsyncram_9qg1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated                                                                                                                                                                                    ; work                                   ;
;          |De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b                                                                                                                                                                                                                                             ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; work                                   ;
;                |altsyncram_aqg1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_aqg1:auto_generated                                                                                                                                                                                    ; work                                   ;
;          |De0_Nano_Qsys2019_cpu_test_bench:the_De0_Nano_Qsys2019_cpu_test_bench|                                   ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_test_bench:the_De0_Nano_Qsys2019_cpu_test_bench                                                                                                                                                                                                                                                          ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |lpm_add_sub:Add18|                                                                                       ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|lpm_add_sub:Add18                                                                                                                                                                                                                                                                                                              ; work                                   ;
;             |add_sub_qvi:auto_generated|                                                                           ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|lpm_add_sub:Add18|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                                                   ; work                                   ;
;       |De0_Nano_Qsys2019_jtag_uart:jtag_uart|                                                                      ; 140 (36)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                    ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r                                                                                                                                                                                                                                      ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |scfifo:rfifo|                                                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                         ; work                                   ;
;                |scfifo_jr21:auto_generated|                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                              ; work                                   ;
;                   |a_dpfifo_q131:dpfifo|                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                         ; work                                   ;
;                      |a_fefifo_7cf:fifo_state|                                                                     ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; work                                   ;
;                         |cntr_do7:count_usedw|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                            ; work                                   ;
;                      |cntr_1ob:rd_ptr_count|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                   ; work                                   ;
;                      |cntr_1ob:wr_ptr|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                         ; work                                   ;
;                      |dpram_nl21:FIFOram|                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                      ; work                                   ;
;                         |altsyncram_r1m1:altsyncram1|                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                          ; work                                   ;
;          |De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w                                                                                                                                                                                                                                      ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |scfifo:wfifo|                                                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                         ; work                                   ;
;                |scfifo_jr21:auto_generated|                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                              ; work                                   ;
;                   |a_dpfifo_q131:dpfifo|                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                         ; work                                   ;
;                      |a_fefifo_7cf:fifo_state|                                                                     ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                 ; work                                   ;
;                         |cntr_do7:count_usedw|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                            ; work                                   ;
;                      |cntr_1ob:rd_ptr_count|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                   ; work                                   ;
;                      |cntr_1ob:wr_ptr|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                         ; work                                   ;
;                      |dpram_nl21:FIFOram|                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                      ; work                                   ;
;                         |altsyncram_r1m1:altsyncram1|                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                          ; work                                   ;
;          |alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|                                         ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                    ; work                                   ;
;       |De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|                                                            ; 1 (1)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |altsyncram:the_altsyncram|                                                                               ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                ; work                                   ;
;             |altsyncram_dnd1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_dnd1:auto_generated                                                                                                                                                                                                                                                 ; work                                   ;
;       |De0_Nano_Qsys2019_pio_led:pio_led|                                                                          ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_led:pio_led                                                                                                                                                                                                                                                                                                                        ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_pio_led:pio_micro_out|                                                                    ; 4 (4)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_led:pio_micro_out                                                                                                                                                                                                                                                                                                                  ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|                                                                ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in                                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux_001|                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                                      ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux_002|                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                                                      ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux|                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux|                                                                ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                        ; 130 (130)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                      ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_sdram:sdram|                                                                              ; 268 (215)         ; 245 (155)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram                                                                                                                                                                                                                                                                                                                            ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |De0_Nano_Qsys2019_sdram_input_efifo_module:the_De0_Nano_Qsys2019_sdram_input_efifo_module|               ; 53 (53)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|De0_Nano_Qsys2019_sdram_input_efifo_module:the_De0_Nano_Qsys2019_sdram_input_efifo_module                                                                                                                                                                                                                                  ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |De0_Nano_Qsys2019_uart_0:uart_0|                                                                            ; 122 (0)           ; 92 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0                                                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs|                                         ; 38 (38)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs                                                                                                                                                                                                                                                          ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|                                             ; 48 (48)           ; 37 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx                                                                                                                                                                                                                                                              ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                          ; work                                   ;
;          |De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx|                                             ; 36 (36)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx                                                                                                                                                                                                                                                              ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|             ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                           ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|       ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                      ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                 ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                        ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                      ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 67 (67)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                       ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                    ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                             ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                          ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                    ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                      ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                               ; 18 (10)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                             ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                           ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                               ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                  ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_translator:cpu_jtag_debug_module_translator|                                            ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator                                                                                                                                                                                                                                                                                          ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                      ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                    ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                              ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_translator:pio_led_s1_translator|                                                       ; 8 (8)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                                                                                                     ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_translator:pio_micro_in_s1_translator|                                                  ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator                                                                                                                                                                                                                                                                                                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_translator:pio_micro_out_s1_translator|                                                 ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator                                                                                                                                                                                                                                                                                               ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_translator:sysid_control_slave_translator|                                              ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                            ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_slave_translator:uart_0_s1_translator|                                                        ; 7 (7)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                                                                      ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_traffic_limiter:limiter_001|                                                                  ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                                                                                                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_traffic_limiter:limiter|                                                                      ; 15 (15)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                                                    ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_width_adapter:width_adapter_001|                                                              ; 32 (32)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                                                            ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_merlin_width_adapter:width_adapter|                                                                  ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;       |altera_reset_controller:rst_controller|                                                                     ; 1 (1)             ; 9 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                   ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                        ; altera_reserved_qsys_De0_Nano_Qsys2019 ;
;    |pzdyqx:nabboc|                                                                                                 ; 123 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                   ; work                                   ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                               ; 123 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                      ; work                                   ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                           ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                        ; work                                   ;
;             |LQYT7093:MBPH5020|                                                                                    ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                      ; work                                   ;
;          |KIFI3548:TPOO7242|                                                                                       ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                    ; work                                   ;
;          |LQYT7093:LRYQ7721|                                                                                       ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                    ; work                                   ;
;          |PUDL0439:ESUL0435|                                                                                       ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                    ; work                                   ;
;    |sld_hub:auto_hub|                                                                                              ; 179 (1)           ; 109 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                ; work                                   ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                               ; 178 (138)         ; 109 (80)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                   ; work                                   ;
;          |sld_rom_sr:hub_info_reg|                                                                                 ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                           ; work                                   ;
;          |sld_shadow_jsm:shadow_jsm|                                                                               ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                         ; work                                   ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht|altsyncram:the_altsyncram|altsyncram_9ch1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; De0_Nano_Qsys2019_cpu_bht_ram.mif                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                                              ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_71h1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152   ; De0_Nano_Qsys2019_cpu_dc_tag_ram.mif              ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                                              ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768  ; None                                              ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_joh1:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944   ; De0_Nano_Qsys2019_cpu_ic_tag_ram.mif              ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4b81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; De0_Nano_Qsys2019_cpu_ociram_default_contents.mif ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; De0_Nano_Qsys2019_cpu_rf_ram_a.mif                ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_aqg1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; De0_Nano_Qsys2019_cpu_rf_ram_b.mif                ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                              ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                                              ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_dnd1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                        ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; De0_Nano_Qsys2019_onchip_memory2.hex              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------+---------+--------------+---------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type  ; Entity Instance                                                ; IP Include File                                                                                                                                     ;
+--------+-------------------------------+---------+--------------+---------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2009     ; OpenCore Plus ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu ; C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v ;
+--------+-------------------------------+---------+--------------+---------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_next    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_state                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_next ;
+------------+------------+------------+------------+---------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                            ;
+------------+------------+------------+------------+---------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                     ;
+------------+------------+------------+------------+---------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_state      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                         ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_001|locked[0,1]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator|av_chipselect_pre                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2..5,7,9,10,15,18,20,25,29,31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[1,8..31]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs|readdata[10..15]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[2..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_im:the_De0_Nano_Qsys2019_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_im:the_De0_Nano_Qsys2019_cpu_nios2_oci_im|trc_wrap                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter|last_dest_id[0,3]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[1,8..31]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[0]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[29]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0,1]                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                               ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                   ;
; De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                                   ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                               ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                               ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                   ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                 ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                     ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                     ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                                                            ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                           ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                           ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                           ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                           ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                           ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                           ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                           ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                           ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                          ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                          ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                  ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                  ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                      ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                     ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                      ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                      ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                     ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                     ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                           ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                            ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                            ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                          ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                           ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                           ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                  ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                  ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                  ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                         ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                          ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                          ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                   ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                               ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,1,6,8,11..14,16,17,19,21..24,26..28]                                                                                                                                                                                     ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                        ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                                       ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                         ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                     ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                  ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                  ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter_001|last_dest_id[3]                                                                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter|last_dest_id[2]                                                                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter|last_channel[2]                                                                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                      ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                     ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                      ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                      ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                       ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                     ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                     ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                     ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                     ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                     ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                      ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                           ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                            ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                            ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                          ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                           ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                           ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                  ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                  ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                  ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                  ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                  ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                   ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                         ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                          ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                          ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                          ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                           ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                   ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                    ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                     ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                               ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                 ; Merged with De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[7]                                                                                                                                                                                                                                                  ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[6]                                                                                                                                                                                                                                                  ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[5]                                                                                                                                                                                                                                                  ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[4]                                                                                                                                                                                                                                                  ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[3]                                                                                                                                                                                                                                                  ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                            ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[2]                                                                                                                                                                                                                                                  ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                              ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                               ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                               ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break|trigger_state                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break|trigbrktype                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                       ; Merged with De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                                    ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                             ; Merged with De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|DRsize.001 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter|address_reg[26]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter|address_reg[25]                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 858                                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter|address_reg[26],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter|address_reg[25],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[29],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                         ; Lost Fanouts                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ;                                ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                           ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                           ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break|trigbrktype                                                                                                                ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                 ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk|M_xbrk_goto0,                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                    ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                       ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                   ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                      ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                          ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                             ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                         ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                            ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                        ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                  ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                              ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[20]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[19]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[18]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[17]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[16]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[15]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[14]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[13]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[12]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[11]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[10]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[9]                                                                                                                                                                                                                                                ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[8]                                                                                                                                                                                                                                                ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[1]                                                                                                                                                                                                                                                ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs|readdata[15]                                                                                                                                                                                           ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs|readdata[14]                                                                                                                                                                                           ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs|readdata[13]                                                                                                                                                                                           ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs|readdata[12]                                                                                                                                                                                           ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs|readdata[11]                                                                                                                                                                                           ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs|readdata[10]                                                                                                                                                                                           ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[31]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[30]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[29]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[28]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[22]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[18]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[17]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[16]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[15]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[14]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[13]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[12]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[11]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[10]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[9]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[8]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[7]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[6]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[5]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[4]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[3]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[2]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                  ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                 ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break|trigger_state                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                      ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[31]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[0]                                                                                                                                                                                                                                                ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[30]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[29]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[28]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[27]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[26]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[25]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[24]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[23]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                       ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                        ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                         ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                  ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                   ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                             ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                                                                                                                                                 ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|DRsize.101 ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in|readdata[21]                                                                                                                                                                                                                                               ; Stuck at GND                   ; De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2907  ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 303   ;
; Number of registers using Asynchronous Clear ; 2247  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1889  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_cmd[1]                                                                                                                                                         ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_cmd[3]                                                                                                                                                         ; 1       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_cmd[2]                                                                                                                                                         ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_cmd[0]                                                                                                                                                         ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx|txd                                                                                                ; 1       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_cmd[1]                                                                                                                                                         ; 2       ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                              ; 654     ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_cmd[3]                                                                                                                                                         ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_cmd[2]                                                                                                                                                         ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_cmd[0]                                                                                                                                                         ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx|pre_txd                                                                                            ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_addr[12]                                                                                                                                                       ; 11      ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                     ; 2       ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                          ; 33      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|refresh_counter[12]                                                                                                                                              ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|refresh_counter[9]                                                                                                                                               ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|refresh_counter[8]                                                                                                                                               ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|refresh_counter[7]                                                                                                                                               ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|refresh_counter[3]                                                                                                                                               ; 2       ;
; De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                  ; 27      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                           ; 6       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|count[9]                                                                                 ; 11      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                               ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_pipe_flush                                                                                                                                                         ; 53      ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                  ; 1       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|hbreak_enabled                                                                                                                                                       ; 39      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                               ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                   ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|t_dav                                                                                                                                                    ; 3       ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                  ; 1       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx|tx_ready                                                                                           ; 6       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|rst2                                                                                     ; 3       ;
; De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                      ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                ; 1       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_pipe_flush_waddr[23]                                                                                                                                               ; 1       ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                  ; 1       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                  ; 66      ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|clr_break_line                                                                                                                                                       ; 5       ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                      ; 1       ;
; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx|tx_shift_empty                                                                                     ; 2       ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; 1       ;
; De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                          ; 3       ;
; Total number of inverted registers = 47                                                                                                                                                                               ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|d_byteenable[3]~reg0                                                                                                                                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                                                                               ;
; 3:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter|address_reg[16]                                                                                                                                                                                                                                            ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|d_address_tag_field[0]                                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter|pending_response_count[3]                                                                                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_mem_byte_en[1]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|readdata[3]                                                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|d_writedata[11]~reg0                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]                                                                                                                                           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem|MonDReg[28]                                                                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem|MonDReg[8]                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|readdata[1]                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck|sr[32] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem|MonAReg[6]                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_bank[1]                                                                                                                                                                                                                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break|break_readreg[10]                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                           ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                   ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|M_pipe_flush_waddr[13]                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_addr[4]                                                                                                                                                                                                                                                              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_addr[3]                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                    ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|active_addr[12]                                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|m_data[13]                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|E_logic_result[19]                                                                                                                                                                                                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|F_iw[4]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|dc_data_rd_port_addr[7]                                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|dc_data_wr_port_addr[8]                                                                                                                                                                                                                                                    ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|dc_data_wr_port_data[27]                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router_001:addr_router_001|src_data[88]                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|dc_data_wr_port_byte_en[0]                                                                                                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|D_src2_reg[3]                                                                                                                                                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|A_wr_data_unfiltered[26]                                                                                                                                                                                                                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|A_wr_data_unfiltered[14]                                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router_001:addr_router_001|src_channel[6]                                                                                                                                                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|A_wr_data_unfiltered[0]                                                                                                                                                                                                                                                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                                                                                                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router_001:addr_router_001|src_data[89]                                                                                                                                                                                                                                       ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|Selector34                                                                                                                                                                                                                                                             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|Selector27                                                                                                                                                                                                                                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |First_Niosii|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                 ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                 ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                       ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                          ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                            ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                   ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |First_Niosii|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_dnd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram ;
+-----------------------------+-------+------+--------------------------------+
; Assignment                  ; Value ; From ; To                             ;
+-----------------------------+-------+------+--------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                ;
+-----------------------------+-------+------+--------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0 ;
+-----------------------------+-------+------+----------------------------------+
; Assignment                  ; Value ; From ; To                               ;
+-----------------------------+-------+------+----------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                ;
+-----------------------------+-------+------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                          ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------------+
; Assignment        ; Value ; From ; To                                                ;
+-------------------+-------+------+---------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]            ;
+-------------------+-------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+--------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                           ;
+-----------------+-------+------+--------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                        ;
+-----------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+--------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                           ;
+-----------------+-------+------+--------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                        ;
+-----------------+-------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                               ;
+-----------------+-------+------+------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                            ;
+-----------------+-------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                               ;
+-----------------+-------+------+------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                            ;
+-----------------+-------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_008 ;
+-----------------+-------+------+----------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2 ;
+----------------+--------------------------------------+-------------------------------------------------------------+
; Parameter Name ; Value                                ; Type                                                        ;
+----------------+--------------------------------------+-------------------------------------------------------------+
; INIT_FILE      ; De0_Nano_Qsys2019_onchip_memory2.hex ; String                                                      ;
+----------------+--------------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                              ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT                          ; Untyped                                                           ;
; WIDTH_A                            ; 32                                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 13                                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 8192                                 ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 4                                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                                    ; Signed Integer                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                           ;
; INIT_FILE                          ; De0_Nano_Qsys2019_onchip_memory2.hex ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 8192                                 ; Signed Integer                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_dnd1                      ; Untyped                                                           ;
+------------------------------------+--------------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                  ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                  ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                  ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                  ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                                           ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                           ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                           ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                           ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                             ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                         ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                   ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                           ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                  ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                 ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                       ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                        ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                        ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                        ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                        ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                        ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                        ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_out_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_out_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router:addr_router|De0_Nano_Qsys2019_addr_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                   ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router_001:addr_router_001|De0_Nano_Qsys2019_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                               ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router:id_router|De0_Nano_Qsys2019_id_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                             ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                             ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                             ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router:id_router_001|De0_Nano_Qsys2019_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                 ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_002:id_router_002|De0_Nano_Qsys2019_id_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_003|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_004|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_005|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_006|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_007|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_008|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                         ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                        ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                        ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                        ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                        ;
; PIPELINED                 ; 0     ; Signed Integer                                                        ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                        ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                        ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                        ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                        ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                        ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                        ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                            ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                            ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                            ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                            ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                            ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                            ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                            ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                            ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                            ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                            ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                            ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                            ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                            ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                            ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                            ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                            ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                            ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                            ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                            ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                            ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                            ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                          ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                          ;
; ST_DATA_W      ; 84    ; Signed Integer                                                                                                                                                                          ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller ;
+-------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                  ;
+-------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 2        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                                ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT   ; 1        ; Signed Integer                                                        ;
+-------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                        ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                        ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                        ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                        ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                        ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                        ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                        ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                        ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                        ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                        ;
; IN_ST_DATA_W                  ; 102   ; Signed Integer                                                        ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                        ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                        ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                        ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                        ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                        ;
; OUT_ST_DATA_W                 ; 84    ; Signed Integer                                                        ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                        ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                        ;
+-------------------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+---------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                      ;
+-------------------------------+-------+---------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                            ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                            ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                            ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                            ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                            ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                            ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                            ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                            ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                            ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                            ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 82    ; Signed Integer                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 83    ; Signed Integer                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                            ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                            ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                            ;
; IN_ST_DATA_W                  ; 84    ; Signed Integer                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                            ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                            ;
; OUT_ST_DATA_W                 ; 102   ; Signed Integer                                                            ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                            ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                            ;
+-------------------------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                       ;
; Entity Instance            ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
; Entity Instance            ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                            ;
;     -- lpm_width           ; 8                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                ;
; Entity Instance                           ; De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                               ;
;     -- NUMWORDS_A                         ; 8192                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                             ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                              ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+--------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                ;
+----------------------+-------+----------+--------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                           ;
+----------------------+-------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                            ;
+----------------------+-------+----------+----------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                       ;
+----------------------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                       ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller" ;
+------------+-------+----------+-----------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                   ;
+------------+-------+----------+-----------------------------------------------------------+
; reset_in2  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                              ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                              ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                              ;
+------------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_003|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_002:id_router_002|De0_Nano_Qsys2019_id_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router:id_router|De0_Nano_Qsys2019_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router_001:addr_router_001|De0_Nano_Qsys2019_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                         ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router:addr_router|De0_Nano_Qsys2019_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                             ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_in_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_in_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_micro_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_micro_out_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                              ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:uart_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:uart_0_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:pio_led_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                       ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                 ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                              ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                         ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                           ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                            ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:onchip_memory2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:onchip_memory2_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                    ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                               ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                   ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                    ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                           ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_in_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                        ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                        ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                        ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                  ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                        ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                  ;
+--------------------------+--------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_micro_out_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                         ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                   ;
+--------------------------+--------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                            ;
+--------------------------+--------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_led_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                  ;
+--------------------------+--------+----------+----------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                             ;
+--------------------------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                           ;
+--------------------------+--------+----------+-------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                            ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                            ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                            ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                            ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                            ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                            ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                            ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                      ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                      ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                            ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                            ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                            ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                            ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                      ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                            ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                            ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                            ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                      ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                      ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                            ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                            ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                      ;
+--------------------------+--------+----------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                   ;
+--------------------------+--------+----------+---------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                              ;
+--------------------------+--------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sdram_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                ;
+--------------------------+--------+----------+--------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                 ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                 ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                 ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                 ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                 ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                           ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                 ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                 ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                 ;
; av_response              ; Input  ; Info     ; Stuck at GND                                           ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                           ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                 ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                 ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                           ;
+--------------------------+--------+----------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                         ;
+--------------------------+--------+----------+-----------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                    ;
+--------------------------+--------+----------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                              ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                   ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                   ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                   ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                   ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                   ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                         ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                   ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                   ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                         ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                   ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                         ;
+--------------------------+--------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                               ;
+--------------------------+--------+----------+-----------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                          ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                          ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                          ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                          ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                          ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                          ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                          ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                          ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                          ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                          ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                          ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                          ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                          ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                ;
+--------------------------+--------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0" ;
+---------------+--------+----------+------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                        ;
+---------------+--------+----------+------------------------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected                         ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected                         ;
+---------------+--------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|De0_Nano_Qsys2019_sdram_input_efifo_module:the_De0_Nano_Qsys2019_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic"                          ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart"                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu" ;
+--------------+--------+----------+-------------------------------------------+
; Port         ; Type   ; Severity ; Details                                   ;
+--------------+--------+----------+-------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                    ;
+--------------+--------+----------+-------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:13     ;
; sld_hub:auto_hub ; 00:00:01     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 07 21:04:44 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off First_Niosii -c First_Niosii
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "De0_Nano_Qsys2019.qsys"
Info (12250): 2019.12.07.21:04:48 Progress: Loading Niosii_FPGA/De0_Nano_Qsys2019.qsys
Info (12250): 2019.12.07.21:04:48 Progress: Reading input file
Info (12250): 2019.12.07.21:04:49 Progress: Adding clk_50 [clock_source 13.0]
Info (12250): 2019.12.07.21:04:49 Progress: Parameterizing module clk_50
Info (12250): 2019.12.07.21:04:49 Progress: Adding cpu [altera_nios2_qsys 13.0]
Info (12250): 2019.12.07.21:04:49 Progress: Parameterizing module cpu
Info (12250): 2019.12.07.21:04:49 Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.0.1.99.2]
Info (12250): 2019.12.07.21:04:49 Progress: Parameterizing module jtag_uart
Info (12250): 2019.12.07.21:04:49 Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 13.0.1.99.2]
Info (12250): 2019.12.07.21:04:50 Progress: Parameterizing module onchip_memory2
Info (12250): 2019.12.07.21:04:50 Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Info (12250): 2019.12.07.21:04:50 Progress: Parameterizing module sysid
Info (12250): 2019.12.07.21:04:50 Progress: Adding pio_led [altera_avalon_pio 13.0.1.99.2]
Info (12250): 2019.12.07.21:04:50 Progress: Parameterizing module pio_led
Info (12250): 2019.12.07.21:04:50 Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Info (12250): 2019.12.07.21:04:50 Progress: Parameterizing module sdram
Info (12250): 2019.12.07.21:04:50 Progress: Adding uart_0 [altera_avalon_uart 13.0.1.99.2]
Info (12250): 2019.12.07.21:04:50 Progress: Parameterizing module uart_0
Info (12250): 2019.12.07.21:04:50 Progress: Adding pio_micro_out [altera_avalon_pio 13.0.1.99.2]
Info (12250): 2019.12.07.21:04:50 Progress: Parameterizing module pio_micro_out
Info (12250): 2019.12.07.21:04:50 Progress: Adding pio_micro_in [altera_avalon_pio 13.0.1.99.2]
Info (12250): 2019.12.07.21:04:50 Progress: Parameterizing module pio_micro_in
Info (12250): 2019.12.07.21:04:50 Progress: Building connections
Info (12250): 2019.12.07.21:04:50 Progress: Parameterizing connections
Info (12250): 2019.12.07.21:04:50 Progress: Validating
Info (12250): 2019.12.07.21:04:51 Progress: Done reading input file
Info (12250): De0_Nano_Qsys2019.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): De0_Nano_Qsys2019.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): De0_Nano_Qsys2019.pio_micro_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): De0_Nano_Qsys2019: Generating De0_Nano_Qsys2019 "De0_Nano_Qsys2019" for QUARTUS_SYNTH
Info (12250): Pipeline_bridge_swap_transform: After transform: 10 modules, 41 connections
Info (12250): No custom instruction connections, skipping transform 
Info (12250): Merlin_translator_transform: After transform: 21 modules, 85 connections
Info (12250): Merlin_domain_transform: After transform: 43 modules, 230 connections
Info (12250): Merlin_router_transform: After transform: 54 modules, 274 connections
Info (12250): Merlin_traffic_limiter_transform: After transform: 56 modules, 284 connections
Info (12250): Merlin_burst_transform: After transform: 57 modules, 288 connections
Info (12250): Reset_adaptation_transform: After transform: 58 modules, 225 connections
Info (12250): Merlin_network_to_switch_transform: After transform: 79 modules, 271 connections
Info (12250): Merlin_width_transform: After transform: 81 modules, 277 connections
Info (12250): Limiter_update_transform: After transform: 81 modules, 279 connections
Info (12250): Merlin_mm_transform: After transform: 81 modules, 279 connections
Info (12250): Merlin_interrupt_mapper_transform: After transform: 82 modules, 282 connections
Warning (12251): De0_Nano_Qsys2019: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning (12251): De0_Nano_Qsys2019: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info (12250): Cpu: Starting RTL generation for module 'De0_Nano_Qsys2019_cpu'
Info (12250): Cpu:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=De0_Nano_Qsys2019_cpu --dir=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0001_cpu_gen//De0_Nano_Qsys2019_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info (12250): Cpu: # 2019.12.07 21:04:56 (*) Starting Nios II generation
Info (12250): Cpu: # 2019.12.07 21:04:56 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)   Plaintext license not found.
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2019.12.07 21:04:57 (*)     Testbench
Info (12250): Cpu: # 2019.12.07 21:04:58 (*)     Instruction decoding
Info (12250): Cpu: # 2019.12.07 21:04:58 (*)       Instruction fields
Info (12250): Cpu: # 2019.12.07 21:04:58 (*)       Instruction decodes
Info (12250): Cpu: # 2019.12.07 21:04:58 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2019.12.07 21:04:59 (*)       Instruction controls
Info (12250): Cpu: # 2019.12.07 21:04:59 (*)     Pipeline frontend
Info (12250): Cpu: # 2019.12.07 21:04:59 (*)     Pipeline backend
Info (12250): Cpu: # 2019.12.07 21:05:02 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2019.12.07 21:05:05 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2019.12.07 21:05:07 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'De0_Nano_Qsys2019_cpu'
Info (12250): Cpu: "De0_Nano_Qsys2019" instantiated altera_nios2_qsys "cpu"
Info (12250): Jtag_uart: Starting RTL generation for module 'De0_Nano_Qsys2019_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=De0_Nano_Qsys2019_jtag_uart --dir=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0002_jtag_uart_gen//De0_Nano_Qsys2019_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'De0_Nano_Qsys2019_jtag_uart'
Info (12250): Jtag_uart: "De0_Nano_Qsys2019" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Onchip_memory2: Starting RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2'
Info (12250): Onchip_memory2:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=De0_Nano_Qsys2019_onchip_memory2 --dir=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0003_onchip_memory2_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0003_onchip_memory2_gen//De0_Nano_Qsys2019_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2: Done RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2'
Info (12250): Onchip_memory2: "De0_Nano_Qsys2019" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info (12250): Sysid: "De0_Nano_Qsys2019" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Pio_led: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_led'
Info (12250): Pio_led:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_led --dir=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0005_pio_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0005_pio_led_gen//De0_Nano_Qsys2019_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_led: Done RTL generation for module 'De0_Nano_Qsys2019_pio_led'
Info (12250): Pio_led: "De0_Nano_Qsys2019" instantiated altera_avalon_pio "pio_led"
Info (12250): Sdram: Starting RTL generation for module 'De0_Nano_Qsys2019_sdram'
Info (12250): Sdram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=De0_Nano_Qsys2019_sdram --dir=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0006_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0006_sdram_gen//De0_Nano_Qsys2019_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'De0_Nano_Qsys2019_sdram'
Info (12250): Sdram: "De0_Nano_Qsys2019" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Uart_0: Starting RTL generation for module 'De0_Nano_Qsys2019_uart_0'
Info (12250): Uart_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=De0_Nano_Qsys2019_uart_0 --dir=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0007_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0007_uart_0_gen//De0_Nano_Qsys2019_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'De0_Nano_Qsys2019_uart_0'
Info (12250): Uart_0: "De0_Nano_Qsys2019" instantiated altera_avalon_uart "uart_0"
Info (12250): Pio_micro_in: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_micro_in'
Info (12250): Pio_micro_in:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_micro_in --dir=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0008_pio_micro_in_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8237_779519027128611564.dir/0008_pio_micro_in_gen//De0_Nano_Qsys2019_pio_micro_in_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_micro_in: Done RTL generation for module 'De0_Nano_Qsys2019_pio_micro_in'
Info (12250): Pio_micro_in: "De0_Nano_Qsys2019" instantiated altera_avalon_pio "pio_micro_in"
Info (12250): Cpu_instruction_master_translator: "De0_Nano_Qsys2019" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info (12250): Cpu_jtag_debug_module_translator: "De0_Nano_Qsys2019" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info (12250): Cpu_instruction_master_translator_avalon_universal_master_0_agent: "De0_Nano_Qsys2019" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12250): Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "De0_Nano_Qsys2019" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12250): Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "De0_Nano_Qsys2019" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12250): Addr_router: "De0_Nano_Qsys2019" instantiated altera_merlin_router "addr_router"
Info (12250): Addr_router_001: "De0_Nano_Qsys2019" instantiated altera_merlin_router "addr_router_001"
Info (12250): Id_router: "De0_Nano_Qsys2019" instantiated altera_merlin_router "id_router"
Info (12250): Id_router_002: "De0_Nano_Qsys2019" instantiated altera_merlin_router "id_router_002"
Info (12250): Id_router_003: "De0_Nano_Qsys2019" instantiated altera_merlin_router "id_router_003"
Info (12250): Limiter: "De0_Nano_Qsys2019" instantiated altera_merlin_traffic_limiter "limiter"
Info (12250): Burst_adapter: "De0_Nano_Qsys2019" instantiated altera_merlin_burst_adapter "burst_adapter"
Info (12250): Rst_controller: "De0_Nano_Qsys2019" instantiated altera_reset_controller "rst_controller"
Info (12250): Cmd_xbar_demux: "De0_Nano_Qsys2019" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info (12250): Cmd_xbar_demux_001: "De0_Nano_Qsys2019" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info (12250): Cmd_xbar_mux: "De0_Nano_Qsys2019" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info (12250): Rsp_xbar_demux: "De0_Nano_Qsys2019" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info (12250): Rsp_xbar_demux_003: "De0_Nano_Qsys2019" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info (12250): Rsp_xbar_mux: "De0_Nano_Qsys2019" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info (12250): Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_xbar_mux_001: "De0_Nano_Qsys2019" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info (12250): Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv
Info (12250): Width_adapter: "De0_Nano_Qsys2019" instantiated altera_merlin_width_adapter "width_adapter"
Info (12250): Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Irq_mapper: "De0_Nano_Qsys2019" instantiated altera_irq_mapper "irq_mapper"
Info (12250): De0_Nano_Qsys2019: Done De0_Nano_Qsys2019" with 31 modules, 110 files, 2578796 bytes
Info (12249): Finished elaborating Qsys system entity "De0_Nano_Qsys2019.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano_qsys2019/synthesis/de0_nano_qsys2019.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019
Info (12021): Found 1 design units, including 1 entities, in source file first_niosii.bdf
    Info (12023): Found entity 1: First_Niosii
Info (12021): Found 1 design units, including 1 entities, in source file echo.v
    Info (12023): Found entity 1: echo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/de0_nano_qsys2019.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_addr_router.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_addr_router_default_decode
    Info (12023): Found entity 2: De0_Nano_Qsys2019_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_addr_router_001.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_addr_router_001_default_decode
    Info (12023): Found entity 2: De0_Nano_Qsys2019_addr_router_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_demux.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_mux.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_cmd_xbar_mux
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_cpu_ic_data_module
    Info (12023): Found entity 2: De0_Nano_Qsys2019_cpu_ic_tag_module
    Info (12023): Found entity 3: De0_Nano_Qsys2019_cpu_bht_module
    Info (12023): Found entity 4: De0_Nano_Qsys2019_cpu_register_bank_a_module
    Info (12023): Found entity 5: De0_Nano_Qsys2019_cpu_register_bank_b_module
    Info (12023): Found entity 6: De0_Nano_Qsys2019_cpu_dc_tag_module
    Info (12023): Found entity 7: De0_Nano_Qsys2019_cpu_dc_data_module
    Info (12023): Found entity 8: De0_Nano_Qsys2019_cpu_dc_victim_module
    Info (12023): Found entity 9: De0_Nano_Qsys2019_cpu_nios2_oci_debug
    Info (12023): Found entity 10: De0_Nano_Qsys2019_cpu_ociram_sp_ram_module
    Info (12023): Found entity 11: De0_Nano_Qsys2019_cpu_nios2_ocimem
    Info (12023): Found entity 12: De0_Nano_Qsys2019_cpu_nios2_avalon_reg
    Info (12023): Found entity 13: De0_Nano_Qsys2019_cpu_nios2_oci_break
    Info (12023): Found entity 14: De0_Nano_Qsys2019_cpu_nios2_oci_xbrk
    Info (12023): Found entity 15: De0_Nano_Qsys2019_cpu_nios2_oci_dbrk
    Info (12023): Found entity 16: De0_Nano_Qsys2019_cpu_nios2_oci_itrace
    Info (12023): Found entity 17: De0_Nano_Qsys2019_cpu_nios2_oci_td_mode
    Info (12023): Found entity 18: De0_Nano_Qsys2019_cpu_nios2_oci_dtrace
    Info (12023): Found entity 19: De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 20: De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 21: De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 22: De0_Nano_Qsys2019_cpu_nios2_oci_fifo
    Info (12023): Found entity 23: De0_Nano_Qsys2019_cpu_nios2_oci_pib
    Info (12023): Found entity 24: De0_Nano_Qsys2019_cpu_nios2_oci_im
    Info (12023): Found entity 25: De0_Nano_Qsys2019_cpu_nios2_performance_monitors
    Info (12023): Found entity 26: De0_Nano_Qsys2019_cpu_nios2_oci
    Info (12023): Found entity 27: De0_Nano_Qsys2019_cpu
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_tck.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_cpu_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_mult_cell.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_oci_test_bench.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_test_bench.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_cpu_test_bench
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_id_router_default_decode
    Info (12023): Found entity 2: De0_Nano_Qsys2019_id_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router_002.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_id_router_002_default_decode
    Info (12023): Found entity 2: De0_Nano_Qsys2019_id_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router_003.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_id_router_003_default_decode
    Info (12023): Found entity 2: De0_Nano_Qsys2019_id_router_003
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_irq_mapper.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_jtag_uart.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: De0_Nano_Qsys2019_jtag_uart_scfifo_w
    Info (12023): Found entity 3: De0_Nano_Qsys2019_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: De0_Nano_Qsys2019_jtag_uart_scfifo_r
    Info (12023): Found entity 5: De0_Nano_Qsys2019_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_onchip_memory2.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_onchip_memory2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_led.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_pio_led
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_micro_in.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_pio_micro_in
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_demux.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_mux.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: De0_Nano_Qsys2019_rsp_xbar_mux_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_sdram.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_sdram_input_efifo_module
    Info (12023): Found entity 2: De0_Nano_Qsys2019_sdram
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_sysid.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_sysid
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_uart_0.v
    Info (12023): Found entity 1: De0_Nano_Qsys2019_uart_0_tx
    Info (12023): Found entity 2: De0_Nano_Qsys2019_uart_0_rx_stimulus_source
    Info (12023): Found entity 3: De0_Nano_Qsys2019_uart_0_rx
    Info (12023): Found entity 4: De0_Nano_Qsys2019_uart_0_regs
    Info (12023): Found entity 5: De0_Nano_Qsys2019_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Warning (10037): Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(2074): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(2076): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(2232): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(3060): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "First_Niosii" for the top level hierarchy
Info (12128): Elaborating entity "De0_Nano_Qsys2019" for hierarchy "De0_Nano_Qsys2019:inst"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_test_bench" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_test_bench:the_De0_Nano_Qsys2019_cpu_test_bench"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_ic_data_module" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_ic_tag_module" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_joh1.tdf
    Info (12023): Found entity 1: altsyncram_joh1
Info (12128): Elaborating entity "altsyncram_joh1" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_joh1:auto_generated"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_bht_module" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ch1.tdf
    Info (12023): Found entity 1: altsyncram_9ch1
Info (12128): Elaborating entity "altsyncram_9ch1" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht|altsyncram:the_altsyncram|altsyncram_9ch1:auto_generated"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_register_bank_a_module" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9qg1.tdf
    Info (12023): Found entity 1: altsyncram_9qg1
Info (12128): Elaborating entity "altsyncram_9qg1" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_9qg1:auto_generated"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_register_bank_b_module" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aqg1.tdf
    Info (12023): Found entity 1: altsyncram_aqg1
Info (12128): Elaborating entity "altsyncram_aqg1" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_aqg1:auto_generated"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_dc_tag_module" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_71h1.tdf
    Info (12023): Found entity 1: altsyncram_71h1
Info (12128): Elaborating entity "altsyncram_71h1" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_71h1:auto_generated"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_dc_data_module" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_dc_victim_module" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_mult_cell" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v
    Info (12023): Found entity 1: altera_mult_add_q1u2
Info (12128): Elaborating entity "altera_mult_add_q1u2" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12128): Elaborating entity "ama_register_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_register_function:data_register_block"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_with_ext_function:data_register_block_0|ama_dynamic_signed_function:data_signed_extension_block"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v
    Info (12023): Found entity 1: altera_mult_add_s1u2
Info (12128): Elaborating entity "altera_mult_add_s1u2" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_debug" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_ocimem" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_ociram_sp_ram_module" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4b81.tdf
    Info (12023): Found entity 1: altsyncram_4b81
Info (12128): Elaborating entity "altsyncram_4b81" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4b81:auto_generated"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_avalon_reg" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_break" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_xbrk" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_dbrk" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_itrace" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_itrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_dtrace" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_dtrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_td_mode" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_dtrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace|De0_Nano_Qsys2019_cpu_nios2_oci_td_mode:De0_Nano_Qsys2019_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_fifo" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo|De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count:De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo|De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc:De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo|De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc:De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc_fifocount"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_oci_test_bench" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo|De0_Nano_Qsys2019_cpu_oci_test_bench:the_De0_Nano_Qsys2019_cpu_oci_test_bench"
Warning (12158): Entity "De0_Nano_Qsys2019_cpu_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_pib" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_pib:the_De0_Nano_Qsys2019_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_nios2_oci_im" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_im:the_De0_Nano_Qsys2019_cpu_nios2_oci_im"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_jtag_debug_module_tck" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_jtag_uart" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_jtag_uart_scfifo_w" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_jtag_uart_scfifo_r" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_jtag_uart:jtag_uart|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_onchip_memory2" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "De0_Nano_Qsys2019_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dnd1.tdf
    Info (12023): Found entity 1: altsyncram_dnd1
Info (12128): Elaborating entity "altsyncram_dnd1" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_dnd1:auto_generated"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_sysid" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sysid:sysid"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_pio_led" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_led:pio_led"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_sdram" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_sdram_input_efifo_module" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_sdram:sdram|De0_Nano_Qsys2019_sdram_input_efifo_module:the_De0_Nano_Qsys2019_sdram_input_efifo_module"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_uart_0" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_uart_0_tx" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_uart_0_rx" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_uart_0_rx_stimulus_source" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx|De0_Nano_Qsys2019_uart_0_rx_stimulus_source:the_De0_Nano_Qsys2019_uart_0_rx_stimulus_source"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_uart_0_regs" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_uart_0:uart_0|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_pio_micro_in" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_pio_micro_in:pio_micro_in"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:cpu_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:onchip_memory2_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:pio_led_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_slave_translator:uart_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_addr_router" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router:addr_router"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_addr_router_default_decode" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router:addr_router|De0_Nano_Qsys2019_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_addr_router_001" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_addr_router_001_default_decode" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_addr_router_001:addr_router_001|De0_Nano_Qsys2019_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_id_router" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router:id_router"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_id_router_default_decode" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router:id_router|De0_Nano_Qsys2019_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_id_router_002" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_002:id_router_002"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_id_router_002_default_decode" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_002:id_router_002|De0_Nano_Qsys2019_id_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_id_router_003" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_003"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_id_router_003_default_decode" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_id_router_003:id_router_003|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "De0_Nano_Qsys2019:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cmd_xbar_demux" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cmd_xbar_demux_001" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_cmd_xbar_mux" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_rsp_xbar_demux" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_rsp_xbar_demux_003" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_rsp_xbar_mux" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "De0_Nano_Qsys2019_rsp_xbar_mux_001" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001"
Warning (10858): Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object "aligned_byte_cnt" assigned a value but never read
Warning (10030): Net "in_burstwrap_field" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "De0_Nano_Qsys2019_irq_mapper" for hierarchy "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "echo" for hierarchy "echo:inst2"
Warning (12020): Port "jdo" on the entity instantiation of "the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "De0_Nano_Qsys2019:inst|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|Add18"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|lpm_add_sub:Add18"
Info (12133): Instantiated megafunction "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|lpm_add_sub:Add18" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Info (12130): Elaborated megafunction instantiation "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01
Info (12130): Elaborated megafunction instantiation "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 325 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/output_files/First_Niosii.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5595 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 33 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 5253 logic cells
    Info (21064): Implemented 283 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 498 megabytes
    Info: Processing ended: Sat Dec 07 21:05:46 2019
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:00:58


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/output_files/First_Niosii.map.smsg.


