INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <mig_rdf> already exists in the output directory.
   Output products for this core may be overwritten.
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Final Report
Generating Implementation files.
Generating NGC file.
Generating Verilog structural model.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: mig_rdf.xco
XMDF file found: mig_rdf_xmdf.tcl
Adding
/home/cc/cs150/fa12/class/cs150-cw/Desktop/CS150v16/skeleton/hardware/src/mig_rd
f/tmp/_cg/fifo_generator_readme.txt -view all -origin_type imported
Adding
/home/cc/cs150/fa12/class/cs150-cw/Desktop/CS150v16/skeleton/hardware/src/mig_rd
f/tmp/_cg/mig_rdf.asy -view all -origin_type imported
Adding
/home/cc/cs150/fa12/class/cs150-cw/Desktop/CS150v16/skeleton/hardware/src/mig_rd
f/tmp/_cg/mig_rdf.ngc -view all -origin_type created
Checking file
"/home/cc/cs150/fa12/class/cs150-cw/Desktop/CS150v16/skeleton/hardware/src/mig_r
df/tmp/_cg/mig_rdf.ngc" for project device match ...
File
"/home/cc/cs150/fa12/class/cs150-cw/Desktop/CS150v16/skeleton/hardware/src/mig_r
df/tmp/_cg/mig_rdf.ngc" device information matches project device.
Adding
/home/cc/cs150/fa12/class/cs150-cw/Desktop/CS150v16/skeleton/hardware/src/mig_rd
f/tmp/_cg/mig_rdf.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/cc/cs150/fa12/class/cs150-cw/Desktop/CS150v16/skeleton/hardware/src/mi
   g_rdf/tmp/_cg/mig_rdf.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cc/cs150/fa12/class/cs150-cw/Desktop/CS150v16/skeleton/hardware/src/mig_rd
f/tmp/_cg/mig_rdf.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mig_rdf"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
