WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500295 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000555 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250750 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250750 cumulative IPC: 4 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 11300373 heartbeat IPC: 1.587 cumulative IPC: 0.9902 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 21374473 heartbeat IPC: 0.9926 cumulative IPC: 0.9918 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 31333103 heartbeat IPC: 1.004 cumulative IPC: 0.9967 (Simulation time: 00 hr 02 min 56 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 41271915 heartbeat IPC: 1.006 cumulative IPC: 0.9994 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 51467682 heartbeat IPC: 0.9808 cumulative IPC: 0.9952 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 61370028 heartbeat IPC: 1.01 cumulative IPC: 0.9978 (Simulation time: 00 hr 05 min 21 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 71352768 heartbeat IPC: 1.002 cumulative IPC: 0.9984 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 81278778 heartbeat IPC: 1.007 cumulative IPC: 0.9996 (Simulation time: 00 hr 06 min 57 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv336.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000003 cycles: 91118602 heartbeat IPC: 1.016 cumulative IPC: 1.002 (Simulation time: 00 hr 07 min 45 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 100966073 heartbeat IPC: 1.015 cumulative IPC: 1.003 (Simulation time: 00 hr 08 min 33 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 99629475 cumulative IPC: 1.004 (Simulation time: 00 hr 08 min 57 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 99629475 cumulative IPC: 1.004 (Simulation time: 00 hr 08 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv336.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.004 instructions: 100000001 cycles: 99629475
CPU 0 Branch Prediction Accuracy: 86.94% MPKI: 22.43 Average ROB Occupancy at Mispredict: 11.05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00188
BRANCH_INDIRECT: 16
BRANCH_CONDITIONAL: 5.12
BRANCH_DIRECT_CALL: 0.00471
BRANCH_INDIRECT_CALL: 1.25
BRANCH_RETURN: 0.0242

LLC TOTAL        ACCESS:     486742 HIT:     438386 MISS:      48356
LLC LOAD         ACCESS:     247700 HIT:     215723 MISS:      31977
LLC RFO          ACCESS:      50960 HIT:      39869 MISS:      11091
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     177149 HIT:     176768 MISS:        381
LLC TRANSLATION  ACCESS:      10933 HIT:       6026 MISS:       4907
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 175.3 cycles
cpu0_DTLB TOTAL        ACCESS:   24137056 HIT:   22800619 MISS:    1336437
cpu0_DTLB LOAD         ACCESS:   24137056 HIT:   22800619 MISS:    1336437
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.905 cycles
cpu0_ITLB TOTAL        ACCESS:   13862523 HIT:   10554667 MISS:    3307856
cpu0_ITLB LOAD         ACCESS:   13862523 HIT:   10554667 MISS:    3307856
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.78 cycles
cpu0_L1D TOTAL        ACCESS:   31269867 HIT:   30010557 MISS:    1259310
cpu0_L1D LOAD         ACCESS:   18924255 HIT:   17976396 MISS:     947859
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   12329964 HIT:   12033538 MISS:     296426
cpu0_L1D TRANSLATION  ACCESS:      15648 HIT:        623 MISS:      15025
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 17.5 cycles
cpu0_L1I TOTAL        ACCESS:   15911659 HIT:    5109364 MISS:   10802295
cpu0_L1I LOAD         ACCESS:   15911659 HIT:    5109364 MISS:   10802295
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.684 cycles
cpu0_L2C TOTAL        ACCESS:    8995147 HIT:    8684580 MISS:     310567
cpu0_L2C LOAD         ACCESS:    8428934 HIT:    8181234 MISS:     247700
cpu0_L2C RFO          ACCESS:     113647 HIT:      62687 MISS:      50960
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     437877 HIT:     436903 MISS:        974
cpu0_L2C TRANSLATION  ACCESS:      14689 HIT:       3756 MISS:      10933
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 47.4 cycles
cpu0_STLB TOTAL        ACCESS:    2198489 HIT:    2186989 MISS:      11500
cpu0_STLB LOAD         ACCESS:    2198489 HIT:    2186989 MISS:      11500
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 195.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      13310
  ROW_BUFFER_MISS:      34663
 AVG DBUS CONGESTED CYCLE: 3.942
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3867
  FULL:      10287
