Search.setIndex({"alltitles":{"Consumes":[[0,"consumes"],[0,"id2"],[0,"id6"],[0,"id10"],[0,"id14"]],"Contents":[[0,"contents"]],"DV Flow LibHDLSim":[[0,null]],"Example":[[0,"example"],[0,"id1"],[0,"id5"],[0,"id9"],[0,"id13"]],"Feature support matrix":[[0,"feature-support-matrix"]],"Parameters":[[0,"parameters"],[0,"id4"],[0,"id8"],[0,"id12"],[0,"id16"],[0,"id17"],[0,"id18"],[0,"id19"]],"Produces":[[0,"produces"],[0,"id3"],[0,"id7"],[0,"id11"],[0,"id15"]],"Simulator Support":[[0,"simulator-support"]],"Task: SimImage":[[0,"task-simimage"]],"Task: SimLib":[[0,"task-simlib"]],"Task: SimLibDPI":[[0,"task-simlibdpi"]],"Task: SimLibUVM":[[0,"task-simlibuvm"]],"Task: SimLibVPI":[[0,"task-simlibvpi"]],"Task: SimRun":[[0,"task-simrun"]],"Type: SimCompileArgs":[[0,"type-simcompileargs"]],"Type: SimElabArgs":[[0,"type-simelabargs"]],"Type: SimRunArgs":[[0,"type-simrunargs"]],"ivl (Icarus Verilog)":[[0,"ivl-icarus-verilog"]],"mti (Siemens Questa/ModelSim)":[[0,"mti-siemens-questa-modelsim"]],"vcs (Synopsys VCS)":[[0,"vcs-synopsys-vcs"]],"vlt (Verilator)":[[0,"vlt-verilator"]],"xcm (Cadence Xcelium)":[[0,"xcm-cadence-xcelium"]],"xsm (AMD Xilinx XSIM)":[[0,"xsm-amd-xilinx-xsim"]]},"docnames":["index"],"envversion":{"sphinx":65,"sphinx.domains.c":3,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":9,"sphinx.domains.index":1,"sphinx.domains.javascript":3,"sphinx.domains.math":2,"sphinx.domains.python":4,"sphinx.domains.rst":2,"sphinx.domains.std":2},"filenames":["index.rst"],"indexentries":{},"objects":{},"objnames":{},"objtypes":{},"terms":{"For":0,"If":0,"Not":0,"The":0,"add":0,"all":0,"an":0,"appropri":0,"ar":0,"arg":0,"argument":0,"base":0,"bool":0,"build":0,"built":0,"c":0,"cach":0,"can":0,"command":0,"comparg":0,"compil":0,"copi":0,"cppsourc":0,"csourc":0,"current":0,"data":0,"dataflow":0,"debug":0,"debug_access":0,"defin":0,"depend":0,"detect":0,"directori":0,"doe":0,"done":0,"downstream":0,"dpi":0,"dpilib":0,"elabarg":0,"elabor":0,"enabl":0,"error":0,"execut":0,"experiment":0,"expos":0,"extra":0,"fastpartcomp":0,"file":0,"follow":0,"full":0,"function":0,"gener":0,"have":0,"hdl":0,"hdlsim":0,"i":0,"imag":0,"implement":0,"incdir":0,"includ":0,"incomplet":0,"incr":0,"incr_vlogan":0,"increment":0,"input":0,"int":0,"interfac":0,"ldflag":0,"lib":0,"libnam":0,"librari":0,"link":0,"list":0,"load":0,"log":0,"logic":0,"mai":0,"mechan":0,"memcheck":0,"memento":0,"modul":0,"most":0,"name":0,"none":0,"noth":0,"notion":0,"object":0,"option":0,"outdat":0,"output":0,"owner":0,"packag":0,"pars":0,"partcomp":0,"pass":0,"path":0,"pli":0,"plusarg":0,"pre":0,"prebuilt":0,"precompil":0,"propag":0,"properti":0,"provid":0,"report":0,"repositori":0,"requir":0,"respect":0,"run":0,"runtim":0,"same":0,"set":0,"shall":0,"sim":0,"simdir":0,"simrundata":0,"simrundir":0,"skip":0,"sourc":0,"special":0,"specif":0,"specifi":0,"statu":0,"summar":0,"sv_lib":0,"sv_root":0,"systemverilog":0,"systemverilogdpi":0,"systemverilogsourc":0,"tbd":0,"testplusarg":0,"thi":0,"tool":0,"toolchain":0,"top":0,"trace":0,"trademark":0,"true":0,"us":0,"uvm":0,"valgrind":0,"varieti":0,"verilogincdir":0,"verilogsourc":0,"verilogvpi":0,"via":0,"vivado":0,"vlog":0,"vlogan":0,"vpi":0,"vpilib":0,"well":0,"when":0,"work":0,"xelab":0,"xvlog":0,"ye":0},"titles":["DV Flow LibHDLSim"],"titleterms":{"amd":0,"cadenc":0,"consum":0,"content":0,"dv":0,"exampl":0,"featur":0,"flow":0,"icaru":0,"ivl":0,"libhdlsim":0,"matrix":0,"modelsim":0,"mti":0,"paramet":0,"produc":0,"questa":0,"siemen":0,"simcompilearg":0,"simelabarg":0,"simimag":0,"simlib":0,"simlibdpi":0,"simlibuvm":0,"simlibvpi":0,"simrun":0,"simrunarg":0,"simul":0,"support":0,"synopsi":0,"task":0,"type":0,"vc":0,"veril":0,"verilog":0,"vlt":0,"xcelium":0,"xcm":0,"xilinx":0,"xsim":0,"xsm":0}})