/*
 * Copyright (C) 2024 F&S Elektronik Systeme GmbH
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include "imx8ulp.dtsi"

/ {
	chosen {
		stdout-path = &lpuart5;
		bootargs = "console=ttyLP1,115200 earlycon";
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>; /* 256MB */
			linux,cma-default;
		};
	};
	reg_5v: regulator-5v {
		compatible = "regulator-fixed";
		regulator-name = "5V";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		regulator-always-on;
	};
};

/* Ethernet decleration */
/ {
	clock_ext_rmii: clock-ext-rmii {
		compatible = "fixed-clock";
		clock-frequency = <50000000>;
		clock-output-names = "ext_rmii_clk";
		#clock-cells = <0>;
	};

	clock_ext_ts: clock-ext-ts {
		compatible = "fixed-clock";
		/*  */
		clock-frequency = <50000000>;
		clock-output-names = "ext_ts_clk";
		#clock-cells = <0>;
	};
};

&fec {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_enet>;
	pinctrl-1 = <&pinctrl_enet>;
	clocks = <&cgc1 IMX8ULP_CLK_XBAR_DIVBUS>,
		 <&pcc4 IMX8ULP_CLK_ENET>,
		 <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>,
		 <&clock_ext_rmii>;
	clock-names = "ipg", "ahb", "ptp", "enet_clk_ref";
	assigned-clocks = <&cgc1 IMX8ULP_CLK_ENET_TS_SEL>;
	assigned-clock-parents = <&clock_ext_ts>;
	phy-mode = "rmii";
	phy-handle = <&ethphy>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy: ethernet-phy@0 {
            // use broadcast addr,
            // since only on phy is in use.
			reg = <0>;
			pinctrl-names = "default", "sleep";
            pinctrl-0 = <&pinctrl_ethphy>;
	        pinctrl-1 = <&pinctrl_ethphy>;
		};
	};
};

&ethphy {
    reset-gpios = <&gpioe 3 GPIO_ACTIVE_LOW>;
};

&iomuxc1 {
	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX8ULP_PAD_PTE15__ENET0_MDC     0x43
			MX8ULP_PAD_PTE14__ENET0_MDIO    0x43
			MX8ULP_PAD_PTE17__ENET0_RXER    0x43
			MX8ULP_PAD_PTE18__ENET0_CRS_DV  0x43
			MX8ULP_PAD_PTE21__ENET0_RXD0	0x43
			MX8ULP_PAD_PTE20__ENET0_RXD1    0x43
			MX8ULP_PAD_PTE16__ENET0_TXEN    0x43
			MX8ULP_PAD_PTE23__ENET0_TXD0    0x43
			MX8ULP_PAD_PTE22__ENET0_TXD1    0x43
			MX8ULP_PAD_PTE19__ENET0_REFCLK  0x42 //PHYAD2
		>;
	};

    pinctrl_ethphy: ethphygrp {
        fsl,pins = <
            MX8ULP_PAD_PTE3__PTE3         0x3	//RST
        >;
    };
};

/* UART decleration */
/* lpuart5 */
&lpuart5 {
	/* console */
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpuart5>;
	pinctrl-1 = <&pinctrl_lpuart5>;
	status = "okay";
};

&iomuxc1 {
	pinctrl_lpuart5: lpuart5grp {
		fsl,pins = <
			MX8ULP_PAD_PTE6__LPUART5_TX     0x3
			MX8ULP_PAD_PTE7__LPUART5_RX 	0x3
		>;
	};
};

/* lpi2c7 */
&lpi2c7 {
    #address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c7>;
	status = "okay";
};

&iomuxc1 {
    pinctrl_lpi2c7: lpi2c7grp {
        fsl,pins = <
			MX8ULP_PAD_PTF4__LPI2C7_SCL	0x20
			MX8ULP_PAD_PTF5__LPI2C7_SDA	0x20
        >;
    };
};

/* USDHC decleration */
/* usdhc0 */
&usdhc0 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc0>;
	pinctrl-1 = <&pinctrl_usdhc0>;
	pinctrl-2 = <&pinctrl_usdhc0>;
	pinctrl-3 = <&pinctrl_usdhc0>;
	non-removable;
	bus-width = <8>;
    mmc-hs400-1_8v;
    mmc-hs200-1_8v;
	status = "okay";
};

&iomuxc1 {
	pinctrl_usdhc0: usdhc0grp {
		fsl,pins = <
            MX8ULP_PAD_PTD11__SDHC0_DQS     0x10002
			MX8ULP_PAD_PTD1__SDHC0_CMD	    0x3
			MX8ULP_PAD_PTD2__SDHC0_CLK	    0x10002
			MX8ULP_PAD_PTD10__SDHC0_D0	    0x3
			MX8ULP_PAD_PTD9__SDHC0_D1	    0x3
			MX8ULP_PAD_PTD8__SDHC0_D2	    0x3
			MX8ULP_PAD_PTD7__SDHC0_D3	    0x3
			MX8ULP_PAD_PTD6__SDHC0_D4	    0x3
			MX8ULP_PAD_PTD5__SDHC0_D5	    0x3
			MX8ULP_PAD_PTD4__SDHC0_D6	    0x3
			MX8ULP_PAD_PTD3__SDHC0_D7	    0x3
		>;
	};
};

/* USB decleration */
&usbotg1 {
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_otgid1>;
	pinctrl-1 = <&pinctrl_otgid1>;
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	over-current-active-low;
	status = "okay";
};

&usbphy1 {
	status = "okay";
};

&usbmisc1 {
	status = "okay";
};

&iomuxc1 {
	pinctrl_otgid1: usb1grp {
		fsl,pins = <
			MX8ULP_PAD_PTD12__USB0_ID	0x10003
			MX8ULP_PAD_PTD14__USB0_OC	0x10003
		>;
	};
};

&usbotg2 {
	status = "okay";
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_otgid2>;
	pinctrl-1 = <&pinctrl_otgid2>;
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
	over-current-active-low;
};

&usbphy2 {
	status = "okay";
};

&usbmisc2 {
	status = "okay";
};

&iomuxc1 {
	pinctrl_otgid2: usb2grp {
		fsl,pins = <
			MX8ULP_PAD_PTD23__USB1_ID	0x10003
			MX8ULP_PAD_PTD22__USB1_OC	0x10003
		>;
	};
};
