

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;


entity top is
    Port ( ck : in STD_LOGIC;
           btn_run : in STD_LOGIC;
           btn_stop : in STD_LOGIC;
           btn_rst : in STD_LOGIC;
           btn_change : in STD_LOGIC;
           sw : in unsigned (15 downto 0);
           seg : out STD_LOGIC_VECTOR (6 downto 0);
           anozi : out STD_LOGIC_VECTOR (3 downto 0);
           dp : out STD_LOGIC);
end top;

architecture Behavioral of top is

component ctrl7seg is
    Port ( ck : in STD_LOGIC;
           led : in unsigned (15 downto 0);
           anozi : out STD_LOGIC_VECTOR (3 downto 0);
           seg : out STD_LOGIC_VECTOR (6 downto 0);
           dp : out STD_LOGIC);
end component;

component state_machine is
    Port ( ck : in STD_LOGIC;
           btn_run : in STD_LOGIC;
           btn_stop : in STD_LOGIC;
           btn_rst : in STD_LOGIC;
           btn_change : in STD_LOGIC;
           time_up:in std_logic;
           en1 : out STD_LOGIC;
           en2 : out STD_LOGIC;
           rst1 : out STD_LOGIC;
           rst2 : out STD_LOGIC);
end component;

component chrono_timer is
    Port ( ck : in STD_LOGIC;
           rst1 : in STD_LOGIC;
           rst2:in std_logic;
           en1 : in STD_LOGIC;
           en2 : in STD_LOGIC;
           sw:in unsigned(15 downto 0);
           data : out unsigned (15 downto 0);
           time_up:out std_logic);
end component;

signal rst1_int, rst2_int, en1_int, en2_int, time_up_int:std_logic;
signal led_int:unsigned(15 downto 0);

begin
port_chrono_timer:chrono_timer port map(ck=>ck, rst1=>rst1_int, rst2=>rst2_int, en1=>en1_int, en2=>en2_int, sw=>sw, data=>led_int, time_up=>time_up_int );
port_state_machine: state_machine port map(ck=>ck, btn_run=>btn_run, btn_stop=>btn_stop, btn_rst=>btn_rst, btn_change=>btn_change, time_up=>time_up_int, en1=>en1_int, en2=>en2_int, rst1=>rst1_int, rst2=>rst2_int);
port_ctrl7seg: ctrl7seg port map(ck=>ck, led=>led_int, anozi=>anozi, seg=>seg, dp=>dp);


end Behavioral;
