<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/config/i386/sync.md</title>
  <link rel="stylesheet" type="text/css" href="../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../index.html">top level</a> - <a href="index.html">gcc/config/i386</a> - sync.md<span style="font-size: 80%;"> (source / <a href="sync.md.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">466</td>
            <td class="headerCovTableEntry">621</td>
            <td class="headerCovTableEntryMed">75.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">45</td>
            <td class="headerCovTableEntry">57</td>
            <td class="headerCovTableEntryMed">78.9 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : ;; GCC machine description for i386 synchronization instructions.</a>
<span class="lineNum">       2 </span>            : ;; Copyright (C) 2005-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            : ;;
<span class="lineNum">       4 </span>            : ;; This file is part of GCC.
<span class="lineNum">       5 </span>            : ;;
<span class="lineNum">       6 </span>            : ;; GCC is free software; you can redistribute it and/or modify
<span class="lineNum">       7 </span>            : ;; it under the terms of the GNU General Public License as published by
<span class="lineNum">       8 </span>            : ;; the Free Software Foundation; either version 3, or (at your option)
<span class="lineNum">       9 </span>            : ;; any later version.
<span class="lineNum">      10 </span>            : ;;
<span class="lineNum">      11 </span>            : ;; GCC is distributed in the hope that it will be useful,
<span class="lineNum">      12 </span>            : ;; but WITHOUT ANY WARRANTY; without even the implied warranty of
<span class="lineNum">      13 </span>            : ;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
<span class="lineNum">      14 </span>            : ;; GNU General Public License for more details.
<span class="lineNum">      15 </span>            : ;;
<span class="lineNum">      16 </span>            : ;; You should have received a copy of the GNU General Public License
<span class="lineNum">      17 </span>            : ;; along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      18 </span>            : ;; &lt;http://www.gnu.org/licenses/&gt;.
<span class="lineNum">      19 </span>            : 
<span class="lineNum">      20 </span>            : (define_c_enum &quot;unspec&quot; [
<span class="lineNum">      21 </span>            :   UNSPEC_LFENCE
<span class="lineNum">      22 </span>            :   UNSPEC_SFENCE
<span class="lineNum">      23 </span>            :   UNSPEC_MFENCE
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            :   UNSPEC_FILD_ATOMIC
<span class="lineNum">      26 </span>            :   UNSPEC_FIST_ATOMIC
<span class="lineNum">      27 </span>            : 
<span class="lineNum">      28 </span>            :   UNSPEC_LDX_ATOMIC
<span class="lineNum">      29 </span>            :   UNSPEC_STX_ATOMIC
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            :   ;; __atomic support
<span class="lineNum">      32 </span>            :   UNSPEC_LDA
<span class="lineNum">      33 </span>            :   UNSPEC_STA
<span class="lineNum">      34 </span>            : ])
<span class="lineNum">      35 </span>            : 
<span class="lineNum">      36 </span>            : (define_c_enum &quot;unspecv&quot; [
<span class="lineNum">      37 </span>            :   UNSPECV_CMPXCHG
<span class="lineNum">      38 </span>            :   UNSPECV_XCHG
<span class="lineNum">      39 </span>            :   UNSPECV_LOCK
<span class="lineNum">      40 </span>            : ])
<span class="lineNum">      41 </span>            : 
<span class="lineNum">      42 </span>            : (define_expand &quot;sse2_lfence&quot;
<span class="lineNum">      43 </span>            :   [(set (match_dup 0)
<span class="lineNum">      44 </span>            :         (unspec:BLK [(match_dup 0)] UNSPEC_LFENCE))]
<span class="lineNum">      45 </span>            :   &quot;TARGET_SSE2&quot;
<span class="lineNum">      46 </span><span class="lineCov">         14 : {</span>
<span class="lineNum">      47 </span><span class="lineCov">         14 :   operands[0] = gen_rtx_MEM (BLKmode, gen_rtx_SCRATCH (Pmode));</span>
<span class="lineNum">      48 </span><span class="lineCov">         14 :   MEM_VOLATILE_P (operands[0]) = 1;</span>
<span class="lineNum">      49 </span>            : })
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span>            : (define_insn &quot;*sse2_lfence&quot;
<span class="lineNum">      52 </span><span class="lineCov">         14 :   [(set (match_operand:BLK 0)</span>
<span class="lineNum">      53 </span><span class="lineCov">         14 :         (unspec:BLK [(match_dup 0)] UNSPEC_LFENCE))]</span>
<span class="lineNum">      54 </span><span class="lineCov">         14 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">      55 </span><span class="lineCov">         14 :   &quot;lfence&quot;</span>
<span class="lineNum">      56 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">      57 </span>            :    (set_attr &quot;length_address&quot; &quot;0&quot;)
<span class="lineNum">      58 </span><span class="lineCov">         10 :    (set_attr &quot;atom_sse_attr&quot; &quot;lfence&quot;)</span>
<span class="lineNum">      59 </span><span class="lineCov">         10 :    (set_attr &quot;memory&quot; &quot;unknown&quot;)])</span>
<span class="lineNum">      60 </span><span class="lineCov">         14 : </span>
<span class="lineNum">      61 </span><span class="lineCov">         24 : (define_expand &quot;sse_sfence&quot;</span>
<span class="lineNum">      62 </span><span class="lineCov">         34 :   [(set (match_dup 0)</span>
<span class="lineNum">      63 </span><span class="lineCov">         10 :         (unspec:BLK [(match_dup 0)] UNSPEC_SFENCE))]</span>
<span class="lineNum">      64 </span>            :   &quot;TARGET_SSE || TARGET_3DNOW_A&quot;
<span class="lineNum">      65 </span><span class="lineCov">         10 : {</span>
<span class="lineNum">      66 </span><span class="lineCov">         20 :   operands[0] = gen_rtx_MEM (BLKmode, gen_rtx_SCRATCH (Pmode));</span>
<span class="lineNum">      67 </span><span class="lineCov">         10 :   MEM_VOLATILE_P (operands[0]) = 1;</span>
<span class="lineNum">      68 </span>            : })
<span class="lineNum">      69 </span><span class="lineCov">         10 : </span>
<span class="lineNum">      70 </span><span class="lineCov">         10 : (define_insn &quot;*sse_sfence&quot;</span>
<span class="lineNum">      71 </span><span class="lineCov">         10 :   [(set (match_operand:BLK 0)</span>
<span class="lineNum">      72 </span><span class="lineCov">         20 :         (unspec:BLK [(match_dup 0)] UNSPEC_SFENCE))]</span>
<span class="lineNum">      73 </span><span class="lineCov">         10 :   &quot;TARGET_SSE || TARGET_3DNOW_A&quot;</span>
<span class="lineNum">      74 </span><span class="lineCov">         10 :   &quot;sfence&quot;</span>
<span class="lineNum">      75 </span>            :   [(set_attr &quot;type&quot; &quot;sse&quot;)
<span class="lineNum">      76 </span>            :    (set_attr &quot;length_address&quot; &quot;0&quot;)
<span class="lineNum">      77 </span><span class="lineCov">      10267 :    (set_attr &quot;atom_sse_attr&quot; &quot;fence&quot;)</span>
<span class="lineNum">      78 </span><span class="lineCov">      10267 :    (set_attr &quot;memory&quot; &quot;unknown&quot;)])</span>
<span class="lineNum">      79 </span><span class="lineCov">         10 : </span>
<span class="lineNum">      80 </span><span class="lineCov">      10277 : (define_expand &quot;sse2_mfence&quot;</span>
<span class="lineNum">      81 </span><span class="lineCov">      20544 :   [(set (match_dup 0)</span>
<span class="lineNum">      82 </span>            :         (unspec:BLK [(match_dup 0)] UNSPEC_MFENCE))]
<span class="lineNum">      83 </span><span class="lineCov">      20534 :   &quot;TARGET_SSE2&quot;</span>
<span class="lineNum">      84 </span><span class="lineCov">         16 : {</span>
<span class="lineNum">      85 </span><span class="lineCov">         30 :   operands[0] = gen_rtx_MEM (BLKmode, gen_rtx_SCRATCH (Pmode));</span>
<span class="lineNum">      86 </span><span class="lineCov">         16 :   MEM_VOLATILE_P (operands[0]) = 1;</span>
<span class="lineNum">      87 </span>            : })
<span class="lineNum">      88 </span><span class="lineCov">         16 : </span>
<span class="lineNum">      89 </span><span class="lineCov">         16 : (define_insn &quot;mfence_sse2&quot;</span>
<span class="lineNum">      90 </span><span class="lineCov">         16 :   [(set (match_operand:BLK 0)</span>
<span class="lineNum">      91 </span><span class="lineCov">         32 :         (unspec:BLK [(match_dup 0)] UNSPEC_MFENCE))]</span>
<span class="lineNum">      92 </span><span class="lineCov">      10283 :   &quot;TARGET_64BIT || TARGET_SSE2&quot;</span>
<span class="lineNum">      93 </span><span class="lineCov">         16 :   &quot;mfence&quot;</span>
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :   [(set_attr &quot;type&quot; &quot;sse&quot;)</span>
<span class="lineNum">      95 </span>            :    (set_attr &quot;length_address&quot; &quot;0&quot;)
<span class="lineNum">      96 </span>            :    (set_attr &quot;atom_sse_attr&quot; &quot;fence&quot;)
<span class="lineNum">      97 </span>            :    (set_attr &quot;memory&quot; &quot;unknown&quot;)])
<span class="lineNum">      98 </span><span class="lineCov">         16 : </span>
<span class="lineNum">      99 </span><span class="lineCov">         16 : (define_insn &quot;mfence_nosse&quot;</span>
<span class="lineNum">     100 </span><span class="lineCov">         16 :   [(set (match_operand:BLK 0)</span>
<span class="lineNum">     101 </span>            :         (unspec:BLK [(match_dup 0)] UNSPEC_MFENCE))
<span class="lineNum">     102 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">     103 </span>            :   &quot;!(TARGET_64BIT || TARGET_SSE2)&quot;
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :   &quot;lock{%;} or{l}\t{$0, (%%esp)|DWORD PTR [esp], 0}&quot;</span>
<span class="lineNum">     105 </span><span class="lineCov">      10845 :   [(set_attr &quot;memory&quot; &quot;unknown&quot;)])</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     107 </span><span class="lineCov">      10845 : (define_expand &quot;mem_thread_fence&quot;</span>
<span class="lineNum">     108 </span><span class="lineCov">      10845 :   [(match_operand:SI 0 &quot;const_int_operand&quot;)]          ;; model</span>
<span class="lineNum">     109 </span><span class="lineCov">      10845 :   &quot;&quot;</span>
<span class="lineNum">     110 </span><span class="lineCov">      21690 : {</span>
<span class="lineNum">     111 </span><span class="lineCov">      10845 :   enum memmodel model = memmodel_from_int (INTVAL (operands[0]));</span>
<span class="lineNum">     112 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :   /* Unless this is a SEQ_CST fence, the i386 memory model is strong</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :      enough not to require barriers of any kind.  */</span>
<span class="lineNum">     115 </span><span class="lineCov">      21690 :   if (is_mm_seq_cst (model))</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :     {</span>
<span class="lineNum">     117 </span><span class="lineCov">      10363 :       rtx (*mfence_insn)(rtx);</span>
<span class="lineNum">     118 </span><span class="lineCov">      10363 :       rtx mem;</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     120 </span><span class="lineCov">      10363 :       if (TARGET_64BIT || TARGET_SSE2)</span>
<span class="lineNum">     121 </span>            :         mfence_insn = gen_mfence_sse2;
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :       else</span>
<span class="lineNum">     123 </span><span class="lineCov">        106 :         mfence_insn = gen_mfence_nosse;</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     125 </span><span class="lineCov">      10363 :       mem = gen_rtx_MEM (BLKmode, gen_rtx_SCRATCH (Pmode));</span>
<span class="lineNum">     126 </span><span class="lineCov">      10363 :       MEM_VOLATILE_P (mem) = 1;</span>
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span><span class="lineCov">      10363 :       emit_insn (mfence_insn (mem));</span>
<span class="lineNum">     129 </span>            :     }
<span class="lineNum">     130 </span><span class="lineCov">      21690 :   DONE;</span>
<span class="lineNum">     131 </span>            : })
<span class="lineNum">     132 </span>            : 
<span class="lineNum">     133 </span>            : ;; ??? From volume 3 section 8.1.1 Guaranteed Atomic Operations,
<span class="lineNum">     134 </span>            : ;; Only beginning at Pentium family processors do we get any guarantee of
<span class="lineNum">     135 </span>            : ;; atomicity in aligned 64-bit quantities.  Beginning at P6, we get a
<span class="lineNum">     136 </span>            : ;; guarantee for 64-bit accesses that do not cross a cacheline boundary.
<span class="lineNum">     137 </span>            : ;;
<span class="lineNum">     138 </span>            : ;; Note that the TARGET_CMPXCHG8B test below is a stand-in for &quot;Pentium&quot;.
<span class="lineNum">     139 </span>            : ;;
<span class="lineNum">     140 </span>            : ;; Importantly, *no* processor makes atomicity guarantees for larger
<span class="lineNum">     141 </span>            : ;; accesses.  In particular, there's no way to perform an atomic TImode
<span class="lineNum">     142 </span>            : ;; move, despite the apparent applicability of MOVDQA et al.
<a name="143"><span class="lineNum">     143 </span>            : </a>
<span class="lineNum">     144 </span>            : (define_mode_iterator ATOMIC
<span class="lineNum">     145 </span><span class="lineCov">      20405 :    [QI HI SI</span>
<span class="lineNum">     146 </span>            :     (DI &quot;TARGET_64BIT || (TARGET_CMPXCHG8B &amp;&amp; (TARGET_80387 || TARGET_SSE))&quot;)
<span class="lineNum">     147 </span>            :    ])
<span class="lineNum">     148 </span>            : 
<span class="lineNum">     149 </span><span class="lineCov">      20405 : (define_expand &quot;atomic_load&lt;mode&gt;&quot;</span>
<span class="lineNum">     150 </span><span class="lineCov">      20405 :   [(set (match_operand:ATOMIC 0 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">     151 </span><span class="lineCov">      20405 :         (unspec:ATOMIC [(match_operand:ATOMIC 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">     152 </span><span class="lineCov">      20405 :                         (match_operand:SI 2 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">     153 </span><span class="lineCov">      20405 :                        UNSPEC_LDA))]</span>
<span class="lineNum">     154 </span><span class="lineCov">      20405 :   &quot;&quot;</span>
<span class="lineNum">     155 </span><span class="lineCov">      49282 : {</span>
<span class="lineNum">     156 </span>            :   /* For DImode on 32-bit, we can use the FPU to perform the load.  */
<span class="lineNum">     157 </span><span class="lineCov">      83144 :   if (&lt;MODE&gt;mode == DImode &amp;&amp; !TARGET_64BIT)</span>
<span class="lineNum">     158 </span><span class="lineCov">          5 :     emit_insn (gen_atomic_loaddi_fpu</span>
<span class="lineNum">     159 </span>            :                (operands[0], operands[1],
<span class="lineNum">     160 </span><span class="lineCov">          5 :                 assign_386_stack_local (DImode, SLOT_TEMP)));</span>
<span class="lineNum">     161 </span>            :   else
<span class="lineNum">     162 </span>            :     {
<span class="lineNum">     163 </span><span class="lineCov">      49277 :       rtx dst = operands[0];</span>
<span class="lineNum">     164 </span>            : 
<span class="lineNum">     165 </span><span class="lineCov">      49277 :       if (MEM_P (dst))</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         dst = gen_reg_rtx (&lt;MODE&gt;mode);</span>
<span class="lineNum">     167 </span>            : 
<span class="lineNum">     168 </span><span class="lineCov">      49277 :       emit_move_insn (dst, operands[1]);</span>
<span class="lineNum">     169 </span>            : 
<span class="lineNum">     170 </span>            :       /* Fix up the destination if needed.  */
<span class="lineNum">     171 </span><span class="lineCov">      49277 :       if (dst != operands[0])</span>
<span class="lineNum">     172 </span><span class="lineNoCov">          0 :         emit_move_insn (operands[0], dst);</span>
<span class="lineNum">     173 </span>            :     }
<span class="lineNum">     174 </span><span class="lineCov">      98564 :   DONE;</span>
<span class="lineNum">     175 </span>            : })
<span class="lineNum">     176 </span>            : 
<span class="lineNum">     177 </span>            : (define_insn_and_split &quot;atomic_loaddi_fpu&quot;
<span class="lineNum">     178 </span>            :   [(set (match_operand:DI 0 &quot;nonimmediate_operand&quot; &quot;=x,m,?r&quot;)
<span class="lineNum">     179 </span>            :         (unspec:DI [(match_operand:DI 1 &quot;memory_operand&quot; &quot;m,m,m&quot;)]
<span class="lineNum">     180 </span>            :                    UNSPEC_LDA))
<span class="lineNum">     181 </span>            :    (clobber (match_operand:DI 2 &quot;memory_operand&quot; &quot;=X,X,m&quot;))
<span class="lineNum">     182 </span>            :    (clobber (match_scratch:DF 3 &quot;=X,xf,xf&quot;))]
<span class="lineNum">     183 </span><span class="lineCov">         25 :   &quot;!TARGET_64BIT &amp;&amp; (TARGET_80387 || TARGET_SSE)&quot;</span>
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">     185 </span><span class="lineCov">         10 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">     186 </span><span class="lineCov">          5 :   [(const_int 0)]</span>
<span class="lineNum">     187 </span><span class="lineCov">         10 : {</span>
<span class="lineNum">     188 </span><span class="lineCov">         11 :   rtx dst = operands[0], src = operands[1];</span>
<span class="lineNum">     189 </span><span class="lineCov">          5 :   rtx mem = operands[2], tmp = operands[3];</span>
<span class="lineNum">     190 </span><span class="lineCov">          8 : </span>
<span class="lineNum">     191 </span><span class="lineCov">         15 :   if (SSE_REG_P (dst))</span>
<span class="lineNum">     192 </span><span class="lineCov">          5 :     emit_move_insn (dst, src);</span>
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :   else</span>
<span class="lineNum">     194 </span><span class="lineCov">          6 :     {</span>
<span class="lineNum">     195 </span><span class="lineCov">          4 :       if (MEM_P (dst))</span>
<a name="196"><span class="lineNum">     196 </span><span class="lineCov">          6 :         mem = dst;</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 : </span></a>
<span class="lineNum">     198 </span><span class="lineCov">      28887 :       if (STACK_REG_P (tmp))</span>
<span class="lineNum">     199 </span><span class="lineCov">          5 :         {</span>
<span class="lineNum">     200 </span><span class="lineCov">          6 :           emit_insn (gen_loaddi_via_fpu (tmp, src));</span>
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :           emit_insn (gen_storedi_via_fpu (mem, tmp));</span>
<span class="lineNum">     202 </span><span class="lineCov">         11 :         }</span>
<span class="lineNum">     203 </span><span class="lineCov">      28877 :       else</span>
<span class="lineNum">     204 </span><span class="lineCov">         11 :         {</span>
<span class="lineNum">     205 </span><span class="lineCov">          4 :           emit_insn (gen_loaddi_via_sse (tmp, src));</span>
<span class="lineNum">     206 </span><span class="lineCov">         10 :           emit_insn (gen_storedi_via_sse (mem, tmp));</span>
<span class="lineNum">     207 </span><span class="lineCov">      28877 :         }</span>
<span class="lineNum">     208 </span><span class="lineCov">      28883 : </span>
<span class="lineNum">     209 </span><span class="lineCov">         10 :       if (mem != dst)</span>
<span class="lineNum">     210 </span><span class="lineCov">         10 :         emit_move_insn (dst, mem);</span>
<span class="lineNum">     211 </span><span class="lineCov">          6 :     }</span>
<span class="lineNum">     212 </span><span class="lineCov">         10 :   DONE;</span>
<span class="lineNum">     213 </span>            : })
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span>            : (define_peephole2
<span class="lineNum">     216 </span>            :   [(set (match_operand:DF 0 &quot;fp_register_operand&quot;)
<span class="lineNum">     217 </span>            :         (unspec:DF [(match_operand:DI 1 &quot;memory_operand&quot;)]
<span class="lineNum">     218 </span>            :                    UNSPEC_FILD_ATOMIC))
<span class="lineNum">     219 </span>            :    (set (match_operand:DI 2 &quot;memory_operand&quot;)
<span class="lineNum">     220 </span>            :         (unspec:DI [(match_dup 0)]
<span class="lineNum">     221 </span>            :                    UNSPEC_FIST_ATOMIC))
<span class="lineNum">     222 </span>            :    (set (match_operand:DF 3 &quot;any_fp_register_operand&quot;)
<span class="lineNum">     223 </span>            :         (match_operand:DF 4 &quot;memory_operand&quot;))]
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT</span>
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :    &amp;&amp; peep2_reg_dead_p (2, operands[0])</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (XEXP (operands[4], 0), XEXP (operands[2], 0))&quot;</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :   [(set (match_dup 3) (match_dup 5))]</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :   &quot;operands[5] = gen_lowpart (DFmode, operands[1]);&quot;)</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     230 </span><span class="lineNoCov">          0 : (define_peephole2</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :   [(set (match_operand:DF 0 &quot;fp_register_operand&quot;)</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         (unspec:DF [(match_operand:DI 1 &quot;memory_operand&quot;)]</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :                    UNSPEC_FILD_ATOMIC))</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :    (set (match_operand:DI 2 &quot;memory_operand&quot;)</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :         (unspec:DI [(match_dup 0)]</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :                    UNSPEC_FIST_ATOMIC))</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :    (set (mem:BLK (scratch:SI))</span>
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         (unspec:BLK [(mem:BLK (scratch:SI))] UNSPEC_MEMORY_BLOCKAGE))</span>
<span class="lineNum">     239 </span><span class="lineNoCov">          0 :    (set (match_operand:DF 3 &quot;any_fp_register_operand&quot;)</span>
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :         (match_operand:DF 4 &quot;memory_operand&quot;))]</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :    &amp;&amp; peep2_reg_dead_p (2, operands[0])</span>
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (XEXP (operands[4], 0), XEXP (operands[2], 0))&quot;</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :   [(const_int 0)]</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :   emit_move_insn (operands[3], gen_lowpart (DFmode, operands[1]));</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :   emit_insn (gen_memory_blockage ());</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">     249 </span>            : })
<span class="lineNum">     250 </span>            : 
<a name="251"><span class="lineNum">     251 </span>            : (define_peephole2</a>
<span class="lineNum">     252 </span><span class="lineCov">          6 :   [(set (match_operand:DF 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">     253 </span><span class="lineCov">         12 :         (unspec:DF [(match_operand:DI 1 &quot;memory_operand&quot;)]</span>
<span class="lineNum">     254 </span>            :                    UNSPEC_LDX_ATOMIC))
<span class="lineNum">     255 </span><span class="lineCov">          6 :    (set (match_operand:DI 2 &quot;memory_operand&quot;)</span>
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :         (unspec:DI [(match_dup 0)]</span>
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :                    UNSPEC_STX_ATOMIC))</span>
<span class="lineNum">     258 </span><span class="lineNoCov">          0 :    (set (match_operand:DF 3 &quot;any_fp_register_operand&quot;)</span>
<span class="lineNum">     259 </span>            :         (match_operand:DF 4 &quot;memory_operand&quot;))]
<span class="lineNum">     260 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT</span>
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :    &amp;&amp; peep2_reg_dead_p (2, operands[0])</span>
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (XEXP (operands[4], 0), XEXP (operands[2], 0))&quot;</span>
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :   [(set (match_dup 3) (match_dup 5))]</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :   &quot;operands[5] = gen_lowpart (DFmode, operands[1]);&quot;)</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 : (define_peephole2</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :   [(set (match_operand:DF 0 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :         (unspec:DF [(match_operand:DI 1 &quot;memory_operand&quot;)]</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :                    UNSPEC_LDX_ATOMIC))</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :    (set (match_operand:DI 2 &quot;memory_operand&quot;)</span>
<span class="lineNum">     271 </span><span class="lineNoCov">          0 :         (unspec:DI [(match_dup 0)]</span>
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :                    UNSPEC_STX_ATOMIC))</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :    (set (mem:BLK (scratch:SI))</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         (unspec:BLK [(mem:BLK (scratch:SI))] UNSPEC_MEMORY_BLOCKAGE))</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :    (set (match_operand:DF 3 &quot;any_fp_register_operand&quot;)</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         (match_operand:DF 4 &quot;memory_operand&quot;))]</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT</span>
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :    &amp;&amp; peep2_reg_dead_p (2, operands[0])</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (XEXP (operands[4], 0), XEXP (operands[2], 0))&quot;</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :   [(const_int 0)]</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :   emit_move_insn (operands[3], gen_lowpart (DFmode, operands[1]));</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :   emit_insn (gen_memory_blockage ());</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">     285 </span>            : })
<span class="lineNum">     286 </span>            : 
<a name="287"><span class="lineNum">     287 </span>            : (define_expand &quot;atomic_store&lt;mode&gt;&quot;</a>
<span class="lineNum">     288 </span>            :   [(set (match_operand:ATOMIC 0 &quot;memory_operand&quot;)
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         (unspec:ATOMIC [(match_operand:ATOMIC 1 &quot;nonimmediate_operand&quot;)</span>
<span class="lineNum">     290 </span>            :                         (match_operand:SI 2 &quot;const_int_operand&quot;)]
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :                        UNSPEC_STA))]</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 : {</span>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :   enum memmodel model = memmodel_from_int (INTVAL (operands[2]));</span></a>
<span class="lineNum">     295 </span>            : 
<a name="296"><span class="lineNum">     296 </span><span class="lineCov">      26707 :   if (&lt;MODE&gt;mode == DImode &amp;&amp; !TARGET_64BIT)</span></a>
<span class="lineNum">     297 </span>            :     {
<span class="lineNum">     298 </span><span class="lineCov">   35567063 :       /* For DImode on 32-bit, we can use the FPU to perform the store.  */</span>
<span class="lineNum">     299 </span>            :       /* Note that while we could perform a cmpxchg8b loop, that turns
<span class="lineNum">     300 </span><span class="lineCov">       5592 :          out to be significantly larger than this plus a barrier.  */</span>
<span class="lineNum">     301 </span><span class="lineCov">       5594 :       emit_insn (gen_atomic_storedi_fpu</span>
<span class="lineNum">     302 </span><span class="lineCov">     202122 :                  (operands[0], operands[1],</span>
<span class="lineNum">     303 </span><span class="lineCov">   35567065 :                   assign_386_stack_local (DImode, SLOT_TEMP)));</span>
<span class="lineNum">     304 </span><span class="lineCov">   35572655 :     }</span>
<span class="lineNum">     305 </span><span class="lineCov">   35572655 :   else</span>
<span class="lineNum">     306 </span><span class="lineCov">   35572655 :     {</span>
<span class="lineNum">     307 </span><span class="lineCov">   35590863 :       operands[1] = force_reg (&lt;MODE&gt;mode, operands[1]);</span>
<span class="lineNum">     308 </span><span class="lineCov">   35567063 : </span>
<span class="lineNum">     309 </span><span class="lineCov">   35567063 :       /* For seq-cst stores, when we lack MFENCE, use XCHG.  */</span>
<span class="lineNum">     310 </span><span class="lineCov">      23800 :       if (is_mm_seq_cst (model) &amp;&amp; !(TARGET_64BIT || TARGET_SSE2))</span>
<span class="lineNum">     311 </span><span class="lineCov">   28069169 :         {</span>
<span class="lineNum">     312 </span><span class="lineCov">   28069205 :           emit_insn (gen_atomic_exchange&lt;mode&gt; (gen_reg_rtx (&lt;MODE&gt;mode),</span>
<span class="lineNum">     313 </span>            :                                                 operands[0], operands[1],
<span class="lineNum">     314 </span><span class="lineCov">    4554349 :                                                 operands[2]));</span>
<span class="lineNum">     315 </span><span class="lineCov">    4554385 :           DONE;</span>
<span class="lineNum">     316 </span>            :         }
<span class="lineNum">     317 </span><span class="lineCov">    3772696 : </span>
<span class="lineNum">     318 </span><span class="lineCov">    3772696 :       /* Otherwise use a store.  */</span>
<span class="lineNum">     319 </span><span class="lineCov">      11882 :       emit_insn (gen_atomic_store&lt;mode&gt;_1 (operands[0], operands[1],</span>
<span class="lineNum">     320 </span><span class="lineCov">      14615 :                                            operands[2]));</span>
<span class="lineNum">     321 </span><span class="lineCov">      14615 :     }</span>
<span class="lineNum">     322 </span>            :   /* ... followed by an MFENCE, if required.  */
<span class="lineNum">     323 </span><span class="lineCov">      38383 :   if (is_mm_seq_cst (model))</span>
<span class="lineNum">     324 </span><span class="lineCov">      15785 :     emit_insn (gen_mem_thread_fence (operands[2]));</span>
<span class="lineNum">     325 </span><span class="lineCov">      39329 :   DONE;</span>
<span class="lineNum">     326 </span><span class="lineCov">      13669 : })</span>
<span class="lineNum">     327 </span><span class="lineCov">        946 : </span>
<span class="lineNum">     328 </span><span class="lineCov">        946 : (define_insn &quot;atomic_store&lt;mode&gt;_1&quot;</span>
<span class="lineNum">     329 </span><span class="lineCov">        946 :   [(set (match_operand:SWI 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">     330 </span><span class="lineCov">        946 :         (unspec:SWI [(match_operand:SWI 1 &quot;&lt;nonmemory_operand&gt;&quot; &quot;&lt;r&gt;&lt;i&gt;&quot;)</span>
<span class="lineNum">     331 </span>            :                      (match_operand:SI 2 &quot;const_int_operand&quot;)]
<span class="lineNum">     332 </span><span class="lineCov">        946 :                     UNSPEC_STA))]</span>
<span class="lineNum">     333 </span><span class="lineCov">        946 :   &quot;&quot;</span>
<span class="lineNum">     334 </span><span class="lineCov">        946 :   &quot;%K2mov{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;)</span>
<span class="lineNum">     335 </span><span class="lineCov">        946 : </span>
<span class="lineNum">     336 </span>            : (define_insn_and_split &quot;atomic_storedi_fpu&quot;
<span class="lineNum">     337 </span><span class="lineCov">        946 :   [(set (match_operand:DI 0 &quot;memory_operand&quot; &quot;=m,m,m&quot;)</span>
<span class="lineNum">     338 </span><span class="lineCov">        946 :         (unspec:DI [(match_operand:DI 1 &quot;nonimmediate_operand&quot; &quot;x,m,?r&quot;)]</span>
<span class="lineNum">     339 </span>            :                    UNSPEC_STA))
<span class="lineNum">     340 </span><span class="lineCov">        946 :    (clobber (match_operand:DI 2 &quot;memory_operand&quot; &quot;=X,X,m&quot;))</span>
<span class="lineNum">     341 </span><span class="lineCov">       1892 :    (clobber (match_scratch:DF 3 &quot;=X,xf,xf&quot;))]</span>
<span class="lineNum">     342 </span><span class="lineCov">        956 :   &quot;!TARGET_64BIT &amp;&amp; (TARGET_80387 || TARGET_SSE)&quot;</span>
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :   &quot;#&quot;</span>
<span class="lineNum">     344 </span><span class="lineCov">          4 :   &quot;&amp;&amp; reload_completed&quot;</span>
<span class="lineNum">     345 </span><span class="lineCov">          2 :   [(const_int 0)]</span>
<span class="lineNum">     346 </span><span class="lineCov">       1896 : {</span>
<a name="347"><span class="lineNum">     347 </span><span class="lineCov">       1894 :   rtx dst = operands[0], src = operands[1];</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineCov">          2 :   rtx mem = operands[2], tmp = operands[3];</span></a>
<span class="lineNum">     349 </span><span class="lineCov">       7256 : </span>
<span class="lineNum">     350 </span><span class="lineCov">        948 :   if (SSE_REG_P (src))</span>
<span class="lineNum">     351 </span><span class="lineCov">      39670 :     emit_move_insn (dst, src);</span>
<span class="lineNum">     352 </span><span class="lineCov">      39672 :   else</span>
<span class="lineNum">     353 </span><span class="lineCov">        948 :     {</span>
<span class="lineNum">     354 </span><span class="lineCov">       7258 :       if (REG_P (src))</span>
<span class="lineNum">     355 </span><span class="lineCov">      15690 :         {</span>
<span class="lineNum">     356 </span><span class="lineCov">       7646 :           emit_move_insn (mem, src);</span>
<span class="lineNum">     357 </span><span class="lineCov">       1336 :           src = mem;</span>
<span class="lineNum">     358 </span><span class="lineCov">      15948 :         }</span>
<span class="lineNum">     359 </span><span class="lineCov">       6334 : </span>
<span class="lineNum">     360 </span><span class="lineCov">         26 :       if (STACK_REG_P (tmp))</span>
<span class="lineNum">     361 </span><span class="lineCov">  105116145 :         {</span>
<span class="lineNum">     362 </span><span class="lineCov">         24 :           emit_insn (gen_loaddi_via_fpu (tmp, src));</span>
<span class="lineNum">     363 </span><span class="lineCov">         24 :           emit_insn (gen_storedi_via_fpu (dst, tmp));</span>
<span class="lineNum">     364 </span><span class="lineCov">        198 :         }</span>
<span class="lineNum">     365 </span><span class="lineCov">         20 :       else</span>
<span class="lineNum">     366 </span><span class="lineCov">         16 :         {</span>
<span class="lineNum">     367 </span><span class="lineCov">        180 :           emit_insn (gen_loaddi_via_sse (tmp, src));</span>
<span class="lineNum">     368 </span><span class="lineCov">         18 :           emit_insn (gen_storedi_via_sse (dst, tmp));</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     370 </span><span class="lineCov">         32 :     }</span>
<a name="371"><span class="lineNum">     371 </span><span class="lineCov">        392 :   DONE;</span></a>
<span class="lineNum">     372 </span><span class="lineCov">        356 : })</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     374 </span><span class="lineCov">        194 : (define_peephole2</span>
<span class="lineNum">     375 </span><span class="lineCov">         16 :   [(set (match_operand:DF 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">     376 </span><span class="lineCov">         16 :         (match_operand:DF 1 &quot;any_fp_register_operand&quot;))</span>
<span class="lineNum">     377 </span><span class="lineCov">     273382 :    (set (match_operand:DF 2 &quot;fp_register_operand&quot;)</span>
<span class="lineNum">     378 </span><span class="lineCov">        178 :         (unspec:DF [(match_operand:DI 3 &quot;memory_operand&quot;)]</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                    UNSPEC_FILD_ATOMIC))</span>
<span class="lineNum">     380 </span><span class="lineCov">         16 :    (set (match_operand:DI 4 &quot;memory_operand&quot;)</span>
<span class="lineNum">     381 </span><span class="lineCov">    5905686 :         (unspec:DI [(match_dup 2)]</span>
<span class="lineNum">     382 </span><span class="lineCov">        178 :                    UNSPEC_FIST_ATOMIC))]</span>
<span class="lineNum">     383 </span><span class="lineCov">         16 :   &quot;!TARGET_64BIT</span>
<span class="lineNum">     384 </span><span class="lineCov">    5905508 :    &amp;&amp; peep2_reg_dead_p (3, operands[2])</span>
<span class="lineNum">     385 </span><span class="lineCov">         16 :    &amp;&amp; rtx_equal_p (XEXP (operands[0], 0), XEXP (operands[3], 0))&quot;</span>
<span class="lineNum">     386 </span><span class="lineCov">        178 :   [(set (match_dup 5) (match_dup 1))]</span>
<span class="lineNum">     387 </span><span class="lineCov">    2031151 :   &quot;operands[5] = gen_lowpart (DFmode, operands[4]);&quot;)</span>
<span class="lineNum">     388 </span><span class="lineCov">    2031167 : </span>
<span class="lineNum">     389 </span><span class="lineCov">         16 : (define_peephole2</span>
<span class="lineNum">     390 </span><span class="lineCov">      26425 :   [(set (match_operand:DF 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :         (match_operand:DF 1 &quot;any_fp_register_operand&quot;))</span>
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :    (set (mem:BLK (scratch:SI))</span>
<span class="lineNum">     393 </span><span class="lineCov">        178 :         (unspec:BLK [(mem:BLK (scratch:SI))] UNSPEC_MEMORY_BLOCKAGE))</span>
<span class="lineNum">     394 </span><span class="lineCov">        178 :    (set (match_operand:DF 2 &quot;fp_register_operand&quot;)</span>
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         (unspec:DF [(match_operand:DI 3 &quot;memory_operand&quot;)]</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                    UNSPEC_FILD_ATOMIC))</span>
<span class="lineNum">     397 </span><span class="lineCov">        178 :    (set (match_operand:DI 4 &quot;memory_operand&quot;)</span>
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :         (unspec:DI [(match_dup 2)]</span>
<span class="lineNum">     399 </span><span class="lineCov">        178 :                    UNSPEC_FIST_ATOMIC))]</span>
<span class="lineNum">     400 </span><span class="lineCov">        178 :   &quot;!TARGET_64BIT</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :    &amp;&amp; peep2_reg_dead_p (4, operands[2])</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (XEXP (operands[0], 0), XEXP (operands[3], 0))&quot;</span>
<span class="lineNum">     403 </span><span class="lineCov">        178 :   [(const_int 0)]</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :   emit_insn (gen_memory_blockage ());</span>
<span class="lineNum">     406 </span><span class="lineCov">        178 :   emit_move_insn (gen_lowpart (DFmode, operands[4]), operands[1]);</span>
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">     409 </span><span class="lineCov">        178 : </span>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 : (define_peephole2</span></a>
<span class="lineNum">     411 </span><span class="lineCov">        178 :   [(set (match_operand:DF 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         (match_operand:DF 1 &quot;any_fp_register_operand&quot;))</span>
<span class="lineNum">     413 </span><span class="lineCov">         89 :    (set (match_operand:DF 2 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">     414 </span><span class="lineCov">        178 :         (unspec:DF [(match_operand:DI 3 &quot;memory_operand&quot;)]</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :                    UNSPEC_LDX_ATOMIC))</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :    (set (match_operand:DI 4 &quot;memory_operand&quot;)</span>
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :         (unspec:DI [(match_dup 2)]</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :                    UNSPEC_STX_ATOMIC))]</span>
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :   &quot;!TARGET_64BIT</span>
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :    &amp;&amp; peep2_reg_dead_p (3, operands[2])</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (XEXP (operands[0], 0), XEXP (operands[3], 0))&quot;</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :   [(set (match_dup 5) (match_dup 1))]</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :   &quot;operands[5] = gen_lowpart (DFmode, operands[4]);&quot;)</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 : (define_peephole2</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :   [(set (match_operand:DF 0 &quot;memory_operand&quot;)</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         (match_operand:DF 1 &quot;any_fp_register_operand&quot;))</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :    (set (mem:BLK (scratch:SI))</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         (unspec:BLK [(mem:BLK (scratch:SI))] UNSPEC_MEMORY_BLOCKAGE))</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :    (set (match_operand:DF 2 &quot;sse_reg_operand&quot;)</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :         (unspec:DF [(match_operand:DI 3 &quot;memory_operand&quot;)]</span>
<span class="lineNum">     432 </span><span class="lineNoCov">          0 :                    UNSPEC_LDX_ATOMIC))</span>
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :    (set (match_operand:DI 4 &quot;memory_operand&quot;)</span>
<span class="lineNum">     434 </span><span class="lineCov">    2562233 :         (unspec:DI [(match_dup 2)]</span>
<span class="lineNum">     435 </span><span class="lineCov">    2562233 :                    UNSPEC_STX_ATOMIC))]</span>
<span class="lineNum">     436 </span><span class="lineCov">    2562233 :   &quot;!TARGET_64BIT</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :    &amp;&amp; peep2_reg_dead_p (4, operands[2])</span>
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :    &amp;&amp; rtx_equal_p (XEXP (operands[0], 0), XEXP (operands[3], 0))&quot;</span>
<span class="lineNum">     439 </span><span class="lineCov">    3418242 :   [(const_int 0)]</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 : {</span>
<span class="lineNum">     441 </span><span class="lineCov">     197040 :   emit_insn (gen_memory_blockage ());</span>
<span class="lineNum">     442 </span><span class="lineCov">      98520 :   emit_move_insn (gen_lowpart (DFmode, operands[4]), operands[1]);</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :   DONE;</span>
<span class="lineNum">     444 </span><span class="lineCov">      10267 : })</span>
<span class="lineNum">     445 </span><span class="lineCov">      10267 : </span>
<a name="446"><span class="lineNum">     446 </span>            : ;; ??? You'd think that we'd be able to perform this via FLOAT + FIX_TRUNC</a>
<span class="lineNum">     447 </span><span class="lineCov">       8292 : ;; operations.  But the fix_trunc patterns want way more setup than we want</span>
<span class="lineNum">     448 </span><span class="lineNoCov">          0 : ;; to provide.  Note that the scratch is DFmode instead of XFmode in order</span>
<span class="lineNum">     449 </span><span class="lineCov">       8292 : ;; to make it easy to allocate a scratch in either SSE or FP_REGs above.</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     451 </span><span class="lineCov">       7914 : (define_insn &quot;loaddi_via_fpu&quot;</span>
<span class="lineNum">     452 </span><span class="lineCov">      15828 :   [(set (match_operand:DF 0 &quot;register_operand&quot; &quot;=f&quot;)</span>
<a name="453"><span class="lineNum">     453 </span><span class="lineNoCov">          0 :         (unspec:DF [(match_operand:DI 1 &quot;memory_operand&quot; &quot;m&quot;)]</span></a>
<span class="lineNum">     454 </span><span class="lineCov">       7830 :                    UNSPEC_FILD_ATOMIC))]</span>
<span class="lineNum">     455 </span><span class="lineCov">       4531 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">     456 </span><span class="lineCov">       7830 :   &quot;fild%Z1\t%1&quot;</span>
<span class="lineNum">     457 </span><span class="lineCov">       7830 :   [(set_attr &quot;type&quot; &quot;fmov&quot;)</span>
<span class="lineNum">     458 </span>            :    (set_attr &quot;mode&quot; &quot;DF&quot;)
<span class="lineNum">     459 </span><span class="lineCov">          6 :    (set_attr &quot;fp_int_src&quot; &quot;true&quot;)])</span>
<span class="lineNum">     460 </span><span class="lineCov">          6 : </span>
<span class="lineNum">     461 </span>            : (define_insn &quot;storedi_via_fpu&quot;
<span class="lineNum">     462 </span><span class="lineCov">          6 :   [(set (match_operand:DI 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">     463 </span><span class="lineCov">          6 :         (unspec:DI [(match_operand:DF 1 &quot;register_operand&quot; &quot;f&quot;)]</span>
<span class="lineNum">     464 </span><span class="lineCov">       4537 :                    UNSPEC_FIST_ATOMIC))]</span>
<span class="lineNum">     465 </span><span class="lineCov">       4531 :   &quot;TARGET_80387&quot;</span>
<span class="lineNum">     466 </span><span class="lineCov">       4531 : {</span>
<span class="lineNum">     467 </span><span class="lineCov">       4537 :   gcc_assert (find_regno_note (insn, REG_DEAD, FIRST_STACK_REG) != NULL_RTX);</span>
<span class="lineNum">     468 </span><span class="lineCov">       4537 : </span>
<span class="lineNum">     469 </span><span class="lineCov">       4537 :   return &quot;fistp%Z0\t%0&quot;;</span>
<span class="lineNum">     470 </span><span class="lineCov">       4537 : }</span>
<span class="lineNum">     471 </span><span class="lineCov">       4537 :   [(set_attr &quot;type&quot; &quot;fmov&quot;)</span>
<a name="472"><span class="lineNum">     472 </span><span class="lineCov">       4531 :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</span></a>
<span class="lineNum">     473 </span><span class="lineCov">       4537 : </span>
<span class="lineNum">     474 </span><span class="lineCov">       4543 : (define_insn &quot;loaddi_via_sse&quot;</span>
<span class="lineNum">     475 </span><span class="lineCov">       4537 :   [(set (match_operand:DF 0 &quot;register_operand&quot; &quot;=x&quot;)</span>
<span class="lineNum">     476 </span><span class="lineCov">          6 :         (unspec:DF [(match_operand:DI 1 &quot;memory_operand&quot; &quot;m&quot;)]</span>
<span class="lineNum">     477 </span>            :                    UNSPEC_LDX_ATOMIC))]
<span class="lineNum">     478 </span><span class="lineCov">          6 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">     479 </span><span class="lineCov">          6 : {</span>
<span class="lineNum">     480 </span><span class="lineCov">          6 :   if (TARGET_SSE2)</span>
<span class="lineNum">     481 </span><span class="lineCov">          6 :     return &quot;%vmovq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">     482 </span>            :   return &quot;movlps\t{%1, %0|%0, %1}&quot;;
<span class="lineNum">     483 </span>            : }
<span class="lineNum">     484 </span>            :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)
<a name="485"><span class="lineNum">     485 </span>            :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</a>
<a name="486"><span class="lineNum">     486 </span>            : </a>
<span class="lineNum">     487 </span><span class="lineCov">          6 : (define_insn &quot;storedi_via_sse&quot;</span>
<span class="lineNum">     488 </span><span class="lineCov">    2429293 :   [(set (match_operand:DI 0 &quot;memory_operand&quot; &quot;=m&quot;)</span>
<span class="lineNum">     489 </span>            :         (unspec:DI [(match_operand:DF 1 &quot;register_operand&quot; &quot;x&quot;)]
<span class="lineNum">     490 </span>            :                    UNSPEC_STX_ATOMIC))]
<span class="lineNum">     491 </span><span class="lineCov">          6 :   &quot;TARGET_SSE&quot;</span>
<span class="lineNum">     492 </span><span class="lineCov">          6 : {</span>
<span class="lineNum">     493 </span><span class="lineCov">    2429299 :   if (TARGET_SSE2)</span>
<span class="lineNum">     494 </span><span class="lineCov">    2429299 :     return &quot;%vmovq\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">     495 </span><span class="lineCov">    2429293 :   return &quot;movlps\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">     496 </span><span class="lineCov">    2429293 : }</span>
<span class="lineNum">     497 </span><span class="lineCov">    2429293 :   [(set_attr &quot;type&quot; &quot;ssemov&quot;)</span>
<a name="498"><span class="lineNum">     498 </span>            :    (set_attr &quot;mode&quot; &quot;DI&quot;)])</a>
<a name="499"><span class="lineNum">     499 </span><span class="lineCov">    2046595 : </span></a>
<span class="lineNum">     500 </span><span class="lineCov">    2046721 : (define_expand &quot;atomic_compare_and_swap&lt;mode&gt;&quot;</span>
<span class="lineNum">     501 </span><span class="lineCov">    1364115 :   [(match_operand:QI 0 &quot;register_operand&quot;)    ;; bool success output</span>
<span class="lineNum">     502 </span><span class="lineCov">     208773 :    (match_operand:SWI124 1 &quot;register_operand&quot;)        ;; oldval output</span>
<span class="lineNum">     503 </span><span class="lineCov">     208773 :    (match_operand:SWI124 2 &quot;memory_operand&quot;)  ;; memory</span>
<span class="lineNum">     504 </span>            :    (match_operand:SWI124 3 &quot;register_operand&quot;)        ;; expected input
<span class="lineNum">     505 </span><span class="lineCov">      14497 :    (match_operand:SWI124 4 &quot;register_operand&quot;)        ;; newval input</span>
<span class="lineNum">     506 </span><span class="lineCov">      19324 :    (match_operand:SI 5 &quot;const_int_operand&quot;)   ;; is_weak</span>
<span class="lineNum">     507 </span><span class="lineCov">      19324 :    (match_operand:SI 6 &quot;const_int_operand&quot;)   ;; success model</span>
<span class="lineNum">     508 </span><span class="lineCov">    1364115 :    (match_operand:SI 7 &quot;const_int_operand&quot;)]  ;; failure model</span>
<span class="lineNum">     509 </span><span class="lineCov">    1383439 :   &quot;TARGET_CMPXCHG&quot;</span>
<span class="lineNum">     510 </span><span class="lineCov">      32154 : {</span>
<span class="lineNum">     511 </span><span class="lineCov">    1376945 :   emit_insn</span>
<span class="lineNum">     512 </span><span class="lineCov">    1376945 :    (gen_atomic_compare_and_swap&lt;mode&gt;_1</span>
<span class="lineNum">     513 </span><span class="lineCov">      15407 :     (operands[1], operands[2], operands[3], operands[4], operands[6]));</span>
<span class="lineNum">     514 </span><span class="lineCov">      36726 :   ix86_expand_setcc (operands[0], EQ, gen_rtx_REG (CCZmode, FLAGS_REG),</span>
<span class="lineNum">     515 </span><span class="lineCov">    1134877 :                      const0_rtx);</span>
<span class="lineNum">     516 </span><span class="lineCov">      25660 :   DONE;</span>
<span class="lineNum">     517 </span><span class="lineCov">     138179 : })</span>
<span class="lineNum">     518 </span><span class="lineCov">       9061 : </span>
<span class="lineNum">     519 </span><span class="lineCov">     129118 : (define_mode_iterator CASMODE</span>
<span class="lineNum">     520 </span><span class="lineCov">     129118 :   [(DI &quot;TARGET_64BIT || TARGET_CMPXCHG8B&quot;)</span>
<span class="lineNum">     521 </span><span class="lineCov">       9061 :    (TI &quot;TARGET_64BIT &amp;&amp; TARGET_CMPXCHG16B&quot;)])</span>
<span class="lineNum">     522 </span><span class="lineCov">      18122 : (define_mode_attr CASHMODE [(DI &quot;SI&quot;) (TI &quot;DI&quot;)])</span>
<span class="lineNum">     523 </span><span class="lineCov">      17148 : </span>
<span class="lineNum">     524 </span>            : (define_expand &quot;atomic_compare_and_swap&lt;mode&gt;&quot;
<span class="lineNum">     525 </span><span class="lineCov">       8087 :   [(match_operand:QI 0 &quot;register_operand&quot;)    ;; bool success output</span>
<span class="lineNum">     526 </span><span class="lineCov">       8087 :    (match_operand:CASMODE 1 &quot;register_operand&quot;)       ;; oldval output</span>
<span class="lineNum">     527 </span><span class="lineCov">        110 :    (match_operand:CASMODE 2 &quot;memory_operand&quot;) ;; memory</span>
<span class="lineNum">     528 </span><span class="lineCov">       7977 :    (match_operand:CASMODE 3 &quot;register_operand&quot;)       ;; expected input</span>
<span class="lineNum">     529 </span><span class="lineCov">       7977 :    (match_operand:CASMODE 4 &quot;register_operand&quot;)       ;; newval input</span>
<span class="lineNum">     530 </span><span class="lineCov">         56 :    (match_operand:SI 5 &quot;const_int_operand&quot;)   ;; is_weak</span>
<span class="lineNum">     531 </span><span class="lineCov">         56 :    (match_operand:SI 6 &quot;const_int_operand&quot;)   ;; success model</span>
<span class="lineNum">     532 </span><span class="lineCov">        218 :    (match_operand:SI 7 &quot;const_int_operand&quot;)]  ;; failure model</span>
<span class="lineNum">     533 </span><span class="lineCov">         75 :   &quot;TARGET_CMPXCHG&quot;</span>
<span class="lineNum">     534 </span><span class="lineCov">       6584 : {</span>
<span class="lineNum">     535 </span><span class="lineCov">      13344 :   if (&lt;MODE&gt;mode == DImode &amp;&amp; TARGET_64BIT)</span>
<span class="lineNum">     536 </span>            :     {
<span class="lineNum">     537 </span><span class="lineCov">       6469 :       emit_insn</span>
<span class="lineNum">     538 </span><span class="lineCov">       6469 :        (gen_atomic_compare_and_swapdi_1</span>
<span class="lineNum">     539 </span>            :         (operands[1], operands[2], operands[3], operands[4], operands[6]));
<span class="lineNum">     540 </span>            :     }
<span class="lineNum">     541 </span>            :   else
<span class="lineNum">     542 </span>            :     {
<span class="lineNum">     543 </span><span class="lineCov">        108 :       machine_mode hmode = &lt;CASHMODE&gt;mode;</span>
<span class="lineNum">     544 </span>            : 
<span class="lineNum">     545 </span><span class="lineCov">        108 :       emit_insn</span>
<span class="lineNum">     546 </span><span class="lineCov">        216 :        (gen_atomic_compare_and_swap&lt;mode&gt;_doubleword</span>
<span class="lineNum">     547 </span>            :         (operands[1], operands[2], operands[3],
<span class="lineNum">     548 </span><span class="lineCov">        108 :          gen_lowpart (hmode, operands[4]), gen_highpart (hmode, operands[4]),</span>
<span class="lineNum">     549 </span>            :          operands[6]));
<a name="550"><span class="lineNum">     550 </span>            :     }</a>
<span class="lineNum">     551 </span>            : 
<span class="lineNum">     552 </span><span class="lineCov">      14876 :   ix86_expand_setcc (operands[0], EQ, gen_rtx_REG (CCZmode, FLAGS_REG),</span>
<span class="lineNum">     553 </span>            :                      const0_rtx);
<span class="lineNum">     554 </span><span class="lineCov">      13154 :   DONE;</span>
<span class="lineNum">     555 </span>            : })
<span class="lineNum">     556 </span>            : 
<span class="lineNum">     557 </span>            : ;; For double-word compare and swap, we are obliged to play tricks with
<span class="lineNum">     558 </span>            : ;; the input newval (op3:op4) because the Intel register numbering does
<span class="lineNum">     559 </span>            : ;; not match the gcc register numbering, so the pair must be CX:BX.
<span class="lineNum">     560 </span>            : 
<span class="lineNum">     561 </span><span class="lineCov">      14841 : (define_mode_attr doublemodesuffix [(SI &quot;8&quot;) (DI &quot;16&quot;)])</span>
<span class="lineNum">     562 </span><span class="lineCov">      14841 : </span>
<span class="lineNum">     563 </span><span class="lineCov">      14841 : (define_insn &quot;atomic_compare_and_swap&lt;dwi&gt;_doubleword&quot;</span>
<span class="lineNum">     564 </span><span class="lineCov">      14841 :   [(set (match_operand:&lt;DWI&gt; 0 &quot;register_operand&quot; &quot;=A&quot;)</span>
<span class="lineNum">     565 </span><span class="lineCov">      14841 :         (unspec_volatile:&lt;DWI&gt;</span>
<span class="lineNum">     566 </span><span class="lineCov">      14841 :           [(match_operand:&lt;DWI&gt; 1 &quot;memory_operand&quot; &quot;+m&quot;)</span>
<span class="lineNum">     567 </span><span class="lineCov">      14841 :            (match_operand:&lt;DWI&gt; 2 &quot;register_operand&quot; &quot;0&quot;)</span>
<span class="lineNum">     568 </span><span class="lineCov">      14841 :            (match_operand:DWIH 3 &quot;register_operand&quot; &quot;b&quot;)</span>
<span class="lineNum">     569 </span><span class="lineCov">      14841 :            (match_operand:DWIH 4 &quot;register_operand&quot; &quot;c&quot;)</span>
<span class="lineNum">     570 </span><span class="lineCov">      14841 :            (match_operand:SI 5 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">     571 </span><span class="lineCov">      14841 :           UNSPECV_CMPXCHG))</span>
<span class="lineNum">     572 </span><span class="lineCov">      14841 :    (set (match_dup 1)</span>
<span class="lineNum">     573 </span>            :         (unspec_volatile:&lt;DWI&gt; [(const_int 0)] UNSPECV_CMPXCHG))
<span class="lineNum">     574 </span>            :    (set (reg:CCZ FLAGS_REG)
<span class="lineNum">     575 </span>            :         (unspec_volatile:CCZ [(const_int 0)] UNSPECV_CMPXCHG))]
<span class="lineNum">     576 </span><span class="lineCov">        215 :   &quot;TARGET_CMPXCHG&lt;doublemodesuffix&gt;B&quot;</span>
<span class="lineNum">     577 </span>            :   &quot;lock{%;} %K5cmpxchg&lt;doublemodesuffix&gt;b\t%1&quot;)
<span class="lineNum">     578 </span>            : 
<span class="lineNum">     579 </span>            : (define_insn &quot;atomic_compare_and_swap&lt;mode&gt;_1&quot;
<span class="lineNum">     580 </span>            :   [(set (match_operand:SWI 0 &quot;register_operand&quot; &quot;=a&quot;)
<span class="lineNum">     581 </span>            :         (unspec_volatile:SWI
<span class="lineNum">     582 </span>            :           [(match_operand:SWI 1 &quot;memory_operand&quot; &quot;+m&quot;)
<span class="lineNum">     583 </span>            :            (match_operand:SWI 2 &quot;register_operand&quot; &quot;0&quot;)
<span class="lineNum">     584 </span>            :            (match_operand:SWI 3 &quot;register_operand&quot; &quot;&lt;r&gt;&quot;)
<span class="lineNum">     585 </span>            :            (match_operand:SI 4 &quot;const_int_operand&quot;)]
<span class="lineNum">     586 </span>            :           UNSPECV_CMPXCHG))
<span class="lineNum">     587 </span>            :    (set (match_dup 1)
<a name="588"><span class="lineNum">     588 </span>            :         (unspec_volatile:SWI [(const_int 0)] UNSPECV_CMPXCHG))</a>
<span class="lineNum">     589 </span>            :    (set (reg:CCZ FLAGS_REG)
<span class="lineNum">     590 </span><span class="lineCov">         35 :         (unspec_volatile:CCZ [(const_int 0)] UNSPECV_CMPXCHG))]</span>
<span class="lineNum">     591 </span><span class="lineCov">       8311 :   &quot;TARGET_CMPXCHG&quot;</span>
<span class="lineNum">     592 </span><span class="lineCov">      25088 :   &quot;lock{%;} %K4cmpxchg{&lt;imodesuffix&gt;}\t{%3, %1|%1, %3}&quot;)</span>
<span class="lineNum">     593 </span><span class="lineCov">        126 : </span>
<span class="lineNum">     594 </span><span class="lineCov">        126 : ;; For operand 2 nonmemory_operand predicate is used instead of</span>
<span class="lineNum">     595 </span><span class="lineCov">      52122 : ;; register_operand to allow combiner to better optimize atomic</span>
<span class="lineNum">     596 </span><span class="lineCov">      52122 : ;; additions of constants.</span>
<span class="lineNum">     597 </span><span class="lineCov">      52122 : (define_insn &quot;atomic_fetch_add&lt;mode&gt;&quot;</span>
<span class="lineNum">     598 </span><span class="lineCov">        126 :   [(set (match_operand:SWI 0 &quot;register_operand&quot; &quot;=&lt;r&gt;&quot;)</span>
<span class="lineNum">     599 </span><span class="lineCov">        126 :         (unspec_volatile:SWI</span>
<span class="lineNum">     600 </span><span class="lineCov">         35 :           [(match_operand:SWI 1 &quot;memory_operand&quot; &quot;+m&quot;)</span>
<span class="lineNum">     601 </span><span class="lineCov">        126 :            (match_operand:SI 3 &quot;const_int_operand&quot;)]          ;; model</span>
<span class="lineNum">     602 </span><span class="lineCov">        161 :           UNSPECV_XCHG))</span>
<span class="lineNum">     603 </span><span class="lineCov">        161 :    (set (match_dup 1)</span>
<span class="lineNum">     604 </span><span class="lineCov">        161 :         (plus:SWI (match_dup 1)</span>
<span class="lineNum">     605 </span><span class="lineCov">        161 :                   (match_operand:SWI 2 &quot;nonmemory_operand&quot; &quot;0&quot;)))</span>
<span class="lineNum">     606 </span><span class="lineCov">        161 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">     607 </span><span class="lineCov">       2975 :   &quot;TARGET_XADD&quot;</span>
<span class="lineNum">     608 </span><span class="lineCov">       5519 :   &quot;lock{%;} %K3xadd{&lt;imodesuffix&gt;}\t{%0, %1|%1, %0}&quot;)</span>
<span class="lineNum">     609 </span><span class="lineCov">        161 : </span>
<span class="lineNum">     610 </span><span class="lineCov">         35 : ;; This peephole2 and following insn optimize</span>
<span class="lineNum">     611 </span><span class="lineCov">      19856 : ;; __sync_fetch_and_add (x, -N) == N into just lock {add,sub,inc,dec}</span>
<span class="lineNum">     612 </span><span class="lineCov">      19856 : ;; followed by testing of flags instead of lock xadd and comparisons.</span>
<span class="lineNum">     613 </span><span class="lineCov">      25119 : (define_peephole2</span>
<span class="lineNum">     614 </span><span class="lineCov">       5389 :   [(set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">     615 </span>            :         (match_operand:SWI 2 &quot;const_int_operand&quot;))
<span class="lineNum">     616 </span>            :    (parallel [(set (match_dup 0)
<span class="lineNum">     617 </span>            :                    (unspec_volatile:SWI
<span class="lineNum">     618 </span>            :                      [(match_operand:SWI 1 &quot;memory_operand&quot;)
<span class="lineNum">     619 </span>            :                       (match_operand:SI 4 &quot;const_int_operand&quot;)]
<span class="lineNum">     620 </span>            :                      UNSPECV_XCHG))
<span class="lineNum">     621 </span>            :               (set (match_dup 1)
<span class="lineNum">     622 </span>            :                    (plus:SWI (match_dup 1)
<span class="lineNum">     623 </span>            :                              (match_dup 0)))
<span class="lineNum">     624 </span>            :               (clobber (reg:CC FLAGS_REG))])
<span class="lineNum">     625 </span>            :    (set (reg:CCZ FLAGS_REG)
<span class="lineNum">     626 </span>            :         (compare:CCZ (match_dup 0)
<span class="lineNum">     627 </span><span class="lineCov">        126 :                      (match_operand:SWI 3 &quot;const_int_operand&quot;)))]</span>
<span class="lineNum">     628 </span><span class="lineCov">       3010 :   &quot;peep2_reg_dead_p (3, operands[0])</span>
<span class="lineNum">     629 </span><span class="lineCov">       5894 :    &amp;&amp; (unsigned HOST_WIDE_INT) INTVAL (operands[2])</span>
<span class="lineNum">     630 </span><span class="lineCov">       2884 :       == -(unsigned HOST_WIDE_INT) INTVAL (operands[3])</span>
<span class="lineNum">     631 </span><span class="lineCov">       1422 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">     632 </span><span class="lineCov">     313490 :   [(parallel [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">     633 </span><span class="lineCov">        557 :                    (compare:CCZ</span>
<span class="lineNum">     634 </span><span class="lineCov">        557 :                      (unspec_volatile:SWI [(match_dup 1) (match_dup 4)]</span>
<span class="lineNum">     635 </span><span class="lineCov">        202 :                                           UNSPECV_XCHG)</span>
<span class="lineNum">     636 </span><span class="lineCov">    2578325 :                      (match_dup 3)))</span>
<span class="lineNum">     637 </span><span class="lineCov">       1036 :               (set (match_dup 1)</span>
<span class="lineNum">     638 </span><span class="lineCov">    2579413 :                    (plus:SWI (match_dup 1)</span>
<span class="lineNum">     639 </span><span class="lineCov">         76 :                              (match_dup 2)))])])</span>
<span class="lineNum">     640 </span><span class="lineCov">   27205216 : </span>
<span class="lineNum">     641 </span><span class="lineCov">    2577441 : ;; Likewise, but for the -Os special case of *mov&lt;mode&gt;_or.</span>
<span class="lineNum">     642 </span><span class="lineCov">    2577441 : (define_peephole2</span>
<span class="lineNum">     643 </span><span class="lineCov">     922655 :   [(parallel [(set (match_operand:SWI 0 &quot;register_operand&quot;)</span>
<span class="lineNum">     644 </span><span class="lineCov">       1374 :                    (match_operand:SWI 2 &quot;constm1_operand&quot;))</span>
<span class="lineNum">     645 </span><span class="lineCov">    1656235 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">     646 </span><span class="lineCov">         77 :    (parallel [(set (match_dup 0)</span>
<span class="lineNum">     647 </span><span class="lineCov">         78 :                    (unspec_volatile:SWI</span>
<span class="lineNum">     648 </span><span class="lineCov">         77 :                      [(match_operand:SWI 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">     649 </span><span class="lineCov">    1582202 :                       (match_operand:SI 4 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">     650 </span><span class="lineCov">    1582202 :                      UNSPECV_XCHG))</span>
<span class="lineNum">     651 </span><span class="lineCov">    1582202 :               (set (match_dup 1)</span>
<span class="lineNum">     652 </span><span class="lineCov">     186721 :                    (plus:SWI (match_dup 1)</span>
<span class="lineNum">     653 </span><span class="lineCov">    1706055 :                              (match_dup 0)))</span>
<span class="lineNum">     654 </span><span class="lineCov">         76 :               (clobber (reg:CC FLAGS_REG))])</span>
<span class="lineNum">     655 </span><span class="lineCov">         76 :    (set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">     656 </span><span class="lineCov">         76 :         (compare:CCZ (match_dup 0)</span>
<span class="lineNum">     657 </span>            :                      (match_operand:SWI 3 &quot;const_int_operand&quot;)))]
<span class="lineNum">     658 </span><span class="lineCov">         59 :   &quot;peep2_reg_dead_p (3, operands[0])</span>
<span class="lineNum">     659 </span><span class="lineCov">        118 :    &amp;&amp; (unsigned HOST_WIDE_INT) INTVAL (operands[2])</span>
<span class="lineNum">     660 </span><span class="lineCov">         59 :       == -(unsigned HOST_WIDE_INT) INTVAL (operands[3])</span>
<span class="lineNum">     661 </span><span class="lineCov">         56 :    &amp;&amp; !reg_overlap_mentioned_p (operands[0], operands[1])&quot;</span>
<span class="lineNum">     662 </span><span class="lineCov">         13 :   [(parallel [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">     663 </span><span class="lineCov">         12 :                    (compare:CCZ</span>
<span class="lineNum">     664 </span><span class="lineCov">         12 :                      (unspec_volatile:SWI [(match_dup 1) (match_dup 4)]</span>
<span class="lineNum">     665 </span>            :                                           UNSPECV_XCHG)
<span class="lineNum">     666 </span><span class="lineCov">         61 :                      (match_dup 3)))</span>
<span class="lineNum">     667 </span><span class="lineCov">         61 :               (set (match_dup 1)</span>
<span class="lineNum">     668 </span><span class="lineCov">        148 :                    (plus:SWI (match_dup 1)</span>
<span class="lineNum">     669 </span>            :                              (match_dup 2)))])])
<span class="lineNum">     670 </span>            : 
<span class="lineNum">     671 </span><span class="lineCov">         76 : (define_insn &quot;*atomic_fetch_add_cmp&lt;mode&gt;&quot;</span>
<span class="lineNum">     672 </span><span class="lineCov">         76 :   [(set (reg:CCZ FLAGS_REG)</span>
<span class="lineNum">     673 </span><span class="lineCov">         76 :         (compare:CCZ</span>
<span class="lineNum">     674 </span>            :           (unspec_volatile:SWI
<span class="lineNum">     675 </span>            :             [(match_operand:SWI 0 &quot;memory_operand&quot; &quot;+m&quot;)
<span class="lineNum">     676 </span>            :              (match_operand:SI 3 &quot;const_int_operand&quot;)]                ;; model
<span class="lineNum">     677 </span>            :             UNSPECV_XCHG)
<span class="lineNum">     678 </span>            :           (match_operand:SWI 2 &quot;const_int_operand&quot; &quot;i&quot;)))
<span class="lineNum">     679 </span><span class="lineCov">        355 :    (set (match_dup 0)</span>
<span class="lineNum">     680 </span>            :         (plus:SWI (match_dup 0)
<span class="lineNum">     681 </span><span class="lineCov">        355 :                   (match_operand:SWI 1 &quot;const_int_operand&quot; &quot;i&quot;)))]</span>
<span class="lineNum">     682 </span><span class="lineCov">       1100 :   &quot;(unsigned HOST_WIDE_INT) INTVAL (operands[1])</span>
<span class="lineNum">     683 </span><span class="lineCov">        481 :    == -(unsigned HOST_WIDE_INT) INTVAL (operands[2])&quot;</span>
<span class="lineNum">     684 </span><span class="lineCov">       1094 : {</span>
<span class="lineNum">     685 </span><span class="lineCov">       1220 :   if (incdec_operand (operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">     686 </span><span class="lineCov">        355 :     {</span>
<span class="lineNum">     687 </span><span class="lineCov">       1033 :       if (operands[1] == const1_rtx)</span>
<span class="lineNum">     688 </span><span class="lineCov">        619 :         return &quot;lock{%;} %K3inc{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">     689 </span><span class="lineCov">        974 :       else</span>
<span class="lineNum">     690 </span><span class="lineCov">        355 :         {</span>
<span class="lineNum">     691 </span><span class="lineCov">        392 :           gcc_assert (operands[1] == constm1_rtx);</span>
<span class="lineNum">     692 </span><span class="lineCov">        355 :           return &quot;lock{%;} %K3dec{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">     693 </span><span class="lineCov">        355 :         }</span>
<span class="lineNum">     694 </span><span class="lineCov">        355 :     }</span>
<span class="lineNum">     695 </span><span class="lineCov">        355 : </span>
<span class="lineNum">     696 </span><span class="lineCov">       1715 :   if (x86_maybe_negate_const_int (&amp;operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">     697 </span><span class="lineCov">        903 :     return &quot;lock{%;} %K3sub{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">     698 </span><span class="lineCov">        355 : </span>
<span class="lineNum">     699 </span><span class="lineCov">        355 :   return &quot;lock{%;} %K3add{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">     700 </span><span class="lineCov">        355 : })</span>
<span class="lineNum">     701 </span>            : 
<a name="702"><span class="lineNum">     702 </span>            : ;; Recall that xchg implicitly sets LOCK#, so adding it again wastes space.</a>
<span class="lineNum">     703 </span>            : ;; In addition, it is always a full barrier, so we can ignore the memory model.
<span class="lineNum">     704 </span><span class="lineCov">        898 : (define_insn &quot;atomic_exchange&lt;mode&gt;&quot;</span>
<span class="lineNum">     705 </span>            :   [(set (match_operand:SWI 0 &quot;register_operand&quot; &quot;=&lt;r&gt;&quot;)               ;; output
<span class="lineNum">     706 </span>            :         (unspec_volatile:SWI
<span class="lineNum">     707 </span>            :           [(match_operand:SWI 1 &quot;memory_operand&quot; &quot;+m&quot;)              ;; memory
<span class="lineNum">     708 </span>            :            (match_operand:SI 3 &quot;const_int_operand&quot;)]          ;; model
<span class="lineNum">     709 </span>            :           UNSPECV_XCHG))
<span class="lineNum">     710 </span>            :    (set (match_dup 1)
<span class="lineNum">     711 </span>            :         (match_operand:SWI 2 &quot;register_operand&quot; &quot;0&quot;))]              ;; input
<span class="lineNum">     712 </span>            :   &quot;&quot;
<span class="lineNum">     713 </span>            :   &quot;%K3xchg{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;)
<span class="lineNum">     714 </span>            : 
<span class="lineNum">     715 </span><span class="lineCov">        355 : (define_insn &quot;atomic_add&lt;mode&gt;&quot;</span>
<span class="lineNum">     716 </span><span class="lineCov">        355 :   [(set (match_operand:SWI 0 &quot;memory_operand&quot; &quot;+m&quot;)</span>
<span class="lineNum">     717 </span><span class="lineCov">        355 :         (unspec_volatile:SWI</span>
<span class="lineNum">     718 </span>            :           [(plus:SWI (match_dup 0)
<span class="lineNum">     719 </span>            :                      (match_operand:SWI 1 &quot;nonmemory_operand&quot; &quot;&lt;r&gt;&lt;i&gt;&quot;))
<span class="lineNum">     720 </span>            :            (match_operand:SI 2 &quot;const_int_operand&quot;)]          ;; model
<span class="lineNum">     721 </span>            :           UNSPECV_LOCK))
<span class="lineNum">     722 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">     723 </span><span class="lineCov">        154 :   &quot;&quot;</span>
<span class="lineNum">     724 </span><span class="lineCov">       5313 : {</span>
<span class="lineNum">     725 </span><span class="lineCov">       5752 :   if (incdec_operand (operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">     726 </span><span class="lineCov">        154 :     {</span>
<span class="lineNum">     727 </span><span class="lineCov">        275 :       if (operands[1] == const1_rtx)</span>
<span class="lineNum">     728 </span><span class="lineCov">        154 :         return &quot;lock{%;} %K2inc{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">     729 </span><span class="lineCov">        154 :       else</span>
<span class="lineNum">     730 </span><span class="lineCov">        154 :         {</span>
<span class="lineNum">     731 </span><span class="lineCov">        176 :           gcc_assert (operands[1] == constm1_rtx);</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :           return &quot;lock{%;} %K2dec{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">     733 </span><span class="lineCov">        154 :         }</span>
<span class="lineNum">     734 </span><span class="lineCov">        154 :     }</span>
<span class="lineNum">     735 </span><span class="lineCov">        154 : </span>
<span class="lineNum">     736 </span><span class="lineCov">      10538 :   if (x86_maybe_negate_const_int (&amp;operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">     737 </span><span class="lineCov">        572 :     return &quot;lock{%;} %K2sub{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">     738 </span><span class="lineCov">        154 : </span>
<span class="lineNum">     739 </span><span class="lineCov">        154 :   return &quot;lock{%;} %K2add{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">     740 </span><span class="lineCov">        154 : })</span>
<span class="lineNum">     741 </span><span class="lineCov">        154 : </span>
<a name="742"><span class="lineNum">     742 </span><span class="lineCov">        154 : (define_insn &quot;atomic_sub&lt;mode&gt;&quot;</span></a>
<span class="lineNum">     743 </span><span class="lineCov">        154 :   [(set (match_operand:SWI 0 &quot;memory_operand&quot; &quot;+m&quot;)</span>
<span class="lineNum">     744 </span><span class="lineCov">       5402 :         (unspec_volatile:SWI</span>
<span class="lineNum">     745 </span>            :           [(minus:SWI (match_dup 0)
<span class="lineNum">     746 </span>            :                       (match_operand:SWI 1 &quot;nonmemory_operand&quot; &quot;&lt;r&gt;&lt;i&gt;&quot;))
<span class="lineNum">     747 </span>            :            (match_operand:SI 2 &quot;const_int_operand&quot;)]          ;; model
<span class="lineNum">     748 </span>            :           UNSPECV_LOCK))
<span class="lineNum">     749 </span>            :    (clobber (reg:CC FLAGS_REG))]
<span class="lineNum">     750 </span>            :   &quot;&quot;
<span class="lineNum">     751 </span><span class="lineCov">       1557 : {</span>
<span class="lineNum">     752 </span><span class="lineCov">       1777 :   if (incdec_operand (operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">     753 </span>            :     {
<span class="lineNum">     754 </span><span class="lineCov">         76 :       if (operands[1] == const1_rtx)</span>
<span class="lineNum">     755 </span>            :         return &quot;lock{%;} %K2dec{&lt;imodesuffix&gt;}\t%0&quot;;
<span class="lineNum">     756 </span>            :       else
<span class="lineNum">     757 </span>            :         {
<span class="lineNum">     758 </span><span class="lineCov">         20 :           gcc_assert (operands[1] == constm1_rtx);</span>
<span class="lineNum">     759 </span><span class="lineCov">        154 :           return &quot;lock{%;} %K2inc{&lt;imodesuffix&gt;}\t%0&quot;;</span>
<span class="lineNum">     760 </span><span class="lineCov">        154 :         }</span>
<span class="lineNum">     761 </span><span class="lineCov">        154 :     }</span>
<span class="lineNum">     762 </span>            : 
<span class="lineNum">     763 </span><span class="lineCov">       2962 :   if (x86_maybe_negate_const_int (&amp;operands[1], &lt;MODE&gt;mode))</span>
<span class="lineNum">     764 </span><span class="lineCov">        122 :     return &quot;lock{%;} %K2add{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;</span>
<span class="lineNum">     765 </span>            : 
<span class="lineNum">     766 </span>            :   return &quot;lock{%;} %K2sub{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;;
<span class="lineNum">     767 </span><span class="lineNoCov">          0 : })</span>
<span class="lineNum">     768 </span>            : 
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 : (define_insn &quot;atomic_&lt;logic&gt;&lt;mode&gt;&quot;</span></a>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :   [(set (match_operand:SWI 0 &quot;memory_operand&quot; &quot;+m&quot;)</span>
<span class="lineNum">     771 </span><span class="lineCov">       1337 :         (unspec_volatile:SWI</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :           [(any_logic:SWI (match_dup 0)</span>
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :                           (match_operand:SWI 1 &quot;nonmemory_operand&quot; &quot;&lt;r&gt;&lt;i&gt;&quot;))</span>
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :            (match_operand:SI 2 &quot;const_int_operand&quot;)]          ;; model</span>
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :           UNSPECV_LOCK))</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :    (clobber (reg:CC FLAGS_REG))]</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :   &quot;lock{%;} %K2&lt;logic&gt;{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;)</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 : (define_expand &quot;atomic_bit_test_and_set&lt;mode&gt;&quot;</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :   [(match_operand:SWI248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :    (match_operand:SWI248 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :    (match_operand:SWI248 2 &quot;nonmemory_operand&quot;)</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :    (match_operand:SI 3 &quot;const_int_operand&quot;) ;; model</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :    (match_operand:SI 4 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">     787 </span><span class="lineCov">         46 : {</span>
<span class="lineNum">     788 </span><span class="lineCov">         46 :   emit_insn (gen_atomic_bit_test_and_set&lt;mode&gt;_1 (operands[1], operands[2],</span>
<span class="lineNum">     789 </span>            :                                                   operands[3]));
<span class="lineNum">     790 </span><span class="lineCov">         92 :   rtx tem = gen_reg_rtx (QImode);</span>
<span class="lineNum">     791 </span><span class="lineCov">         46 :   ix86_expand_setcc (tem, EQ, gen_rtx_REG (CCCmode, FLAGS_REG), const0_rtx);</span>
<span class="lineNum">     792 </span><span class="lineCov">        138 :   rtx result = convert_modes (&lt;MODE&gt;mode, QImode, tem, 1);</span>
<span class="lineNum">     793 </span><span class="lineCov">         46 :   if (operands[4] == const0_rtx)</span>
<span class="lineNum">     794 </span><span class="lineCov">         20 :     result = expand_simple_binop (&lt;MODE&gt;mode, ASHIFT, result,</span>
<span class="lineNum">     795 </span>            :                                   operands[2], operands[0], 0, OPTAB_DIRECT);
<span class="lineNum">     796 </span><span class="lineCov">         46 :   if (result != operands[0])</span>
<span class="lineNum">     797 </span><span class="lineCov">         36 :     emit_move_insn (operands[0], result);</span>
<span class="lineNum">     798 </span><span class="lineCov">         92 :   DONE;</span>
<span class="lineNum">     799 </span>            : })
<span class="lineNum">     800 </span>            : 
<span class="lineNum">     801 </span>            : (define_insn &quot;atomic_bit_test_and_set&lt;mode&gt;_1&quot;
<span class="lineNum">     802 </span>            :   [(set (reg:CCC FLAGS_REG)
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :         (compare:CCC</span>
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :           (unspec_volatile:SWI248</span>
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :             [(match_operand:SWI248 0 &quot;memory_operand&quot; &quot;+m&quot;)</span>
<span class="lineNum">     806 </span>            :              (match_operand:SI 2 &quot;const_int_operand&quot;)]                ;; model
<span class="lineNum">     807 </span>            :             UNSPECV_XCHG)
<span class="lineNum">     808 </span>            :           (const_int 0)))
<span class="lineNum">     809 </span>            :    (set (zero_extract:SWI248 (match_dup 0)
<span class="lineNum">     810 </span>            :                              (const_int 1)
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :                              (match_operand:SWI248 1 &quot;nonmemory_operand&quot; &quot;rN&quot;))</span>
<span class="lineNum">     812 </span>            :         (const_int 1))]
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :   &quot;lock{%;} %K2bts{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;)</span>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 : </span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 : (define_expand &quot;atomic_bit_test_and_complement&lt;mode&gt;&quot;</span>
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :   [(match_operand:SWI248 0 &quot;register_operand&quot;)</span>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :    (match_operand:SWI248 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :    (match_operand:SWI248 2 &quot;nonmemory_operand&quot;)</span>
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :    (match_operand:SI 3 &quot;const_int_operand&quot;) ;; model</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :    (match_operand:SI 4 &quot;const_int_operand&quot;)]</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :   &quot;&quot;</span>
<a name="823"><span class="lineNum">     823 </span><span class="lineCov">         50 : {</span></a>
<span class="lineNum">     824 </span><span class="lineCov">         50 :   emit_insn (gen_atomic_bit_test_and_complement&lt;mode&gt;_1 (operands[1],</span>
<span class="lineNum">     825 </span><span class="lineCov">         36 :                                                          operands[2],</span>
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :                                                          operands[3]));</span>
<span class="lineNum">     827 </span><span class="lineCov">        100 :   rtx tem = gen_reg_rtx (QImode);</span>
<span class="lineNum">     828 </span><span class="lineCov">         50 :   ix86_expand_setcc (tem, EQ, gen_rtx_REG (CCCmode, FLAGS_REG), const0_rtx);</span>
<span class="lineNum">     829 </span><span class="lineCov">        150 :   rtx result = convert_modes (&lt;MODE&gt;mode, QImode, tem, 1);</span>
<span class="lineNum">     830 </span><span class="lineCov">         50 :   if (operands[4] == const0_rtx)</span>
<span class="lineNum">     831 </span><span class="lineCov">         30 :     result = expand_simple_binop (&lt;MODE&gt;mode, ASHIFT, result,</span>
<span class="lineNum">     832 </span><span class="lineCov">         36 :                                   operands[2], operands[0], 0, OPTAB_DIRECT);</span>
<span class="lineNum">     833 </span><span class="lineCov">         50 :   if (result != operands[0])</span>
<span class="lineNum">     834 </span><span class="lineCov">         35 :     emit_move_insn (operands[0], result);</span>
<span class="lineNum">     835 </span><span class="lineCov">        100 :   DONE;</span>
<span class="lineNum">     836 </span><span class="lineCov">         36 : })</span>
<span class="lineNum">     837 </span><span class="lineCov">         36 : </span>
<span class="lineNum">     838 </span><span class="lineCov">         36 : (define_insn &quot;atomic_bit_test_and_complement&lt;mode&gt;_1&quot;</span>
<span class="lineNum">     839 </span><span class="lineCov">         36 :   [(set (reg:CCC FLAGS_REG)</span>
<span class="lineNum">     840 </span>            :         (compare:CCC
<span class="lineNum">     841 </span>            :           (unspec_volatile:SWI248
<span class="lineNum">     842 </span>            :             [(match_operand:SWI248 0 &quot;memory_operand&quot; &quot;+m&quot;)
<span class="lineNum">     843 </span>            :              (match_operand:SI 2 &quot;const_int_operand&quot;)]                ;; model
<span class="lineNum">     844 </span>            :             UNSPECV_XCHG)
<span class="lineNum">     845 </span>            :           (const_int 0)))
<span class="lineNum">     846 </span>            :    (set (zero_extract:SWI248 (match_dup 0)
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :                              (const_int 1)</span>
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :                              (match_operand:SWI248 1 &quot;nonmemory_operand&quot; &quot;rN&quot;))</span>
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :         (not:SWI248 (zero_extract:SWI248 (match_dup 0)</span>
<span class="lineNum">     850 </span>            :                                          (const_int 1)
<span class="lineNum">     851 </span>            :                                          (match_dup 1))))]
<span class="lineNum">     852 </span>            :   &quot;&quot;
<span class="lineNum">     853 </span>            :   &quot;lock{%;} %K2btc{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;)
<span class="lineNum">     854 </span>            : 
<span class="lineNum">     855 </span><span class="lineCov">         12 : (define_expand &quot;atomic_bit_test_and_reset&lt;mode&gt;&quot;</span>
<span class="lineNum">     856 </span>            :   [(match_operand:SWI248 0 &quot;register_operand&quot;)
<span class="lineNum">     857 </span><span class="lineCov">         12 :    (match_operand:SWI248 1 &quot;memory_operand&quot;)</span>
<span class="lineNum">     858 </span><span class="lineCov">         12 :    (match_operand:SWI248 2 &quot;nonmemory_operand&quot;)</span>
<span class="lineNum">     859 </span><span class="lineCov">         12 :    (match_operand:SI 3 &quot;const_int_operand&quot;) ;; model</span>
<a name="860"><span class="lineNum">     860 </span><span class="lineCov">         12 :    (match_operand:SI 4 &quot;const_int_operand&quot;)]</span></a>
<span class="lineNum">     861 </span><span class="lineCov">         12 :   &quot;&quot;</span>
<span class="lineNum">     862 </span><span class="lineCov">         92 : {</span>
<span class="lineNum">     863 </span><span class="lineCov">         42 :   emit_insn (gen_atomic_bit_test_and_reset&lt;mode&gt;_1 (operands[1], operands[2],</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                                                     operands[3]));</span>
<span class="lineNum">     865 </span><span class="lineCov">         72 :   rtx tem = gen_reg_rtx (QImode);</span>
<span class="lineNum">     866 </span><span class="lineCov">         30 :   ix86_expand_setcc (tem, EQ, gen_rtx_REG (CCCmode, FLAGS_REG), const0_rtx);</span>
<span class="lineNum">     867 </span><span class="lineCov">         90 :   rtx result = convert_modes (&lt;MODE&gt;mode, QImode, tem, 1);</span>
<span class="lineNum">     868 </span><span class="lineCov">         30 :   if (operands[4] == const0_rtx)</span>
<span class="lineNum">     869 </span><span class="lineCov">         60 :     result = expand_simple_binop (&lt;MODE&gt;mode, ASHIFT, result,</span>
<span class="lineNum">     870 </span><span class="lineCov">         62 :                                   operands[2], operands[0], 0, OPTAB_DIRECT);</span>
<span class="lineNum">     871 </span><span class="lineCov">         30 :   if (result != operands[0])</span>
<span class="lineNum">     872 </span><span class="lineCov">         25 :     emit_move_insn (operands[0], result);</span>
<span class="lineNum">     873 </span><span class="lineCov">         60 :   DONE;</span>
<span class="lineNum">     874 </span><span class="lineCov">         62 : })</span>
<span class="lineNum">     875 </span><span class="lineCov">         62 : </span>
<span class="lineNum">     876 </span><span class="lineCov">         62 : (define_insn &quot;atomic_bit_test_and_reset&lt;mode&gt;_1&quot;</span>
<span class="lineNum">     877 </span>            :   [(set (reg:CCC FLAGS_REG)
<span class="lineNum">     878 </span>            :         (compare:CCC
<span class="lineNum">     879 </span>            :           (unspec_volatile:SWI248
<span class="lineNum">     880 </span>            :             [(match_operand:SWI248 0 &quot;memory_operand&quot; &quot;+m&quot;)
<span class="lineNum">     881 </span>            :              (match_operand:SI 2 &quot;const_int_operand&quot;)]                ;; model
<span class="lineNum">     882 </span>            :             UNSPECV_XCHG)
<span class="lineNum">     883 </span>            :           (const_int 0)))
<span class="lineNum">     884 </span>            :    (set (zero_extract:SWI248 (match_dup 0)
<span class="lineNum">     885 </span>            :                              (const_int 1)
<span class="lineNum">     886 </span>            :                              (match_operand:SWI248 1 &quot;nonmemory_operand&quot; &quot;rN&quot;))
<span class="lineNum">     887 </span>            :         (const_int 0))]
<span class="lineNum">     888 </span>            :   &quot;&quot;
<span class="lineNum">     889 </span>            :   &quot;lock{%;} %K2btr{&lt;imodesuffix&gt;}\t{%1, %0|%0, %1}&quot;)
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
