xrun(64): 22.03-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.03-s003: Started on May 26, 2023 at 07:05:28 CST
xrun
	-sdfdir bdw_work/sims/V_BASIC
	+xm64bit
	+incdir+/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib
	+incdir+bdw_work/wrappers
	+access+rw
	+loadpli1=/usr/cadtool/cadence/STRATUS/STRATUS_21.10.100/tools.lnx86/stratus/lib/64bit/ncvlog_ssl:ssl_bootstrap
	+xminput+bdw_work/sims/V_BASIC/ncverilog.do
	+xmlibdirname+bdw_work/sims/V_BASIC
	+BDW_VLOG_DUMPFILE+
	-f bdw_work/sims/V_BASIC/siminfo
		bdw_work/sims/top_V_BASIC.v
		bdw_work/wrappers/SobelFilter_cosim.v
		bdw_work/modules/SobelFilter/BASIC/SobelFilter_rtl.v
		bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_DivRem_4.v
		bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_RAM_27X24_2.v
		bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_ROM_9X32_sharpening.v
		bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_RAM_45X32_4.v
		bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_RAM_9X24_1.v
	+libext+.v
	+define+ioConfig
	+define+BDW_RTL_SobelFilter_BASIC
	+nowarn+LIBNOU
	+hubSetOption+libdef=bdw_work/sims/V_BASIC/sim_V_BASIC.so,argv=../lena_std_short.bmp%out.bmp
	+hubSetOption+bdr=bdw_work/sims/V_BASIC/sim.bdr
	-l bdw_work/sims/V_BASIC/bdw_sim_verilog.log

   User defined plus("+") options:
	+BDW_VLOG_DUMPFILE+
	+hubSetOption+libdef=bdw_work/sims/V_BASIC/sim_V_BASIC.so,argv=../lena_std_short.bmp%out.bmp
	+hubSetOption+bdr=bdw_work/sims/V_BASIC/sim.bdr

file: bdw_work/sims/top_V_BASIC.v
			$value$plusargs("BDW_VLOG_DUMPFILE+%s",dump_file);
			              |
xmvlog: *W,NOSYST (bdw_work/sims/top_V_BASIC.v,41|17): System function '$value$plusargs' invoked as a task. Return value will be ignored.
	module worklib.top:v
		errors: 0, warnings: 1
file: bdw_work/wrappers/SobelFilter_cosim.v
	module worklib.SobelFilter_cosim:v
		errors: 0, warnings: 0
file: bdw_work/modules/SobelFilter/BASIC/SobelFilter_rtl.v
	module worklib.SobelFilter:v
		errors: 0, warnings: 0
file: bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_DivRem_4.v
	module worklib.SobelFilter_DivRem_4:v
		errors: 0, warnings: 0
file: bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_RAM_27X24_2.v
	module worklib.SobelFilter_RAM_27X24_2:v
		errors: 0, warnings: 0
file: bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_ROM_9X32_sharpening.v
	module worklib.SobelFilter_ROM_9X32_sharpening:v
		errors: 0, warnings: 0
file: bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_RAM_45X32_4.v
	module worklib.SobelFilter_RAM_45X32_4:v
		errors: 0, warnings: 0
file: bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_RAM_9X24_1.v
	module worklib.SobelFilter_RAM_9X24_1:v
		errors: 0, warnings: 0
xmvlog: *W,SPDUSD: Include directory bdw_work/wrappers given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
*** Registering Hub PLI1.0 Interface***
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
	Building instance overlay tables: ...........
      $readmemh("bdw_work/modules/SobelFilter/BASIC/SobelFilter_ROM_9X32_sharpening_1.memh", sharpening);
                                                                                                      |
xmelab: *W,MEMODR (./bdw_work/modules/SobelFilter/BASIC/v_rtl/SobelFilter_ROM_9X32_sharpening.v,18|102): $readmem default memory order incompatible with IEEE1364.
......... Done
	Generating native compiled code:
		worklib.SobelFilter_DivRem_4:v <0x1be7e7c5>
			streams: 568, words: 156227
		worklib.SobelFilter_RAM_45X32_4:v <0x5b6b0989>
			streams:   2, words:   797
		worklib.SobelFilter_RAM_9X24_1:v <0x2e28f4ec>
			streams:   2, words:   884
		worklib.SobelFilter_ROM_9X32_sharpening:v <0x1643b8e7>
			streams:   3, words:   767
		worklib.SobelFilter_RAM_27X24_2:v <0x2952f2b3>
			streams:   2, words:   884
		worklib.top:v <0x36f2c725>
			streams: 114, words: 104067
		worklib.SobelFilter:v <0x32d67e5e>
			streams: 191, words: 137143
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  9       8
		Registers:              436     434
		Scalar wires:          9476       -
		Vectored wires:          81       -
		Always blocks:          315     314
		Initial blocks:           8       8
		Cont. assignments:      327    9526
		Pseudo assignments:      25      25
		Simulation timescale:   1ps
	Writing initial simulation snapshot: worklib.top:v
Loading snapshot worklib.top:v .................... Done
*** Registering Hub PLI1.0 Interface***
xcelium> source /usr/cadtool/cadence/XCELIUM/XCELIUM_22.03.003/tools/xcelium/files/xmsimrc
xcelium> 
xcelium> run
NOTE: Cadence Design Systems Hub Simulation Platform : version 21.20-p100
Simulation stopped via $stop(1) at time 445842805100 PS + 0
./bdw_work/sims/top_V_BASIC.v:67 		#100 $stop;
xcelium> quit
TOOL:	xrun(64)	22.03-s003: Exiting on May 26, 2023 at 08:39:52 CST  (total: 01:34:24)
