# 0 "arch/arm64/boot/dts/qcom/sa8295p-adp.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sa8295p-adp.dts"






/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 10 "arch/arm64/boot/dts/qcom/sa8295p-adp.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 11 "arch/arm64/boot/dts/qcom/sa8295p-adp.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 12 "arch/arm64/boot/dts/qcom/sa8295p-adp.dts" 2

# 1 "arch/arm64/boot/dts/qcom/sa8540p.dtsi" 1






# 1 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-sc8280xp.h" 1
# 8 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-sc8280xp.h" 1
# 9 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 10 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,osm-l3.h" 1
# 11 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sc8280xp.h" 1
# 12 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 14 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-qcom-qmp.h" 1
# 15 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 16 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,gpr.h" 1
# 17 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 18 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6afe.h" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6dsp-lpass-ports.h" 1
# 8 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6afe.h" 2
# 19 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 20 "arch/arm64/boot/dts/qcom/sc8280xp.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 clocks {
  xo_board_clk: xo-board-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a78c";
   reg = <0x0 0x0>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   capacity-dmips-mhz = <602>;
   next-level-cache = <&L2_0>;
   power-domains = <&CPU_PD0>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
    L3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a78c";
   reg = <0x0 0x100>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   capacity-dmips-mhz = <602>;
   next-level-cache = <&L2_100>;
   power-domains = <&CPU_PD1>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_100: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a78c";
   reg = <0x0 0x200>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   capacity-dmips-mhz = <602>;
   next-level-cache = <&L2_200>;
   power-domains = <&CPU_PD2>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_200: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a78c";
   reg = <0x0 0x300>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   capacity-dmips-mhz = <602>;
   next-level-cache = <&L2_300>;
   power-domains = <&CPU_PD3>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   operating-points-v2 = <&cpu0_opp_table>;
   interconnects = <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_300: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "arm,cortex-x1c";
   reg = <0x0 0x400>;
   clocks = <&cpufreq_hw 1>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_400>;
   power-domains = <&CPU_PD4>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_400: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "arm,cortex-x1c";
   reg = <0x0 0x500>;
   clocks = <&cpufreq_hw 1>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_500>;
   power-domains = <&CPU_PD5>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_500: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "arm,cortex-x1c";
   reg = <0x0 0x600>;
   clocks = <&cpufreq_hw 1>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_600>;
   power-domains = <&CPU_PD6>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_600: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "arm,cortex-x1c";
   reg = <0x0 0x700>;
   clocks = <&cpufreq_hw 1>;
   enable-method = "psci";
   capacity-dmips-mhz = <1024>;
   next-level-cache = <&L2_700>;
   power-domains = <&CPU_PD7>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   operating-points-v2 = <&cpu4_opp_table>;
   interconnects = <&epss_l3 0 &epss_l3 1>;
   #cooling-cells = <2>;
   L2_700: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&L3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };

    core4 {
     cpu = <&CPU4>;
    };

    core5 {
     cpu = <&CPU5>;
    };

    core6 {
     cpu = <&CPU6>;
    };

    core7 {
     cpu = <&CPU7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   LITTLE_CPU_SLEEP_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "little-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <355>;
    exit-latency-us = <909>;
    min-residency-us = <3934>;
    local-timer-stop;
   };

   BIG_CPU_SLEEP_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    idle-state-name = "big-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <241>;
    exit-latency-us = <1461>;
    min-residency-us = <4488>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x4100c344>;
    entry-latency-us = <3263>;
    exit-latency-us = <6562>;
    min-residency-us = <9987>;
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sc8280xp", "qcom,scm";
  };
 };

 aggre1_noc: interconnect-aggre1-noc {
  compatible = "qcom,sc8280xp-aggre1-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 aggre2_noc: interconnect-aggre2-noc {
  compatible = "qcom,sc8280xp-aggre2-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 clk_virt: interconnect-clk-virt {
  compatible = "qcom,sc8280xp-clk-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 config_noc: interconnect-config-noc {
  compatible = "qcom,sc8280xp-config-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 dc_noc: interconnect-dc-noc {
  compatible = "qcom,sc8280xp-dc-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 gem_noc: interconnect-gem-noc {
  compatible = "qcom,sc8280xp-gem-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 lpass_noc: interconnect-lpass-ag-noc {
  compatible = "qcom,sc8280xp-lpass-ag-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mc_virt: interconnect-mc-virt {
  compatible = "qcom,sc8280xp-mc-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mmss_noc: interconnect-mmss-noc {
  compatible = "qcom,sc8280xp-mmss-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 nspa_noc: interconnect-nspa-noc {
  compatible = "qcom,sc8280xp-nspa-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 nspb_noc: interconnect-nspb-noc {
  compatible = "qcom,sc8280xp-nspb-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 system_noc: interconnect-system-noc {
  compatible = "qcom,sc8280xp-system-noc";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 cpu0_opp_table: opp-table-cpu0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-peak-kBps = <(300000 * 32)>;
  };
  opp-403200000 {
   opp-hz = /bits/ 64 <403200000>;
   opp-peak-kBps = <(384000 * 32)>;
  };
  opp-499200000 {
   opp-hz = /bits/ 64 <499200000>;
   opp-peak-kBps = <(480000 * 32)>;
  };
  opp-595200000 {
   opp-hz = /bits/ 64 <595200000>;
   opp-peak-kBps = <(576000 * 32)>;
  };
  opp-691200000 {
   opp-hz = /bits/ 64 <691200000>;
   opp-peak-kBps = <(672000 * 32)>;
  };
  opp-806400000 {
   opp-hz = /bits/ 64 <806400000>;
   opp-peak-kBps = <(768000 * 32)>;
  };
  opp-902400000 {
   opp-hz = /bits/ 64 <902400000>;
   opp-peak-kBps = <(864000 * 32)>;
  };
  opp-1017600000 {
   opp-hz = /bits/ 64 <1017600000>;
   opp-peak-kBps = <(960000 * 32)>;
  };
  opp-1113600000 {
   opp-hz = /bits/ 64 <1113600000>;
   opp-peak-kBps = <(1075200 * 32)>;
  };
  opp-1209600000 {
   opp-hz = /bits/ 64 <1209600000>;
   opp-peak-kBps = <(1171200 * 32)>;
  };
  opp-1324800000 {
   opp-hz = /bits/ 64 <1324800000>;
   opp-peak-kBps = <(1267200 * 32)>;
  };
  opp-1440000000 {
   opp-hz = /bits/ 64 <1440000000>;
   opp-peak-kBps = <(1363200 * 32)>;
  };
  opp-1555200000 {
   opp-hz = /bits/ 64 <1555200000>;
   opp-peak-kBps = <(1536000 * 32)>;
  };
  opp-1670400000 {
   opp-hz = /bits/ 64 <1670400000>;
   opp-peak-kBps = <(1612800 * 32)>;
  };
  opp-1785600000 {
   opp-hz = /bits/ 64 <1785600000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-1881600000 {
   opp-hz = /bits/ 64 <1881600000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-1996800000 {
   opp-hz = /bits/ 64 <1996800000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2112000000 {
   opp-hz = /bits/ 64 <2112000000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2227200000 {
   opp-hz = /bits/ 64 <2227200000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2342400000 {
   opp-hz = /bits/ 64 <2342400000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2438400000 {
   opp-hz = /bits/ 64 <2438400000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
 };

 cpu4_opp_table: opp-table-cpu4 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-825600000 {
   opp-hz = /bits/ 64 <825600000>;
   opp-peak-kBps = <(768000 * 32)>;
  };
  opp-940800000 {
   opp-hz = /bits/ 64 <940800000>;
   opp-peak-kBps = <(864000 * 32)>;
  };
  opp-1056000000 {
   opp-hz = /bits/ 64 <1056000000>;
   opp-peak-kBps = <(960000 * 32)>;
  };
  opp-1171200000 {
   opp-hz = /bits/ 64 <1171200000>;
   opp-peak-kBps = <(1171200 * 32)>;
  };
  opp-1286400000 {
   opp-hz = /bits/ 64 <1286400000>;
   opp-peak-kBps = <(1267200 * 32)>;
  };
  opp-1401600000 {
   opp-hz = /bits/ 64 <1401600000>;
   opp-peak-kBps = <(1363200 * 32)>;
  };
  opp-1516800000 {
   opp-hz = /bits/ 64 <1516800000>;
   opp-peak-kBps = <(1459200 * 32)>;
  };
  opp-1632000000 {
   opp-hz = /bits/ 64 <1632000000>;
   opp-peak-kBps = <(1612800 * 32)>;
  };
  opp-1747200000 {
   opp-hz = /bits/ 64 <1747200000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-1862400000 {
   opp-hz = /bits/ 64 <1862400000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-1977600000 {
   opp-hz = /bits/ 64 <1977600000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2073600000 {
   opp-hz = /bits/ 64 <2073600000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2169600000 {
   opp-hz = /bits/ 64 <2169600000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2284800000 {
   opp-hz = /bits/ 64 <2284800000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2400000000 {
   opp-hz = /bits/ 64 <2400000000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2496000000 {
   opp-hz = /bits/ 64 <2496000000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2592000000 {
   opp-hz = /bits/ 64 <2592000000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2688000000 {
   opp-hz = /bits/ 64 <2688000000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2803200000 {
   opp-hz = /bits/ 64 <2803200000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2899200000 {
   opp-hz = /bits/ 64 <2899200000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
  opp-2995200000 {
   opp-hz = /bits/ 64 <2995200000>;
   opp-peak-kBps = <(1689600 * 32)>;
  };
 };

 qup_opp_table_100mhz: opp-table-qup100mhz {
  compatible = "operating-points-v2";

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  CPU_PD0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&LITTLE_CPU_SLEEP_0>;
  };

  CPU_PD4: power-domain-cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD5: power-domain-cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD6: power-domain-cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CPU_PD7: power-domain-cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&CLUSTER_PD>;
   domain-idle-states = <&BIG_CPU_SLEEP_0>;
  };

  CLUSTER_PD: power-domain-cpu-cluster0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&CLUSTER_SLEEP_0>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  reserved-region@80000000 {
   reg = <0 0x80000000 0 0x860000>;
   no-map;
  };

  cmd_db: cmd-db-region@80860000 {
   compatible = "qcom,cmd-db";
   reg = <0 0x80860000 0 0x20000>;
   no-map;
  };

  reserved-region@80880000 {
   reg = <0 0x80880000 0 0x80000>;
   no-map;
  };

  smem_mem: smem-region@80900000 {
   compatible = "qcom,smem";
   reg = <0 0x80900000 0 0x200000>;
   no-map;
   hwlocks = <&tcsr_mutex 3>;
  };

  reserved-region@80b00000 {
   reg = <0 0x80b00000 0 0x100000>;
   no-map;
  };

  reserved-region@83b00000 {
   reg = <0 0x83b00000 0 0x1700000>;
   no-map;
  };

  reserved-region@85b00000 {
   reg = <0 0x85b00000 0 0xc00000>;
   no-map;
  };

  pil_adsp_mem: adsp-region@86c00000 {
   reg = <0 0x86c00000 0 0x2000000>;
   no-map;
  };

  pil_nsp0_mem: cdsp0-region@8a100000 {
   reg = <0 0x8a100000 0 0x1e00000>;
   no-map;
  };

  pil_nsp1_mem: cdsp1-region@8c600000 {
   reg = <0 0x8c600000 0 0x1e00000>;
   no-map;
  };

  reserved-region@aeb00000 {
   reg = <0 0xaeb00000 0 0x16600000>;
   no-map;
  };
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts-extended = <&ipcc 3
          2
          1>;
  mboxes = <&ipcc 3
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-nsp0 {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts-extended = <&ipcc 6
          2
          1>;
  mboxes = <&ipcc 6
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_nsp0_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_nsp0_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-nsp1 {
  compatible = "qcom,smp2p";
  qcom,smem = <617>, <616>;
  interrupts-extended = <&ipcc 18
          2
          1>;
  mboxes = <&ipcc 18
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <12>;

  smp2p_nsp1_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_nsp1_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;

  gcc: clock-controller@100000 {
   compatible = "qcom,gcc-sc8280xp";
   reg = <0x0 0x00100000 0x0 0x1f0000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clocks = <&rpmhcc 0>,
     <&sleep_clk>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <&usb_0_qmpphy 0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <&usb_1_qmpphy 0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <&pcie2a_phy>,
     <&pcie2b_phy>,
     <&pcie3a_phy>,
     <&pcie3b_phy>,
     <&pcie4_phy>,
     <0>,
     <0>;
   power-domains = <&rpmhpd 0>;
  };

  ipcc: mailbox@408000 {
   compatible = "qcom,sc8280xp-ipcc", "qcom,ipcc";
   reg = <0 0x00408000 0 0x1000>;
   interrupts = <0 229 4>;
   interrupt-controller;
   #interrupt-cells = <3>;
   #mbox-cells = <2>;
  };

  qup2: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x008c0000 0 0x2000>;
   clocks = <&gcc 242>,
     <&gcc 243>;
   clock-names = "m-ahb", "s-ahb";
   iommus = <&apps_smmu 0xa3 0>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c16: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 221>;
    clock-names = "se";
    interrupts = <0 373 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi16: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00880000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 221>;
    clock-names = "se";
    interrupts = <0 373 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c17: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00884000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 223>;
    clock-names = "se";
    interrupts = <0 583 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi17: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00884000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 223>;
    clock-names = "se";
    interrupts = <0 583 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   uart17: serial@884000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00884000 0 0x4000>;
    clocks = <&gcc 223>;
    clock-names = "se";
    interrupts = <0 583 4>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
      <&gem_noc 3 0 &config_noc 46 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c18: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 225>;
    clock-names = "se";
    interrupts = <0 584 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi18: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00888000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 225>;
    clock-names = "se";
    interrupts = <0 584 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c19: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0088c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 227>;
    clock-names = "se";
    interrupts = <0 585 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi19: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0088c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 227>;
    clock-names = "se";
    interrupts = <0 585 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c20: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00890000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 229>;
    clock-names = "se";
    interrupts = <0 586 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi20: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00890000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 229>;
    clock-names = "se";
    interrupts = <0 586 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c21: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00894000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 232>;
    interrupts = <0 587 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
      <&gem_noc 3 0 &config_noc 46 0>,
      <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi21: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00894000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 232>;
    clock-names = "se";
    interrupts = <0 587 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c22: i2c@898000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00898000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clock-names = "se";
    clocks = <&gcc 234>;
    interrupts = <0 833 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
      <&gem_noc 3 0 &config_noc 46 0>,
      <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi22: spi@898000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00898000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 234>;
    clock-names = "se";
    interrupts = <0 833 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c23: i2c@89c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0089c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clock-names = "se";
    clocks = <&gcc 236>;
    interrupts = <0 834 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
      <&gem_noc 3 0 &config_noc 46 0>,
      <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi23: spi@89c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0089c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 236>;
    clock-names = "se";
    interrupts = <0 834 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 3 0 &clk_virt 7 0>,
                    <&gem_noc 3 0 &config_noc 46 0>,
                    <&aggre1_noc 2 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };
  };

  qup0: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x009c0000 0 0x6000>;
   clocks = <&gcc 238>,
     <&gcc 239>;
   clock-names = "m-ahb", "s-ahb";
   iommus = <&apps_smmu 0x563 0>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c0: i2c@980000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00980000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clock-names = "se";
    clocks = <&gcc 181>;
    interrupts = <0 601 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi0: spi@980000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00980000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 221>;
    clock-names = "se";
    interrupts = <0 601 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c1: i2c@984000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00984000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clock-names = "se";
    clocks = <&gcc 183>;
    interrupts = <0 602 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi1: spi@984000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00984000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 223>;
    clock-names = "se";
    interrupts = <0 602 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c2: i2c@988000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00988000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clock-names = "se";
    clocks = <&gcc 185>;
    interrupts = <0 603 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi2: spi@988000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00988000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 225>;
    clock-names = "se";
    interrupts = <0 603 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   uart2: serial@988000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00988000 0 0x4000>;
    clocks = <&gcc 185>;
    clock-names = "se";
    interrupts = <0 603 4>;
    operating-points-v2 = <&qup_opp_table_100mhz>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>;
    interconnect-names = "qup-core", "qup-config";
    status = "disabled";
   };

   i2c3: i2c@98c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0098c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clock-names = "se";
    clocks = <&gcc 187>;
    interrupts = <0 604 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi3: spi@98c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0098c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 227>;
    clock-names = "se";
    interrupts = <0 604 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c4: i2c@990000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00990000 0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 189>;
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi4: spi@990000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00990000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 229>;
    clock-names = "se";
    interrupts = <0 605 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c5: i2c@994000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00994000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clock-names = "se";
    clocks = <&gcc 192>;
    interrupts = <0 606 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi5: spi@994000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00994000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 232>;
    clock-names = "se";
    interrupts = <0 606 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c6: i2c@998000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00998000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clock-names = "se";
    clocks = <&gcc 194>;
    interrupts = <0 607 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi6: spi@998000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00998000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 234>;
    clock-names = "se";
    interrupts = <0 607 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c7: i2c@99c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0099c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clock-names = "se";
    clocks = <&gcc 196>;
    interrupts = <0 608 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi7: spi@99c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0099c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 236>;
    clock-names = "se";
    interrupts = <0 608 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 1 0 &clk_virt 5 0>,
      <&gem_noc 3 0 &config_noc 44 0>,
      <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };
  };

  qup1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x00ac0000 0 0x6000>;
   clocks = <&gcc 240>,
     <&gcc 241>;
   clock-names = "m-ahb", "s-ahb";
   iommus = <&apps_smmu 0x83 0>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 201>;
    clock-names = "se";
    interrupts = <0 353 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi8: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a80000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 201>;
    clock-names = "se";
    interrupts = <0 353 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 203>;
    clock-names = "se";
    interrupts = <0 354 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a84000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 203>;
    clock-names = "se";
    interrupts = <0 354 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 205>;
    clock-names = "se";
    interrupts = <0 355 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a88000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 205>;
    clock-names = "se";
    interrupts = <0 355 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 207>;
    clock-names = "se";
    interrupts = <0 356 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi11: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a8c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 207>;
    clock-names = "se";
    interrupts = <0 356 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 209>;
    clock-names = "se";
    interrupts = <0 357 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a90000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 209>;
    clock-names = "se";
    interrupts = <0 357 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c13: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a94000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 212>;
    clock-names = "se";
    interrupts = <0 358 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi13: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a94000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 212>;
    clock-names = "se";
    interrupts = <0 358 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c14: i2c@a98000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a98000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 214>;
    clock-names = "se";
    interrupts = <0 835 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi14: spi@a98000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a98000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 214>;
    clock-names = "se";
    interrupts = <0 835 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   i2c15: i2c@a9c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a9c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 216>;
    clock-names = "se";
    interrupts = <0 836 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };

   spi15: spi@a9c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a9c000 0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    clocks = <&gcc 216>;
    clock-names = "se";
    interrupts = <0 836 4>;
    power-domains = <&rpmhpd 0>;
    interconnects = <&clk_virt 2 0 &clk_virt 6 0>,
                    <&gem_noc 3 0 &config_noc 45 0>,
                    <&aggre1_noc 1 0 &mc_virt 1 0>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    status = "disabled";
   };
  };

  rng: rng@10d3000 {
   compatible = "qcom,prng-ee";
   reg = <0 0x010d3000 0 0x1000>;
   clocks = <&rpmhcc 24>;
   clock-names = "core";
  };

  pcie4: pcie@1c00000 {
   device_type = "pci";
   compatible = "qcom,pcie-sc8280xp";
   reg = <0x0 0x01c00000 0x0 0x3000>,
         <0x0 0x30000000 0x0 0xf1d>,
         <0x0 0x30000f20 0x0 0xa8>,
         <0x0 0x30001000 0x0 0x1000>,
         <0x0 0x30100000 0x0 0x100000>,
         <0x0 0x01c03000 0x0 0x1000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0x0 0x00000000 0x0 0x30200000 0x0 0x100000>,
     <0x02000000 0x0 0x30300000 0x0 0x30300000 0x0 0x1d00000>;
   bus-range = <0x00 0xff>;

   dma-coherent;

   linux,pci-domain = <6>;
   num-lanes = <1>;

   interrupts = <0 141 4>,
         <0 142 4>,
         <0 143 4>,
         <0 144 4>;
   interrupt-names = "msi0", "msi1", "msi2", "msi3";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 149 4>,
     <0 0 0 2 &intc 0 0 0 150 4>,
     <0 0 0 3 &intc 0 0 0 151 4>,
     <0 0 0 4 &intc 0 0 0 152 4>;

   clocks = <&gcc 150>,
     <&gcc 152>,
     <&gcc 154>,
     <&gcc 160>,
     <&gcc 161>,
     <&gcc 38>,
     <&gcc 9>,
     <&gcc 10>,
     <&gcc 36>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ddrss_sf_tbu",
          "noc_aggr_4",
          "noc_aggr_south_sf",
          "cnoc_qx";

   assigned-clocks = <&gcc 150>;
   assigned-clock-rates = <19200000>;

   interconnects = <&aggre2_noc 13 0 &mc_virt 1 0>,
     <&gem_noc 3 0 &config_noc 81 0>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   resets = <&gcc 32>;
   reset-names = "pci";

   power-domains = <&gcc 6>;

   phys = <&pcie4_phy>;
   phy-names = "pciephy";

   status = "disabled";
  };

  pcie4_phy: phy@1c06000 {
   compatible = "qcom,sc8280xp-qmp-gen3x1-pcie-phy";
   reg = <0x0 0x01c06000 0x0 0x2000>;

   clocks = <&gcc 150>,
     <&gcc 152>,
     <&gcc 153>,
     <&gcc 87>,
     <&gcc 156>,
     <&gcc 159>;
   clock-names = "aux", "cfg_ahb", "ref", "rchng",
          "pipe", "pipediv2";

   assigned-clocks = <&gcc 87>;
   assigned-clock-rates = <100000000>;

   power-domains = <&gcc 6>;

   resets = <&gcc 35>;
   reset-names = "phy";

   #clock-cells = <0>;
   clock-output-names = "pcie_4_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  pcie3b: pcie@1c08000 {
   device_type = "pci";
   compatible = "qcom,pcie-sc8280xp";
   reg = <0x0 0x01c08000 0x0 0x3000>,
         <0x0 0x32000000 0x0 0xf1d>,
         <0x0 0x32000f20 0x0 0xa8>,
         <0x0 0x32001000 0x0 0x1000>,
         <0x0 0x32100000 0x0 0x100000>,
         <0x0 0x01c0b000 0x0 0x1000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0x0 0x00000000 0x0 0x32200000 0x0 0x100000>,
     <0x02000000 0x0 0x32300000 0x0 0x32300000 0x0 0x1d00000>;
   bus-range = <0x00 0xff>;

   dma-coherent;

   linux,pci-domain = <5>;
   num-lanes = <2>;

   interrupts = <0 145 4>,
         <0 146 4>,
         <0 147 4>,
         <0 148 4>;
   interrupt-names = "msi0", "msi1", "msi2", "msi3";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 526 4>,
     <0 0 0 2 &intc 0 0 0 527 4>,
     <0 0 0 3 &intc 0 0 0 528 4>,
     <0 0 0 4 &intc 0 0 0 529 4>;

   clocks = <&gcc 139>,
     <&gcc 141>,
     <&gcc 142>,
     <&gcc 148>,
     <&gcc 149>,
     <&gcc 38>,
     <&gcc 9>,
     <&gcc 10>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ddrss_sf_tbu",
          "noc_aggr_4",
          "noc_aggr_south_sf";

   assigned-clocks = <&gcc 139>;
   assigned-clock-rates = <19200000>;

   interconnects = <&aggre2_noc 12 0 &mc_virt 1 0>,
     <&gem_noc 3 0 &config_noc 80 0>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   resets = <&gcc 27>;
   reset-names = "pci";

   power-domains = <&gcc 5>;

   phys = <&pcie3b_phy>;
   phy-names = "pciephy";

   status = "disabled";
  };

  pcie3b_phy: phy@1c0e000 {
   compatible = "qcom,sc8280xp-qmp-gen3x2-pcie-phy";
   reg = <0x0 0x01c0e000 0x0 0x2000>;

   clocks = <&gcc 139>,
     <&gcc 141>,
     <&gcc 127>,
     <&gcc 86>,
     <&gcc 144>,
     <&gcc 147>;
   clock-names = "aux", "cfg_ahb", "ref", "rchng",
          "pipe", "pipediv2";

   assigned-clocks = <&gcc 86>;
   assigned-clock-rates = <100000000>;

   power-domains = <&gcc 5>;

   resets = <&gcc 30>;
   reset-names = "phy";

   #clock-cells = <0>;
   clock-output-names = "pcie_3b_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  pcie3a: pcie@1c10000 {
   device_type = "pci";
   compatible = "qcom,pcie-sc8280xp";
   reg = <0x0 0x01c10000 0x0 0x3000>,
         <0x0 0x34000000 0x0 0xf1d>,
         <0x0 0x34000f20 0x0 0xa8>,
         <0x0 0x34001000 0x0 0x1000>,
         <0x0 0x34100000 0x0 0x100000>,
         <0x0 0x01c13000 0x0 0x1000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0x0 0x00000000 0x0 0x34200000 0x0 0x100000>,
     <0x02000000 0x0 0x34300000 0x0 0x34300000 0x0 0x1d00000>;
   bus-range = <0x00 0xff>;

   dma-coherent;

   linux,pci-domain = <4>;
   num-lanes = <4>;

   interrupts = <0 312 4>,
         <0 313 4>,
         <0 314 4>,
         <0 374 4>;
   interrupt-names = "msi0", "msi1", "msi2", "msi3";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 499 4>,
     <0 0 0 2 &intc 0 0 0 542 4>,
     <0 0 0 3 &intc 0 0 0 543 4>,
     <0 0 0 4 &intc 0 0 0 544 4>;

   clocks = <&gcc 128>,
     <&gcc 130>,
     <&gcc 131>,
     <&gcc 137>,
     <&gcc 138>,
     <&gcc 38>,
     <&gcc 9>,
     <&gcc 10>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ddrss_sf_tbu",
          "noc_aggr_4",
          "noc_aggr_south_sf";

   assigned-clocks = <&gcc 128>;
   assigned-clock-rates = <19200000>;

   interconnects = <&aggre2_noc 11 0 &mc_virt 1 0>,
     <&gem_noc 3 0 &config_noc 79 0>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   resets = <&gcc 22>;
   reset-names = "pci";

   power-domains = <&gcc 4>;

   phys = <&pcie3a_phy>;
   phy-names = "pciephy";

   status = "disabled";
  };

  pcie3a_phy: phy@1c14000 {
   compatible = "qcom,sc8280xp-qmp-gen3x4-pcie-phy";
   reg = <0x0 0x01c14000 0x0 0x2000>,
         <0x0 0x01c16000 0x0 0x2000>;

   clocks = <&gcc 128>,
     <&gcc 130>,
     <&gcc 127>,
     <&gcc 85>,
     <&gcc 133>,
     <&gcc 136>;
   clock-names = "aux", "cfg_ahb", "ref", "rchng",
          "pipe", "pipediv2";

   assigned-clocks = <&gcc 85>;
   assigned-clock-rates = <100000000>;

   power-domains = <&gcc 4>;

   resets = <&gcc 25>;
   reset-names = "phy";

   qcom,4ln-config-sel = <&tcsr 0xa044 1>;

   #clock-cells = <0>;
   clock-output-names = "pcie_3a_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  pcie2b: pcie@1c18000 {
   device_type = "pci";
   compatible = "qcom,pcie-sc8280xp";
   reg = <0x0 0x01c18000 0x0 0x3000>,
         <0x0 0x38000000 0x0 0xf1d>,
         <0x0 0x38000f20 0x0 0xa8>,
         <0x0 0x38001000 0x0 0x1000>,
         <0x0 0x38100000 0x0 0x100000>,
         <0x0 0x01c1b000 0x0 0x1000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0x0 0x00000000 0x0 0x38200000 0x0 0x100000>,
     <0x02000000 0x0 0x38300000 0x0 0x38300000 0x0 0x1d00000>;
   bus-range = <0x00 0xff>;

   dma-coherent;

   linux,pci-domain = <3>;
   num-lanes = <2>;

   interrupts = <0 306 4>,
         <0 307 4>,
         <0 308 4>,
         <0 309 4>;
   interrupt-names = "msi0", "msi1", "msi2", "msi3";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 375 4>,
     <0 0 0 2 &intc 0 0 0 434 4>,
     <0 0 0 3 &intc 0 0 0 435 4>,
     <0 0 0 4 &intc 0 0 0 438 4>;

   clocks = <&gcc 116>,
     <&gcc 118>,
     <&gcc 119>,
     <&gcc 125>,
     <&gcc 126>,
     <&gcc 38>,
     <&gcc 9>,
     <&gcc 10>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ddrss_sf_tbu",
          "noc_aggr_4",
          "noc_aggr_south_sf";

   assigned-clocks = <&gcc 116>;
   assigned-clock-rates = <19200000>;

   interconnects = <&aggre2_noc 10 0 &mc_virt 1 0>,
     <&gem_noc 3 0 &config_noc 78 0>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   resets = <&gcc 17>;
   reset-names = "pci";

   power-domains = <&gcc 3>;

   phys = <&pcie2b_phy>;
   phy-names = "pciephy";

   status = "disabled";
  };

  pcie2b_phy: phy@1c1e000 {
   compatible = "qcom,sc8280xp-qmp-gen3x2-pcie-phy";
   reg = <0x0 0x01c1e000 0x0 0x2000>;

   clocks = <&gcc 116>,
     <&gcc 118>,
     <&gcc 104>,
     <&gcc 84>,
     <&gcc 121>,
     <&gcc 124>;
   clock-names = "aux", "cfg_ahb", "ref", "rchng",
          "pipe", "pipediv2";

   assigned-clocks = <&gcc 84>;
   assigned-clock-rates = <100000000>;

   power-domains = <&gcc 3>;

   resets = <&gcc 20>;
   reset-names = "phy";

   #clock-cells = <0>;
   clock-output-names = "pcie_2b_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  pcie2a: pcie@1c20000 {
   device_type = "pci";
   compatible = "qcom,pcie-sc8280xp";
   reg = <0x0 0x01c20000 0x0 0x3000>,
         <0x0 0x3c000000 0x0 0xf1d>,
         <0x0 0x3c000f20 0x0 0xa8>,
         <0x0 0x3c001000 0x0 0x1000>,
         <0x0 0x3c100000 0x0 0x100000>,
         <0x0 0x01c23000 0x0 0x1000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0x0 0x00000000 0x0 0x3c200000 0x0 0x100000>,
     <0x02000000 0x0 0x3c300000 0x0 0x3c300000 0x0 0x1d00000>;
   bus-range = <0x00 0xff>;

   dma-coherent;

   linux,pci-domain = <2>;
   num-lanes = <4>;

   interrupts = <0 86 4>,
         <0 523 4>,
         <0 524 4>,
         <0 525 4>;
   interrupt-names = "msi0", "msi1", "msi2", "msi3";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 530 4>,
     <0 0 0 2 &intc 0 0 0 531 4>,
     <0 0 0 3 &intc 0 0 0 532 4>,
     <0 0 0 4 &intc 0 0 0 533 4>;

   clocks = <&gcc 105>,
     <&gcc 107>,
     <&gcc 108>,
     <&gcc 114>,
     <&gcc 115>,
     <&gcc 38>,
     <&gcc 9>,
     <&gcc 10>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ddrss_sf_tbu",
          "noc_aggr_4",
          "noc_aggr_south_sf";

   assigned-clocks = <&gcc 105>;
   assigned-clock-rates = <19200000>;

   interconnects = <&aggre2_noc 9 0 &mc_virt 1 0>,
     <&gem_noc 3 0 &config_noc 77 0>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   resets = <&gcc 12>;
   reset-names = "pci";

   power-domains = <&gcc 2>;

   phys = <&pcie2a_phy>;
   phy-names = "pciephy";

   status = "disabled";
  };

  pcie2a_phy: phy@1c24000 {
   compatible = "qcom,sc8280xp-qmp-gen3x4-pcie-phy";
   reg = <0x0 0x01c24000 0x0 0x2000>,
         <0x0 0x01c26000 0x0 0x2000>;

   clocks = <&gcc 105>,
     <&gcc 107>,
     <&gcc 104>,
     <&gcc 83>,
     <&gcc 110>,
     <&gcc 113>;
   clock-names = "aux", "cfg_ahb", "ref", "rchng",
          "pipe", "pipediv2";

   assigned-clocks = <&gcc 83>;
   assigned-clock-rates = <100000000>;

   power-domains = <&gcc 2>;

   resets = <&gcc 15>;
   reset-names = "phy";

   qcom,4ln-config-sel = <&tcsr 0xa044 0>;

   #clock-cells = <0>;
   clock-output-names = "pcie_2a_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  ufs_mem_hc: ufs@1d84000 {
   compatible = "qcom,sc8280xp-ufshc", "qcom,ufshc",
         "jedec,ufs-2.0";
   reg = <0 0x01d84000 0 0x3000>;
   interrupts = <0 265 4>;
   phys = <&ufs_mem_phy>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   #reset-cells = <1>;
   resets = <&gcc 49>;
   reset-names = "rst";

   power-domains = <&gcc 8>;
   required-opps = <&rpmhpd_opp_nom>;

   iommus = <&apps_smmu 0xe0 0x0>;
   dma-coherent;

   clocks = <&gcc 269>,
     <&gcc 12>,
     <&gcc 268>,
     <&gcc 281>,
     <&gcc 283>,
     <&gcc 279>,
     <&gcc 275>,
     <&gcc 277>;
   clock-names = "core_clk",
          "bus_aggr_clk",
          "iface_clk",
          "core_clk_unipro",
          "ref_clk",
          "tx_lane0_sync_clk",
          "rx_lane0_sync_clk",
          "rx_lane1_sync_clk";
   freq-table-hz = <75000000 300000000>,
     <0 0>,
     <0 0>,
     <75000000 300000000>,
     <0 0>,
     <0 0>,
     <0 0>,
     <0 0>;
   status = "disabled";
  };

  ufs_mem_phy: phy@1d87000 {
   compatible = "qcom,sc8280xp-qmp-ufs-phy";
   reg = <0 0x01d87000 0 0x1000>;

   clocks = <&gcc 255>,
     <&gcc 273>;
   clock-names = "ref", "ref_aux";

   power-domains = <&gcc 8>;

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";

   #phy-cells = <0>;

   status = "disabled";
  };

  ufs_card_hc: ufs@1da4000 {
   compatible = "qcom,sc8280xp-ufshc", "qcom,ufshc",
         "jedec,ufs-2.0";
   reg = <0 0x01da4000 0 0x3000>;
   interrupts = <0 125 4>;
   phys = <&ufs_card_phy>;
   phy-names = "ufsphy";
   lanes-per-direction = <2>;
   #reset-cells = <1>;
   resets = <&gcc 48>;
   reset-names = "rst";

   power-domains = <&gcc 7>;

   iommus = <&apps_smmu 0x4a0 0x0>;
   dma-coherent;

   clocks = <&gcc 253>,
     <&gcc 11>,
     <&gcc 252>,
     <&gcc 266>,
     <&gcc 283>,
     <&gcc 264>,
     <&gcc 260>,
     <&gcc 262>;
   clock-names = "core_clk",
          "bus_aggr_clk",
          "iface_clk",
          "core_clk_unipro",
          "ref_clk",
          "tx_lane0_sync_clk",
          "rx_lane0_sync_clk",
          "rx_lane1_sync_clk";
   freq-table-hz = <75000000 300000000>,
     <0 0>,
     <0 0>,
     <75000000 300000000>,
     <0 0>,
     <0 0>,
     <0 0>,
     <0 0>;
   status = "disabled";
  };

  ufs_card_phy: phy@1da7000 {
   compatible = "qcom,sc8280xp-qmp-ufs-phy";
   reg = <0 0x01da7000 0 0x1000>;

   clocks = <&gcc 251>,
     <&gcc 258>;
   clock-names = "ref", "ref_aux";

   power-domains = <&gcc 7>;

   resets = <&ufs_card_hc 0>;
   reset-names = "ufsphy";

   #phy-cells = <0>;

   status = "disabled";
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1fc0000 {
   compatible = "qcom,sc8280xp-tcsr", "syscon";
   reg = <0x0 0x01fc0000 0x0 0x30000>;
  };

  usb_0_hsphy: phy@88e5000 {
   compatible = "qcom,sc8280xp-usb-hs-phy",
         "qcom,usb-snps-hs-5nm-phy";
   reg = <0 0x088e5000 0 0x400>;
   clocks = <&rpmhcc 0>;
   clock-names = "ref";
   resets = <&gcc 44>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_2_hsphy0: phy@88e7000 {
   compatible = "qcom,sc8280xp-usb-hs-phy",
         "qcom,usb-snps-hs-5nm-phy";
   reg = <0 0x088e7000 0 0x400>;
   clocks = <&gcc 284>;
   clock-names = "ref";
   resets = <&gcc 40>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_2_hsphy1: phy@88e8000 {
   compatible = "qcom,sc8280xp-usb-hs-phy",
         "qcom,usb-snps-hs-5nm-phy";
   reg = <0 0x088e8000 0 0x400>;
   clocks = <&gcc 285>;
   clock-names = "ref";
   resets = <&gcc 41>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_2_hsphy2: phy@88e9000 {
   compatible = "qcom,sc8280xp-usb-hs-phy",
         "qcom,usb-snps-hs-5nm-phy";
   reg = <0 0x088e9000 0 0x400>;
   clocks = <&gcc 286>;
   clock-names = "ref";
   resets = <&gcc 42>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_2_hsphy3: phy@88ea000 {
   compatible = "qcom,sc8280xp-usb-hs-phy",
         "qcom,usb-snps-hs-5nm-phy";
   reg = <0 0x088ea000 0 0x400>;
   clocks = <&gcc 287>;
   clock-names = "ref";
   resets = <&gcc 43>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_2_qmpphy0: phy@88ef000 {
   compatible = "qcom,sc8280xp-qmp-usb3-uni-phy";
   reg = <0 0x088ef000 0 0x2000>;

   clocks = <&gcc 310>,
     <&gcc 308>,
     <&gcc 312>,
     <&gcc 313>;
   clock-names = "aux", "ref", "com_aux", "pipe";

   resets = <&gcc 59>,
     <&gcc 63>;
   reset-names = "phy", "phy_phy";

   power-domains = <&gcc 9>;

   #clock-cells = <0>;
   clock-output-names = "usb2_phy0_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_2_qmpphy1: phy@88f1000 {
   compatible = "qcom,sc8280xp-qmp-usb3-uni-phy";
   reg = <0 0x088f1000 0 0x2000>;

   clocks = <&gcc 310>,
     <&gcc 309>,
     <&gcc 312>,
     <&gcc 315>;
   clock-names = "aux", "ref", "com_aux", "pipe";

   resets = <&gcc 60>,
     <&gcc 64>;
   reset-names = "phy", "phy_phy";

   power-domains = <&gcc 9>;

   #clock-cells = <0>;
   clock-output-names = "usb2_phy1_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  remoteproc_adsp: remoteproc@3000000 {
   compatible = "qcom,sc8280xp-adsp-pas";
   reg = <0 0x03000000 0 0x100>;

   interrupts-extended = <&intc 0 162 4>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>,
           <&smp2p_adsp_in 7 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack", "shutdown-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 5>,
     <&rpmhpd 6>;
   power-domain-names = "lcx", "lmx";

   memory-region = <&pil_adsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   remoteproc_adsp_glink: glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;
    mboxes = <&ipcc 3
      0>;

    label = "lpass";
    qcom,remote-pid = <2>;

    gpr {
     compatible = "qcom,gpr";
     qcom,glink-channels = "adsp_apps";
     qcom,domain = <2>;
     qcom,intents = <512 20>;
     #address-cells = <1>;
     #size-cells = <0>;

     q6apm: service@1 {
      compatible = "qcom,q6apm";
      reg = <1>;
      #sound-dai-cells = <0>;
      qcom,protection-domain = "avs/audio",
          "msm/adsp/audio_pd";
      q6apmdai: dais {
       compatible = "qcom,q6apm-dais";
       iommus = <&apps_smmu 0x0c01 0x0>;
      };

      q6apmbedai: bedais {
       compatible = "qcom,q6apm-lpass-dais";
       #sound-dai-cells = <1>;
      };
     };

     q6prm: service@2 {
      compatible = "qcom,q6prm";
      reg = <2>;
      qcom,protection-domain = "avs/audio",
          "msm/adsp/audio_pd";
      q6prmcc: clock-controller {
       compatible = "qcom,q6prm-lpass-clocks";
       #clock-cells = <2>;
      };
     };
    };
   };
  };

  rxmacro: rxmacro@3200000 {
   compatible = "qcom,sc8280xp-lpass-rx-macro";
   reg = <0 0x03200000 0 0x1000>;
   clocks = <&q6prmcc 64 0x1>,
     <&q6prmcc 65 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&vamacro>;
   clock-names = "mclk", "npl", "macro", "dcodec", "fsgen";
   assigned-clocks = <&q6prmcc 64 0x1>,
       <&q6prmcc 65 0x1>;
   assigned-clock-rates = <19200000>, <19200000>;

   clock-output-names = "mclk";
   #clock-cells = <0>;
   #sound-dai-cells = <1>;

   pinctrl-names = "default";
   pinctrl-0 = <&rx_swr_default>;

   status = "disabled";
  };

  swr1: soundwire-controller@3210000 {
   compatible = "qcom,soundwire-v1.6.0";
   reg = <0 0x03210000 0 0x2000>;
   interrupts = <0 155 4>;
   clocks = <&rxmacro>;
   clock-names = "iface";
   label = "RX";

   qcom,din-ports = <0>;
   qcom,dout-ports = <5>;

   qcom,ports-sinterval-low = /bits/ 8 <0x03 0x1f 0x1f 0x07 0x00>;
   qcom,ports-offset1 = /bits/ 8 <0x00 0x00 0x0B 0x01 0x00>;
   qcom,ports-offset2 = /bits/ 8 <0x00 0x00 0x0B 0x00 0x00>;
   qcom,ports-hstart = /bits/ 8 <0xff 0x03 0x00 0xff 0xff>;
   qcom,ports-hstop = /bits/ 8 <0xff 0x06 0x0f 0xff 0xff>;
   qcom,ports-word-length = /bits/ 8 <0x01 0x07 0x04 0xff 0xff>;
   qcom,ports-block-pack-mode = /bits/ 8 <0xff 0xff 0x01 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0x01 0x00 0x00 0x00 0x00>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0xff 0xff>;

   #sound-dai-cells = <1>;
   #address-cells = <2>;
   #size-cells = <0>;

   status = "disabled";
  };

  txmacro: txmacro@3220000 {
   compatible = "qcom,sc8280xp-lpass-tx-macro";
   reg = <0 0x03220000 0 0x1000>;
   pinctrl-names = "default";
   pinctrl-0 = <&tx_swr_default>;
   clocks = <&q6prmcc 57 0x1>,
     <&q6prmcc 58 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&vamacro>;

   clock-names = "mclk", "npl", "macro", "dcodec", "fsgen";
   assigned-clocks = <&q6prmcc 57 0x1>,
       <&q6prmcc 58 0x1>;
   assigned-clock-rates = <19200000>, <19200000>;
   clock-output-names = "mclk";

   #clock-cells = <0>;
   #sound-dai-cells = <1>;

   status = "disabled";
  };

  wsamacro: codec@3240000 {
   compatible = "qcom,sc8280xp-lpass-wsa-macro";
   reg = <0 0x03240000 0 0x1000>;
   clocks = <&q6prmcc 66 0x1>,
     <&q6prmcc 67 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&vamacro>;
   clock-names = "mclk", "npl", "macro", "dcodec", "fsgen";
   assigned-clocks = <&q6prmcc 66 0x1>,
       <&q6prmcc 67 0x1>;
   assigned-clock-rates = <19200000>, <19200000>;

   #clock-cells = <0>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;

   pinctrl-names = "default";
   pinctrl-0 = <&wsa_swr_default>;

   status = "disabled";
  };

  swr0: soundwire-controller@3250000 {
   reg = <0 0x03250000 0 0x2000>;
   compatible = "qcom,soundwire-v1.6.0";
   interrupts = <0 170 4>;
   clocks = <&wsamacro>;
   clock-names = "iface";
   label = "WSA";

   qcom,din-ports = <2>;
   qcom,dout-ports = <6>;

   qcom,ports-sinterval-low = /bits/ 8 <0x07 0x1f 0x3f 0x07 0x1f 0x3f 0x0f 0x0f>;
   qcom,ports-offset1 = /bits/ 8 <0x01 0x02 0x0c 0x06 0x12 0x0d 0x07 0x0a>;
   qcom,ports-offset2 = /bits/ 8 <0xff 0x00 0x1f 0xff 0x00 0x1f 0x00 0x00>;
   qcom,ports-hstart = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-hstop = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-word-length = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-block-pack-mode = /bits/ 8 <0xff 0xff 0x01 0xff 0xff 0x01 0xff 0xff>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;

   #sound-dai-cells = <1>;
   #address-cells = <2>;
   #size-cells = <0>;

   status = "disabled";
  };

  swr2: soundwire-controller@3330000 {
   compatible = "qcom,soundwire-v1.6.0";
   reg = <0 0x03330000 0 0x2000>;
   interrupts = <0 959 4>,
         <0 520 4>;
   interrupt-names = "core", "wakeup";

   clocks = <&txmacro>;
   clock-names = "iface";
   label = "TX";
   #sound-dai-cells = <1>;
   #address-cells = <2>;
   #size-cells = <0>;

   qcom,din-ports = <4>;
   qcom,dout-ports = <0>;
   qcom,ports-sinterval-low = /bits/ 8 <0x01 0x01 0x03 0x03>;
   qcom,ports-offset1 = /bits/ 8 <0x01 0x00 0x02 0x00>;
   qcom,ports-offset2 = /bits/ 8 <0x00 0x00 0x00 0x00>;
   qcom,ports-block-pack-mode = /bits/ 8 <0xff 0xff 0xff 0xff>;
   qcom,ports-hstart = /bits/ 8 <0xff 0xff 0xff 0xff>;
   qcom,ports-hstop = /bits/ 8 <0xff 0xff 0xff 0xff>;
   qcom,ports-word-length = /bits/ 8 <0xff 0xff 0xff 0xff>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0x00 0x01 0x00 0x01>;

   status = "disabled";
  };

  vamacro: codec@3370000 {
   compatible = "qcom,sc8280xp-lpass-va-macro";
   reg = <0 0x03370000 0 0x1000>;
   clocks = <&q6prmcc 57 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&q6prmcc 58 0x1>;
   clock-names = "mclk", "macro", "dcodec", "npl";
   assigned-clocks = <&q6prmcc 57 0x1>;
   assigned-clock-rates = <19200000>;

   #clock-cells = <0>;
   clock-output-names = "fsgen";
   #sound-dai-cells = <1>;

   status = "disabled";
  };

  lpass_tlmm: pinctrl@33c0000 {
   compatible = "qcom,sc8280xp-lpass-lpi-pinctrl";
   reg = <0 0x33c0000 0x0 0x20000>,
         <0 0x3550000 0x0 0x10000>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&lpass_tlmm 0 0 19>;

   clocks = <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>;
   clock-names = "core", "audio";

   status = "disabled";

   tx_swr_default: tx-swr-default-state {
    clk-pins {
     pins = "gpio0";
     function = "swr_tx_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio1", "gpio2";
     function = "swr_tx_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   rx_swr_default: rx-swr-default-state {
    clk-pins {
     pins = "gpio3";
     function = "swr_rx_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio4", "gpio5";
     function = "swr_rx_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   dmic01_default: dmic01-default-state {
    clk-pins {
     pins = "gpio6";
     function = "dmic1_clk";
     drive-strength = <8>;
     output-high;
    };

    data-pins {
     pins = "gpio7";
     function = "dmic1_data";
     drive-strength = <8>;
     input-enable;
    };
   };

   dmic01_sleep: dmic01-sleep-state {
    clk-pins {
     pins = "gpio6";
     function = "dmic1_clk";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };

    data-pins {
     pins = "gpio7";
     function = "dmic1_data";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   dmic02_default: dmic02-default-state {
    clk-pins {
     pins = "gpio8";
     function = "dmic2_clk";
     drive-strength = <8>;
     output-high;
    };

    data-pins {
     pins = "gpio9";
     function = "dmic2_data";
     drive-strength = <8>;
     input-enable;
    };
   };

   dmic02_sleep: dmic02-sleep-state {
    clk-pins {
     pins = "gpio8";
     function = "dmic2_clk";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };

    data-pins {
     pins = "gpio9";
     function = "dmic2_data";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   wsa_swr_default: wsa-swr-default-state {
    clk-pins {
     pins = "gpio10";
     function = "wsa_swr_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio11";
     function = "wsa_swr_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   wsa2_swr_default: wsa2-swr-default-state {
    clk-pins {
     pins = "gpio15";
     function = "wsa2_swr_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio16";
     function = "wsa2_swr_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };
  };

  usb_0_qmpphy: phy@88eb000 {
   compatible = "qcom,sc8280xp-qmp-usb43dp-phy";
   reg = <0 0x088eb000 0 0x4000>;

   clocks = <&gcc 317>,
     <&gcc 352>,
     <&gcc 319>,
     <&gcc 320>;
   clock-names = "aux", "ref", "com_aux", "usb3_pipe";

   power-domains = <&gcc 10>;

   resets = <&gcc 57>,
     <&gcc 70>;
   reset-names = "phy", "common";

   #clock-cells = <1>;
   #phy-cells = <1>;

   status = "disabled";
  };

  usb_1_hsphy: phy@8902000 {
   compatible = "qcom,sc8280xp-usb-hs-phy",
         "qcom,usb-snps-hs-5nm-phy";
   reg = <0 0x08902000 0 0x400>;
   #phy-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-names = "ref";

   resets = <&gcc 45>;

   status = "disabled";
  };

  usb_1_qmpphy: phy@8903000 {
   compatible = "qcom,sc8280xp-qmp-usb43dp-phy";
   reg = <0 0x08903000 0 0x4000>;

   clocks = <&gcc 322>,
     <&gcc 350>,
     <&gcc 324>,
     <&gcc 325>;
   clock-names = "aux", "ref", "com_aux", "usb3_pipe";

   power-domains = <&gcc 11>;

   resets = <&gcc 58>,
     <&gcc 66>;
   reset-names = "phy", "common";

   #clock-cells = <1>;
   #phy-cells = <1>;

   status = "disabled";
  };

  mdss1_dp0_phy: phy@8909a00 {
   compatible = "qcom,sc8280xp-dp-phy";
   reg = <0 0x08909a00 0 0x19c>,
         <0 0x08909200 0 0xec>,
         <0 0x08909600 0 0xec>,
         <0 0x08909000 0 0x1c8>;

   clocks = <&dispcc1 15>,
     <&dispcc1 5>;
   clock-names = "aux", "cfg_ahb";
   power-domains = <&rpmhpd 10>;

   #clock-cells = <1>;
   #phy-cells = <0>;

   status = "disabled";
  };

  mdss1_dp1_phy: phy@890ca00 {
   compatible = "qcom,sc8280xp-dp-phy";
   reg = <0 0x0890ca00 0 0x19c>,
         <0 0x0890c200 0 0xec>,
         <0 0x0890c600 0 0xec>,
         <0 0x0890c000 0 0x1c8>;

   clocks = <&dispcc1 26>,
     <&dispcc1 5>;
   clock-names = "aux", "cfg_ahb";
   power-domains = <&rpmhpd 10>;

   #clock-cells = <1>;
   #phy-cells = <0>;

   status = "disabled";
  };

  pmu@9091000 {
   compatible = "qcom,sc8280xp-llcc-bwmon", "qcom,sc7280-llcc-bwmon";
   reg = <0 0x09091000 0 0x1000>;

   interrupts = <0 81 4>;

   interconnects = <&mc_virt 0 3 &mc_virt 1 3>;

   operating-points-v2 = <&llcc_bwmon_opp_table>;

   llcc_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <762000>;
    };
    opp-1 {
     opp-peak-kBps = <1720000>;
    };
    opp-2 {
     opp-peak-kBps = <2086000>;
    };
    opp-3 {
     opp-peak-kBps = <2597000>;
    };
    opp-4 {
     opp-peak-kBps = <2929000>;
    };
    opp-5 {
     opp-peak-kBps = <3879000>;
    };
    opp-6 {
     opp-peak-kBps = <5161000>;
    };
    opp-7 {
     opp-peak-kBps = <5931000>;
    };
    opp-8 {
     opp-peak-kBps = <6515000>;
    };
    opp-9 {
     opp-peak-kBps = <7980000>;
    };
    opp-10 {
     opp-peak-kBps = <8136000>;
    };
    opp-11 {
     opp-peak-kBps = <10437000>;
    };
    opp-12 {
     opp-peak-kBps = <12191000>;
    };
   };
  };

  pmu@90b6400 {
   compatible = "qcom,sc8280xp-cpu-bwmon", "qcom,sdm845-bwmon";
   reg = <0 0x090b6400 0 0x600>;

   interrupts = <0 581 4>;

   interconnects = <&gem_noc 3 3 &gem_noc 14 3>;
   operating-points-v2 = <&cpu_bwmon_opp_table>;

   cpu_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <2288000>;
    };
    opp-1 {
     opp-peak-kBps = <4577000>;
    };
    opp-2 {
     opp-peak-kBps = <7110000>;
    };
    opp-3 {
     opp-peak-kBps = <9155000>;
    };
    opp-4 {
     opp-peak-kBps = <12298000>;
    };
    opp-5 {
     opp-peak-kBps = <14236000>;
    };
    opp-6 {
     opp-peak-kBps = <15258001>;
    };
   };
  };

  system-cache-controller@9200000 {
   compatible = "qcom,sc8280xp-llcc";
   reg = <0 0x09200000 0 0x58000>, <0 0x09280000 0 0x58000>,
         <0 0x09300000 0 0x58000>, <0 0x09380000 0 0x58000>,
         <0 0x09400000 0 0x58000>, <0 0x09480000 0 0x58000>,
         <0 0x09500000 0 0x58000>, <0 0x09580000 0 0x58000>,
         <0 0x09600000 0 0x58000>;
   reg-names = "llcc0_base", "llcc1_base", "llcc2_base",
        "llcc3_base", "llcc4_base", "llcc5_base",
        "llcc6_base", "llcc7_base", "llcc_broadcast_base";
   interrupts = <0 582 4>;
  };

  usb_0: usb@a6f8800 {
   compatible = "qcom,sc8280xp-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 32>,
     <&gcc 294>,
     <&gcc 14>,
     <&gcc 299>,
     <&gcc 296>,
     <&gcc 18>,
     <&gcc 19>,
     <&gcc 20>,
     <&gcc 250>;
   clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi",
          "noc_aggr", "noc_aggr_north", "noc_aggr_south", "noc_sys";

   assigned-clocks = <&gcc 296>,
       <&gcc 294>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 804 4>,
           <&pdc 14 (2 | 1)>,
           <&pdc 15 (2 | 1)>,
           <&pdc 138 4>;
   interrupt-names = "pwr_event",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   power-domains = <&gcc 10>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 53>;

   interconnects = <&aggre1_noc 8 0 &mc_virt 1 0>,
     <&gem_noc 3 0 &config_noc 57 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   wakeup-source;

   status = "disabled";

   usb_0_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xcd00>;
    interrupts = <0 803 4>;
    iommus = <&apps_smmu 0x820 0x0>;
    phys = <&usb_0_hsphy>, <&usb_0_qmpphy 0>;
    phy-names = "usb2-phy", "usb3-phy";

    port {
     usb_0_role_switch: endpoint {
     };
    };
   };
  };

  usb_1: usb@a8f8800 {
   compatible = "qcom,sc8280xp-dwc3", "qcom,dwc3";
   reg = <0 0x0a8f8800 0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 33>,
     <&gcc 300>,
     <&gcc 15>,
     <&gcc 305>,
     <&gcc 302>,
     <&gcc 18>,
     <&gcc 19>,
     <&gcc 20>,
     <&gcc 250>;
   clock-names = "cfg_noc", "core", "iface", "sleep", "mock_utmi",
          "noc_aggr", "noc_aggr_north", "noc_aggr_south", "noc_sys";

   assigned-clocks = <&gcc 302>,
       <&gcc 300>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 811 4>,
           <&pdc 12 (2 | 1)>,
           <&pdc 13 (2 | 1)>,
           <&pdc 136 4>;
   interrupt-names = "pwr_event",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   power-domains = <&gcc 11>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 54>;

   interconnects = <&aggre1_noc 9 0 &mc_virt 1 0>,
     <&gem_noc 3 0 &config_noc 58 0>;
   interconnect-names = "usb-ddr", "apps-usb";

   wakeup-source;

   status = "disabled";

   usb_1_dwc3: usb@a800000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a800000 0 0xcd00>;
    interrupts = <0 810 4>;
    iommus = <&apps_smmu 0x860 0x0>;
    phys = <&usb_1_hsphy>, <&usb_1_qmpphy 0>;
    phy-names = "usb2-phy", "usb3-phy";

    port {
     usb_1_role_switch: endpoint {
     };
    };
   };
  };

  mdss0: display-subsystem@ae00000 {
   compatible = "qcom,sc8280xp-mdss";
   reg = <0 0x0ae00000 0 0x1000>;
   reg-names = "mdss";

   clocks = <&gcc 45>,
     <&dispcc0 5>,
     <&dispcc0 60>;
   clock-names = "iface",
          "ahb",
          "core";
   interrupts = <0 83 4>;
   interconnects = <&mmss_noc 1 0 &mc_virt 1 0>,
     <&mmss_noc 2 0 &mc_virt 1 0>;
   interconnect-names = "mdp0-mem", "mdp1-mem";
   iommus = <&apps_smmu 0x1000 0x402>;
   power-domains = <&dispcc0 0>;
   resets = <&dispcc0 0>;

   interrupt-controller;
   #interrupt-cells = <1>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   mdss0_mdp: display-controller@ae01000 {
    compatible = "qcom,sc8280xp-dpu";
    reg = <0 0x0ae01000 0 0x8f000>,
          <0 0x0aeb0000 0 0x2008>;
    reg-names = "mdp", "vbif";

    clocks = <&gcc 46>,
      <&gcc 47>,
      <&dispcc0 5>,
      <&dispcc0 63>,
      <&dispcc0 60>,
      <&dispcc0 75>;
    clock-names = "bus",
           "nrt_bus",
           "iface",
           "lut",
           "core",
           "vsync";
    interrupt-parent = <&mdss0>;
    interrupts = <0>;
    power-domains = <&rpmhpd 7>;

    assigned-clocks = <&dispcc0 75>;
    assigned-clock-rates = <19200000>;
    operating-points-v2 = <&mdss0_mdp_opp_table>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss0_intf0_out: endpoint {
       remote-endpoint = <&mdss0_dp0_in>;
      };
     };

     port@4 {
      reg = <4>;
      mdss0_intf4_out: endpoint {
       remote-endpoint = <&mdss0_dp1_in>;
      };
     };

     port@5 {
      reg = <5>;
      mdss0_intf5_out: endpoint {
       remote-endpoint = <&mdss0_dp3_in>;
      };
     };

     port@6 {
      reg = <6>;
      mdss0_intf6_out: endpoint {
       remote-endpoint = <&mdss0_dp2_in>;
      };
     };
    };

    mdss0_mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-200000000 {
      opp-hz = /bits/ 64 <200000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-375000000 {
      opp-hz = /bits/ 64 <375000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-500000000 {
      opp-hz = /bits/ 64 <500000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
     opp-600000000 {
      opp-hz = /bits/ 64 <600000000>;
      required-opps = <&rpmhpd_opp_turbo_l1>;
     };
    };
   };

   mdss0_dp0: displayport-controller@ae90000 {
    compatible = "qcom,sc8280xp-dp";
    reg = <0 0xae90000 0 0x200>,
          <0 0xae90200 0 0x200>,
          <0 0xae90400 0 0x600>,
          <0 0xae91000 0 0x400>,
          <0 0xae91400 0 0x400>;
    interrupt-parent = <&mdss0>;
    interrupts = <12>;
    clocks = <&dispcc0 5>,
      <&dispcc0 15>,
      <&dispcc0 17>,
      <&dispcc0 20>,
      <&dispcc0 21>;
    clock-names = "core_iface", "core_aux",
           "ctrl_link",
           "ctrl_link_iface",
           "stream_pixel";

    assigned-clocks = <&dispcc0 18>,
        <&dispcc0 22>;
    assigned-clock-parents = <&usb_0_qmpphy 1>,
        <&usb_0_qmpphy 2>;

    phys = <&usb_0_qmpphy 1>;
    phy-names = "dp";

    #sound-dai-cells = <0>;

    operating-points-v2 = <&mdss0_dp0_opp_table>;
    power-domains = <&rpmhpd 7>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdss0_dp0_in: endpoint {
       remote-endpoint = <&mdss0_intf0_out>;
      };
     };

     port@1 {
      reg = <1>;

      mdss0_dp0_out: endpoint {
      };
     };
    };

    mdss0_dp0_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss0_dp1: displayport-controller@ae98000 {
    compatible = "qcom,sc8280xp-dp";
    reg = <0 0xae98000 0 0x200>,
          <0 0xae98200 0 0x200>,
          <0 0xae98400 0 0x600>,
          <0 0xae99000 0 0x400>,
          <0 0xae99400 0 0x400>;
    interrupt-parent = <&mdss0>;
    interrupts = <13>;
    clocks = <&dispcc0 5>,
      <&dispcc0 26>,
      <&dispcc0 28>,
      <&dispcc0 31>,
      <&dispcc0 32>;
    clock-names = "core_iface", "core_aux",
           "ctrl_link",
           "ctrl_link_iface", "stream_pixel";

    assigned-clocks = <&dispcc0 29>,
        <&dispcc0 33>;
    assigned-clock-parents = <&usb_1_qmpphy 1>,
        <&usb_1_qmpphy 2>;

    phys = <&usb_1_qmpphy 1>;
    phy-names = "dp";

    #sound-dai-cells = <0>;

    operating-points-v2 = <&mdss0_dp1_opp_table>;
    power-domains = <&rpmhpd 7>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdss0_dp1_in: endpoint {
       remote-endpoint = <&mdss0_intf4_out>;
      };
     };

     port@1 {
      reg = <1>;

      mdss0_dp1_out: endpoint {
      };
     };
    };

    mdss0_dp1_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss0_dp2: displayport-controller@ae9a000 {
    compatible = "qcom,sc8280xp-dp";
    reg = <0 0xae9a000 0 0x200>,
          <0 0xae9a200 0 0x200>,
          <0 0xae9a400 0 0x600>,
          <0 0xae9b000 0 0x400>,
          <0 0xae9b400 0 0x400>;

    clocks = <&dispcc0 5>,
      <&dispcc0 37>,
      <&dispcc0 39>,
      <&dispcc0 42>,
      <&dispcc0 43>;
    clock-names = "core_iface", "core_aux",
           "ctrl_link",
           "ctrl_link_iface", "stream_pixel";
    interrupt-parent = <&mdss0>;
    interrupts = <14>;
    phys = <&mdss0_dp2_phy>;
    phy-names = "dp";
    power-domains = <&rpmhpd 7>;

    assigned-clocks = <&dispcc0 40>,
        <&dispcc0 44>;
    assigned-clock-parents = <&mdss0_dp2_phy 0>, <&mdss0_dp2_phy 1>;
    operating-points-v2 = <&mdss0_dp2_opp_table>;

    #sound-dai-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss0_dp2_in: endpoint {
       remote-endpoint = <&mdss0_intf6_out>;
      };
     };

     port@1 {
      reg = <1>;
     };
    };

    mdss0_dp2_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss0_dp3: displayport-controller@aea0000 {
    compatible = "qcom,sc8280xp-dp";
    reg = <0 0xaea0000 0 0x200>,
          <0 0xaea0200 0 0x200>,
          <0 0xaea0400 0 0x600>,
          <0 0xaea1000 0 0x400>,
          <0 0xaea1400 0 0x400>;

    clocks = <&dispcc0 5>,
      <&dispcc0 47>,
      <&dispcc0 49>,
      <&dispcc0 52>,
      <&dispcc0 53>;
    clock-names = "core_iface", "core_aux",
           "ctrl_link",
           "ctrl_link_iface", "stream_pixel";
    interrupt-parent = <&mdss0>;
    interrupts = <15>;
    phys = <&mdss0_dp3_phy>;
    phy-names = "dp";
    power-domains = <&rpmhpd 7>;

    assigned-clocks = <&dispcc0 50>,
        <&dispcc0 54>;
    assigned-clock-parents = <&mdss0_dp3_phy 0>, <&mdss0_dp3_phy 1>;
    operating-points-v2 = <&mdss0_dp3_opp_table>;

    #sound-dai-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss0_dp3_in: endpoint {
       remote-endpoint = <&mdss0_intf5_out>;
      };
     };

     port@1 {
      reg = <1>;
     };
    };

    mdss0_dp3_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };
  };

  mdss0_dp2_phy: phy@aec2a00 {
   compatible = "qcom,sc8280xp-dp-phy";
   reg = <0 0x0aec2a00 0 0x19c>,
         <0 0x0aec2200 0 0xec>,
         <0 0x0aec2600 0 0xec>,
         <0 0x0aec2000 0 0x1c8>;

   clocks = <&dispcc0 37>,
     <&dispcc0 5>;
   clock-names = "aux", "cfg_ahb";
   power-domains = <&rpmhpd 10>;

   #clock-cells = <1>;
   #phy-cells = <0>;

   status = "disabled";
  };

  mdss0_dp3_phy: phy@aec5a00 {
   compatible = "qcom,sc8280xp-dp-phy";
   reg = <0 0x0aec5a00 0 0x19c>,
         <0 0x0aec5200 0 0xec>,
         <0 0x0aec5600 0 0xec>,
         <0 0x0aec5000 0 0x1c8>;

   clocks = <&dispcc0 47>,
     <&dispcc0 5>;
   clock-names = "aux", "cfg_ahb";
   power-domains = <&rpmhpd 10>;

   #clock-cells = <1>;
   #phy-cells = <0>;

   status = "disabled";
  };

  dispcc0: clock-controller@af00000 {
   compatible = "qcom,sc8280xp-dispcc0";
   reg = <0 0x0af00000 0 0x20000>;

   clocks = <&gcc 45>,
     <&rpmhcc 0>,
     <&sleep_clk>,
     <&usb_0_qmpphy 1>,
     <&usb_0_qmpphy 2>,
     <&usb_1_qmpphy 1>,
     <&usb_1_qmpphy 2>,
     <&mdss0_dp2_phy 0>,
     <&mdss0_dp2_phy 1>,
     <&mdss0_dp3_phy 0>,
     <&mdss0_dp3_phy 1>,
     <0>,
     <0>,
     <0>,
     <0>;
   power-domains = <&rpmhpd 7>;

   #clock-cells = <1>;
   #power-domain-cells = <1>;
   #reset-cells = <1>;

   status = "disabled";
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sc8280xp-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>, <0 0x17c000f0 0 0x60>;
   qcom,pdc-ranges = <0 480 40>,
       <40 140 14>,
       <54 263 1>,
       <55 306 4>,
       <59 312 3>,
       <62 374 2>,
       <64 434 2>,
       <66 438 3>,
       <69 86 1>,
       <70 520 54>,
       <124 609 28>,
       <159 638 1>,
       <160 720 8>,
       <168 801 1>,
       <169 728 30>,
       <199 416 2>,
       <201 449 1>,
       <202 89 1>,
       <203 451 1>,
       <204 462 1>,
       <205 264 1>,
       <206 579 1>,
       <207 653 1>,
       <208 656 1>,
       <209 659 1>,
       <210 122 1>,
       <211 699 1>,
       <212 705 1>,
       <213 450 1>,
       <214 643 1>,
       <216 646 5>,
       <221 390 5>,
       <226 700 3>,
       <229 240 3>,
       <232 269 1>,
       <233 377 1>,
       <234 372 1>,
       <235 138 1>,
       <236 857 1>,
       <237 860 1>,
       <238 137 1>,
       <239 668 1>,
       <240 366 1>,
       <241 949 1>,
       <242 815 5>,
       <247 769 1>,
       <248 768 1>,
       <249 663 1>,
       <250 799 2>,
       <252 798 1>,
       <253 765 1>,
       <254 763 1>,
       <255 454 1>,
       <258 139 1>,
       <259 786 2>,
       <261 370 2>,
       <263 158 2>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sc8280xp-tsens", "qcom,tsens-v2";
   reg = <0 0x0c263000 0 0x1ff>,
         <0 0x0c222000 0 0x8>;
   #qcom,sensors = <14>;
   interrupts-extended = <&pdc 26 4>,
           <&pdc 28 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c265000 {
   compatible = "qcom,sc8280xp-tsens", "qcom,tsens-v2";
   reg = <0 0x0c265000 0 0x1ff>,
         <0 0x0c223000 0 0x8>;
   #qcom,sensors = <16>;
   interrupts-extended = <&pdc 27 4>,
           <&pdc 29 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  aoss_qmp: power-management@c300000 {
   compatible = "qcom,sc8280xp-aoss-qmp", "qcom,aoss-qmp";
   reg = <0 0x0c300000 0 0x400>;
   interrupts-extended = <&ipcc 0 0 1>;
   mboxes = <&ipcc 0 0>;

   #clock-cells = <0>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0 0x0c3f0000 0 0x400>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0 0x0c440000 0 0x1100>,
         <0 0x0c600000 0 0x2000000>,
         <0 0x0e600000 0 0x100000>,
         <0 0x0e700000 0 0xa0000>,
         <0 0x0c40a000 0 0x26000>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts-extended = <&pdc 1 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sc8280xp-tlmm";
   reg = <0 0x0f100000 0 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 230>;
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sc8280xp-smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <2>;
   interrupts = <0 64 4>,
         <0 65 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 395 4>,
         <0 396 4>,
         <0 397 4>,
         <0 398 4>,
         <0 399 4>,
         <0 400 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>,
         <0 418 4>,
         <0 419 4>,
         <0 412 4>,
         <0 421 4>,
         <0 706 4>,
         <0 423 4>,
         <0 424 4>,
         <0 425 4>,
         <0 689 4>,
         <0 690 4>,
         <0 691 4>,
         <0 692 4>,
         <0 693 4>,
         <0 694 4>,
         <0 695 4>,
         <0 696 4>,
         <0 410 4>,
         <0 411 4>,
         <0 420 4>,
         <0 413 4>,
         <0 422 4>,
         <0 707 4>,
         <0 708 4>,
         <0 709 4>,
         <0 710 4>,
         <0 711 4>,
         <0 414 4>,
         <0 712 4>,
         <0 713 4>,
         <0 714 4>,
         <0 715 4>,
         <0 912 4>,
         <0 911 4>,
         <0 910 4>,
         <0 909 4>,
         <0 908 4>,
         <0 907 4>,
         <0 906 4>,
         <0 905 4>,
         <0 904 4>,
         <0 903 4>,
         <0 902 4>,
         <0 901 4>,
         <0 900 4>,
         <0 899 4>,
         <0 898 4>,
         <0 897 4>,
         <0 896 4>,
         <0 895 4>,
         <0 894 4>,
         <0 893 4>,
         <0 892 4>,
         <0 891 4>,
         <0 890 4>;
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a60000 0x0 0x100000>;
   interrupts = <1 9 4>;
   #redistributor-regions = <1>;
   redistributor-stride = <0 0x20000>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   gic-its@17a40000 {
    compatible = "arm,gic-v3-its";
    reg = <0 0x17a40000 0 0x20000>;
    msi-controller;
    #msi-cells = <1>;
   };
  };

  watchdog@17c10000 {
   compatible = "qcom,apss-wdt-sc8280xp", "qcom,kpss-wdt";
   reg = <0 0x17c10000 0 0x1000>;
   clocks = <&sleep_clk>;
   interrupts = <0 0 4>;
  };

  timer@17c20000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17c20000 0x0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x0 0x20000000>;

   frame@17c21000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
   };

   frame@17c23000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x17c23000 0x1000>;
    status = "disabled";
   };

   frame@17c25000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x17c25000 0x1000>;
    status = "disabled";
   };

   frame@17c27000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x17c26000 0x1000>;
    status = "disabled";
   };

   frame@17c29000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x17c29000 0x1000>;
    status = "disabled";
   };

   frame@17c2b000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0x17c2b000 0x1000>;
    status = "disabled";
   };

   frame@17c2d000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x17c2d000 0x1000>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x18200000 0x0 0x10000>,
    <0x0 0x18210000 0x0 0x10000>,
    <0x0 0x18220000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>, <0 3>,
       <1 3>, <3 1>;
   label = "apps_rsc";
   power-domains = <&CLUSTER_PD>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sc8280xp-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board_clk>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sc8280xp-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp3 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp4 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp5 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp6 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp7 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp8 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp10 {
      opp-level = <416>;
     };
    };
   };
  };

  epss_l3: interconnect@18590000 {
   compatible = "qcom,sc8280xp-epss-l3", "qcom,epss-l3";
   reg = <0 0x18590000 0 0x1000>;

   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #interconnect-cells = <1>;
  };

  cpufreq_hw: cpufreq@18591000 {
   compatible = "qcom,sc8280xp-cpufreq-epss", "qcom,cpufreq-epss";
   reg = <0 0x18591000 0 0x1000>,
         <0 0x18592000 0 0x1000>;
   reg-names = "freq-domain0", "freq-domain1";

   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";

   #freq-domain-cells = <1>;
   #clock-cells = <1>;
  };

  remoteproc_nsp0: remoteproc@1b300000 {
   compatible = "qcom,sc8280xp-nsp0-pas";
   reg = <0 0x1b300000 0 0x100>;

   interrupts-extended = <&intc 0 578 4>,
           <&smp2p_nsp0_in 0 1>,
           <&smp2p_nsp0_in 1 1>,
           <&smp2p_nsp0_in 2 1>,
           <&smp2p_nsp0_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 13>;
   power-domain-names = "nsp";

   memory-region = <&pil_nsp0_mem>;

   qcom,smem-states = <&smp2p_nsp0_out 0>;
   qcom,smem-state-names = "stop";

   interconnects = <&nspa_noc 1 0 &mc_virt 1 0>;

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 6
            0
            1>;
    mboxes = <&ipcc 6
      0>;

    label = "nsp0";
    qcom,remote-pid = <5>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "cdsp";
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x3181 0x0420>;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x3182 0x0420>;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x3183 0x0420>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x3184 0x0420>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x3185 0x0420>;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x3186 0x0420>;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;
      iommus = <&apps_smmu 0x3187 0x0420>;
     };

     compute-cb@8 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <8>;
      iommus = <&apps_smmu 0x3188 0x0420>;
     };

     compute-cb@9 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <9>;
      iommus = <&apps_smmu 0x318b 0x0420>;
     };

     compute-cb@10 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <10>;
      iommus = <&apps_smmu 0x318b 0x0420>;
     };

     compute-cb@11 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <11>;
      iommus = <&apps_smmu 0x318c 0x0420>;
     };

     compute-cb@12 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <12>;
      iommus = <&apps_smmu 0x318d 0x0420>;
     };

     compute-cb@13 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <13>;
      iommus = <&apps_smmu 0x318e 0x0420>;
     };

     compute-cb@14 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <14>;
      iommus = <&apps_smmu 0x318f 0x0420>;
     };
    };
   };
  };

  remoteproc_nsp1: remoteproc@21300000 {
   compatible = "qcom,sc8280xp-nsp1-pas";
   reg = <0 0x21300000 0 0x100>;

   interrupts-extended = <&intc 0 887 4>,
           <&smp2p_nsp1_in 0 1>,
           <&smp2p_nsp1_in 1 1>,
           <&smp2p_nsp1_in 2 1>,
           <&smp2p_nsp1_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 13>;
   power-domain-names = "nsp";

   memory-region = <&pil_nsp1_mem>;

   qcom,smem-states = <&smp2p_nsp1_out 0>;
   qcom,smem-state-names = "stop";

   interconnects = <&nspb_noc 1 0 &mc_virt 1 0>;

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 18
            0
            1>;
    mboxes = <&ipcc 18
      0>;

    label = "nsp1";
    qcom,remote-pid = <12>;
   };
  };

  mdss1: display-subsystem@22000000 {
   compatible = "qcom,sc8280xp-mdss";
   reg = <0 0x22000000 0 0x1000>;
   reg-names = "mdss";

   clocks = <&gcc 45>,
     <&dispcc1 5>,
     <&dispcc1 60>;
   clock-names = "iface",
          "ahb",
          "core";
   interconnects = <&mmss_noc 3 0 &mc_virt 1 0>,
     <&mmss_noc 4 0 &mc_virt 1 0>;
   interconnect-names = "mdp0-mem", "mdp1-mem";
   interrupts = <0 865 4>;

   iommus = <&apps_smmu 0x1800 0x402>;
   power-domains = <&dispcc1 0>;
   resets = <&dispcc1 0>;

   interrupt-controller;
   #interrupt-cells = <1>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   mdss1_mdp: display-controller@22001000 {
    compatible = "qcom,sc8280xp-dpu";
    reg = <0 0x22001000 0 0x8f000>,
          <0 0x220b0000 0 0x2008>;
    reg-names = "mdp", "vbif";

    clocks = <&gcc 46>,
      <&gcc 47>,
      <&dispcc1 5>,
      <&dispcc1 63>,
      <&dispcc1 60>,
      <&dispcc1 75>;
    clock-names = "bus",
           "nrt_bus",
           "iface",
           "lut",
           "core",
           "vsync";
    interrupt-parent = <&mdss1>;
    interrupts = <0>;
    power-domains = <&rpmhpd 7>;

    assigned-clocks = <&dispcc1 75>;
    assigned-clock-rates = <19200000>;
    operating-points-v2 = <&mdss1_mdp_opp_table>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss1_intf0_out: endpoint {
       remote-endpoint = <&mdss1_dp0_in>;
      };
     };

     port@4 {
      reg = <4>;
      mdss1_intf4_out: endpoint {
       remote-endpoint = <&mdss1_dp1_in>;
      };
     };

     port@5 {
      reg = <5>;
      mdss1_intf5_out: endpoint {
       remote-endpoint = <&mdss1_dp3_in>;
      };
     };

     port@6 {
      reg = <6>;
      mdss1_intf6_out: endpoint {
       remote-endpoint = <&mdss1_dp2_in>;
      };
     };
    };

    mdss1_mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-200000000 {
      opp-hz = /bits/ 64 <200000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-375000000 {
      opp-hz = /bits/ 64 <375000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-500000000 {
      opp-hz = /bits/ 64 <500000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
     opp-600000000 {
      opp-hz = /bits/ 64 <600000000>;
      required-opps = <&rpmhpd_opp_turbo_l1>;
     };
    };
   };

   mdss1_dp0: displayport-controller@22090000 {
    compatible = "qcom,sc8280xp-dp";
    reg = <0 0x22090000 0 0x200>,
          <0 0x22090200 0 0x200>,
          <0 0x22090400 0 0x600>,
          <0 0x22091000 0 0x400>,
          <0 0x22091400 0 0x400>;

    clocks = <&dispcc1 5>,
      <&dispcc1 15>,
      <&dispcc1 17>,
      <&dispcc1 20>,
      <&dispcc1 21>;
    clock-names = "core_iface", "core_aux",
           "ctrl_link",
           "ctrl_link_iface", "stream_pixel";
    interrupt-parent = <&mdss1>;
    interrupts = <12>;
    phys = <&mdss1_dp0_phy>;
    phy-names = "dp";
    power-domains = <&rpmhpd 7>;

    assigned-clocks = <&dispcc1 18>,
        <&dispcc1 22>;
    assigned-clock-parents = <&mdss1_dp0_phy 0>, <&mdss1_dp0_phy 1>;
    operating-points-v2 = <&mdss1_dp0_opp_table>;

    #sound-dai-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss1_dp0_in: endpoint {
       remote-endpoint = <&mdss1_intf0_out>;
      };
     };

     port@1 {
      reg = <1>;
     };
    };

    mdss1_dp0_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss1_dp1: displayport-controller@22098000 {
    compatible = "qcom,sc8280xp-dp";
    reg = <0 0x22098000 0 0x200>,
          <0 0x22098200 0 0x200>,
          <0 0x22098400 0 0x600>,
          <0 0x22099000 0 0x400>,
          <0 0x22099400 0 0x400>;

    clocks = <&dispcc1 5>,
      <&dispcc1 26>,
      <&dispcc1 28>,
      <&dispcc1 31>,
      <&dispcc1 32>;
    clock-names = "core_iface", "core_aux",
           "ctrl_link",
           "ctrl_link_iface", "stream_pixel";
    interrupt-parent = <&mdss1>;
    interrupts = <13>;
    phys = <&mdss1_dp1_phy>;
    phy-names = "dp";
    power-domains = <&rpmhpd 7>;

    assigned-clocks = <&dispcc1 29>,
        <&dispcc1 33>;
    assigned-clock-parents = <&mdss1_dp1_phy 0>, <&mdss1_dp1_phy 1>;
    operating-points-v2 = <&mdss1_dp1_opp_table>;

    #sound-dai-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss1_dp1_in: endpoint {
       remote-endpoint = <&mdss1_intf4_out>;
      };
     };

     port@1 {
      reg = <1>;
     };
    };

    mdss1_dp1_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss1_dp2: displayport-controller@2209a000 {
    compatible = "qcom,sc8280xp-dp";
    reg = <0 0x2209a000 0 0x200>,
          <0 0x2209a200 0 0x200>,
          <0 0x2209a400 0 0x600>,
          <0 0x2209b000 0 0x400>,
          <0 0x2209b400 0 0x400>;

    clocks = <&dispcc1 5>,
      <&dispcc1 37>,
      <&dispcc1 39>,
      <&dispcc1 42>,
      <&dispcc1 43>;
    clock-names = "core_iface", "core_aux",
           "ctrl_link",
           "ctrl_link_iface", "stream_pixel";
    interrupt-parent = <&mdss1>;
    interrupts = <14>;
    phys = <&mdss1_dp2_phy>;
    phy-names = "dp";
    power-domains = <&rpmhpd 7>;

    assigned-clocks = <&dispcc1 40>,
        <&dispcc1 44>;
    assigned-clock-parents = <&mdss1_dp2_phy 0>, <&mdss1_dp2_phy 1>;
    operating-points-v2 = <&mdss1_dp2_opp_table>;

    #sound-dai-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss1_dp2_in: endpoint {
       remote-endpoint = <&mdss1_intf6_out>;
      };
     };

     port@1 {
      reg = <1>;
     };
    };

    mdss1_dp2_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss1_dp3: displayport-controller@220a0000 {
    compatible = "qcom,sc8280xp-dp";
    reg = <0 0x220a0000 0 0x200>,
          <0 0x220a0200 0 0x200>,
          <0 0x220a0400 0 0x600>,
          <0 0x220a1000 0 0x400>,
          <0 0x220a1400 0 0x400>;

    clocks = <&dispcc1 5>,
      <&dispcc1 47>,
      <&dispcc1 49>,
      <&dispcc1 52>,
      <&dispcc1 53>;
    clock-names = "core_iface", "core_aux",
           "ctrl_link",
           "ctrl_link_iface", "stream_pixel";
    interrupt-parent = <&mdss1>;
    interrupts = <15>;
    phys = <&mdss1_dp3_phy>;
    phy-names = "dp";
    power-domains = <&rpmhpd 7>;

    assigned-clocks = <&dispcc1 50>,
        <&dispcc1 54>;
    assigned-clock-parents = <&mdss1_dp3_phy 0>, <&mdss1_dp3_phy 1>;
    operating-points-v2 = <&mdss1_dp3_opp_table>;

    #sound-dai-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss1_dp3_in: endpoint {
       remote-endpoint = <&mdss1_intf5_out>;
      };
     };

     port@1 {
      reg = <1>;
     };
    };

    mdss1_dp3_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };
  };

  mdss1_dp2_phy: phy@220c2a00 {
   compatible = "qcom,sc8280xp-dp-phy";
   reg = <0 0x220c2a00 0 0x19c>,
         <0 0x220c2200 0 0xec>,
         <0 0x220c2600 0 0xec>,
         <0 0x220c2000 0 0x1c8>;

   clocks = <&dispcc1 37>,
     <&dispcc1 5>;
   clock-names = "aux", "cfg_ahb";
   power-domains = <&rpmhpd 10>;

   #clock-cells = <1>;
   #phy-cells = <0>;

   status = "disabled";
  };

  mdss1_dp3_phy: phy@220c5a00 {
   compatible = "qcom,sc8280xp-dp-phy";
   reg = <0 0x220c5a00 0 0x19c>,
         <0 0x220c5200 0 0xec>,
         <0 0x220c5600 0 0xec>,
         <0 0x220c5000 0 0x1c8>;

   clocks = <&dispcc1 47>,
     <&dispcc1 5>;
   clock-names = "aux", "cfg_ahb";
   power-domains = <&rpmhpd 10>;

   #clock-cells = <1>;
   #phy-cells = <0>;

   status = "disabled";
  };

  dispcc1: clock-controller@22100000 {
   compatible = "qcom,sc8280xp-dispcc1";
   reg = <0 0x22100000 0 0x20000>;

   clocks = <&gcc 45>,
     <&rpmhcc 0>,
     <0>,
     <&mdss1_dp0_phy 0>,
     <&mdss1_dp0_phy 1>,
     <&mdss1_dp1_phy 0>,
     <&mdss1_dp1_phy 1>,
     <&mdss1_dp2_phy 0>,
     <&mdss1_dp2_phy 1>,
     <&mdss1_dp3_phy 0>,
     <&mdss1_dp3_phy 1>,
     <0>,
     <0>,
     <0>,
     <0>;
   power-domains = <&rpmhpd 7>;

   #clock-cells = <1>;
   #power-domain-cells = <1>;
   #reset-cells = <1>;

   status = "disabled";
  };
 };

 sound: sound {
 };

 thermal-zones {
  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 1>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 2>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 3>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 4>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu4-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 5>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu5-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 6>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu6-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 7>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu7-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 8>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cluster0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens0 9>;

   trips {
    cpu-crit {
     temperature = <110000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  mem-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens1 15>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 8 "arch/arm64/boot/dts/qcom/sa8540p.dtsi" 2

/delete-node/ &cpu0_opp_table;
/delete-node/ &cpu4_opp_table;

/ {
 cpu0_opp_table: opp-table-cpu0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-300000000 {
   opp-hz = /bits/ 64 <300000000>;
   opp-peak-kBps = <(300000 * 32)>;
  };
  opp-403200000 {
   opp-hz = /bits/ 64 <403200000>;
   opp-peak-kBps = <(384000 * 32)>;
  };
  opp-499200000 {
   opp-hz = /bits/ 64 <499200000>;
   opp-peak-kBps = <(480000 * 32)>;
  };
  opp-595200000 {
   opp-hz = /bits/ 64 <595200000>;
   opp-peak-kBps = <(576000 * 32)>;
  };
  opp-710400000 {
   opp-hz = /bits/ 64 <710400000>;
   opp-peak-kBps = <(672000 * 32)>;
  };
  opp-806400000 {
   opp-hz = /bits/ 64 <806400000>;
   opp-peak-kBps = <(768000 * 32)>;
  };
  opp-902400000 {
   opp-hz = /bits/ 64 <902400000>;
   opp-peak-kBps = <(864000 * 32)>;
  };
  opp-1017600000 {
   opp-hz = /bits/ 64 <1017600000>;
   opp-peak-kBps = <(960000 * 32)>;
  };
  opp-1113600000 {
   opp-hz = /bits/ 64 <1113600000>;
   opp-peak-kBps = <(1075200 * 32)>;
  };
  opp-1209600000 {
   opp-hz = /bits/ 64 <1209600000>;
   opp-peak-kBps = <(1171200 * 32)>;
  };
  opp-1324800000 {
   opp-hz = /bits/ 64 <1324800000>;
   opp-peak-kBps = <(1286400 * 32)>;
  };
  opp-1440000000 {
   opp-hz = /bits/ 64 <1440000000>;
   opp-peak-kBps = <(1382400 * 32)>;
  };
  opp-1555200000 {
   opp-hz = /bits/ 64 <1555200000>;
   opp-peak-kBps = <(1497600 * 32)>;
  };
  opp-1670400000 {
   opp-hz = /bits/ 64 <1670400000>;
   opp-peak-kBps = <(1593600 * 32)>;
  };
  opp-1785600000 {
   opp-hz = /bits/ 64 <1785600000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
  opp-1881600000 {
   opp-hz = /bits/ 64 <1881600000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
  opp-2016000000 {
   opp-hz = /bits/ 64 <2016000000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
  opp-2131200000 {
   opp-hz = /bits/ 64 <2131200000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
  opp-2246400000 {
   opp-hz = /bits/ 64 <2246400000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
 };

 cpu4_opp_table: opp-table-cpu4 {
  compatible = "operating-points-v2";
  opp-shared;

  opp-825600000 {
   opp-hz = /bits/ 64 <825600000>;
   opp-peak-kBps = <(300000 * 32)>;
  };
  opp-940800000 {
   opp-hz = /bits/ 64 <940800000>;
   opp-peak-kBps = <(864000 * 32)>;
  };
  opp-1056000000 {
   opp-hz = /bits/ 64 <1056000000>;
   opp-peak-kBps = <(960000 * 32)>;
  };
  opp-1171200000 {
   opp-hz = /bits/ 64 <1171200000>;
   opp-peak-kBps = <(1171200 * 32)>;
  };
  opp-1286400000 {
   opp-hz = /bits/ 64 <1286400000>;
   opp-peak-kBps = <(1286400 * 32)>;
  };
  opp-1401600000 {
   opp-hz = /bits/ 64 <1401600000>;
   opp-peak-kBps = <(1382400 * 32)>;
  };
  opp-1516800000 {
   opp-hz = /bits/ 64 <1516800000>;
   opp-peak-kBps = <(1497600 * 32)>;
  };
  opp-1632000000 {
   opp-hz = /bits/ 64 <1632000000>;
   opp-peak-kBps = <(1593600 * 32)>;
  };
  opp-1747200000 {
   opp-hz = /bits/ 64 <1747200000>;
   opp-peak-kBps = <(1593600 * 32)>;
  };
  opp-1862400000 {
   opp-hz = /bits/ 64 <1862400000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
  opp-1977600000 {
   opp-hz = /bits/ 64 <1977600000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
  opp-2073600000 {
   opp-hz = /bits/ 64 <2073600000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
  opp-2169600000 {
   opp-hz = /bits/ 64 <2169600000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
  opp-2284800000 {
   opp-hz = /bits/ 64 <2284800000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
  opp-2380800000 {
   opp-hz = /bits/ 64 <2380800000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
  opp-2496000000 {
   opp-hz = /bits/ 64 <2496000000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
  opp-2592000000 {
   opp-hz = /bits/ 64 <2592000000>;
   opp-peak-kBps = <(1708800 * 32)>;
  };
 };
};

&pcie2a {
 compatible = "qcom,pcie-sa8540p";

 linux,pci-domain = <0>;

 interrupts = <0 440 4>;
 interrupt-names = "msi";
};

&pcie2b {
 compatible = "qcom,pcie-sa8540p";

 linux,pci-domain = <1>;

 interrupts = <0 263 4>;
 interrupt-names = "msi";
};

&pcie3a {
 compatible = "qcom,pcie-sa8540p";
 reg = <0x0 0x01c10000 0x0 0x3000>,
       <0x0 0x40000000 0x0 0xf1d>,
       <0x0 0x40000f20 0x0 0xa8>,
       <0x0 0x40001000 0x0 0x1000>,
       <0x0 0x40100000 0x0 0x100000>;
 reg-names = "parf", "dbi", "elbi", "atu", "config";

 ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>,
   <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1d00000>;

 linux,pci-domain = <2>;

 interrupts = <0 567 4>;
 interrupt-names = "msi";

 interrupt-map = <0 0 0 1 &intc 0 0 0 541 4>,
   <0 0 0 2 &intc 0 0 0 542 4>,
   <0 0 0 3 &intc 0 0 0 543 4>,
   <0 0 0 4 &intc 0 0 0 544 4>;
};

&pcie3b {
 compatible = "qcom,pcie-sa8540p";

 linux,pci-domain = <3>;

 interrupts = <0 565 4>;
 interrupt-names = "msi";
};

&pcie4 {
 compatible = "qcom,pcie-sa8540p";

 linux,pci-domain = <4>;

 interrupts = <0 518 4>;
 interrupt-names = "msi";
};

&rpmhpd {
 compatible = "qcom,sa8540p-rpmhpd";
};
# 14 "arch/arm64/boot/dts/qcom/sa8295p-adp.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sa8540p-pmics.dtsi" 1
# 10 "arch/arm64/boot/dts/qcom/sa8540p-pmics.dtsi"
&spmi_bus {
 pmm8540a: pmic@0 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 0>;
   wakeup-source;
  };

  pmm8540a_gpios: gpio@c000 {
   compatible = "qcom,pm8150-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pmm8540a_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmm8540c: pmic@4 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmm8540c_gpios: gpio@c000 {
   compatible = "qcom,pm8150-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pmm8540c_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmm8540e: pmic@8 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x8 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmm8540e_gpios: gpio@c000 {
   compatible = "qcom,pm8150-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pmm8540e_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmm8540g: pmic@c {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0xc 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmm8540g_gpios: gpio@c000 {
   compatible = "qcom,pm8150-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pmm8540g_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 15 "arch/arm64/boot/dts/qcom/sa8295p-adp.dts" 2

/ {
 model = "Qualcomm SA8295P ADP";
 compatible = "qcom,sa8295p-adp", "qcom,sa8540p";

 aliases {
  serial0 = &uart17;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 dp2-connector {
  compatible = "dp-connector";
  label = "DP2";
  type = "mini";

  hpd-gpios = <&tlmm 20 0>;

  port {
   dp2_connector_in: endpoint {
    remote-endpoint = <&mdss1_dp0_phy_out>;
   };
  };
 };

 dp3-connector {
  compatible = "dp-connector";
  label = "DP3";
  type = "mini";

  hpd-gpios = <&tlmm 45 0>;

  port {
   dp3_connector_in: endpoint {
    remote-endpoint = <&mdss1_dp1_phy_out>;
   };
  };
 };

 edp0-connector {
  compatible = "dp-connector";
  label = "EDP0";
  type = "mini";

  hpd-gpios = <&tlmm 2 0>;

  port {
   edp0_connector_in: endpoint {
    remote-endpoint = <&mdss0_dp2_phy_out>;
   };
  };
 };

 edp1-connector {
  compatible = "dp-connector";
  label = "EDP1";
  type = "mini";

  hpd-gpios = <&tlmm 3 0>;

  port {
   edp1_connector_in: endpoint {
    remote-endpoint = <&mdss0_dp3_phy_out>;
   };
  };
 };

 edp2-connector {
  compatible = "dp-connector";
  label = "EDP2";
  type = "mini";

  hpd-gpios = <&tlmm 7 0>;

  port {
   edp2_connector_in: endpoint {
    remote-endpoint = <&mdss1_dp2_phy_out>;
   };
  };
 };

 edp3-connector {
  compatible = "dp-connector";
  label = "EDP3";
  type = "mini";

  hpd-gpios = <&tlmm 6 0>;

  port {
   edp3_connector_in: endpoint {
    remote-endpoint = <&mdss1_dp3_phy_out>;
   };
  };
 };
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pm8150-rpmh-regulators";
  qcom,pmic-id = "a";

  vreg_l3a: ldo3 {
   regulator-name = "vreg_l3a";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1208000>;
   regulator-initial-mode = <3>;
  };

  vreg_l5a: ldo5 {
   regulator-name = "vreg_l5a";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7a: ldo7 {
   regulator-name = "vreg_l7a";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l13a: ldo13 {
   regulator-name = "vreg_l13a";
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11a: ldo11 {
   regulator-name = "vreg_l11a";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-1 {
  compatible = "qcom,pm8150-rpmh-regulators";
  qcom,pmic-id = "c";

  vreg_l1c: ldo1 {
   regulator-name = "vreg_l1c";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2c: ldo2 {
   regulator-name = "vreg_l2c";
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3c: ldo3 {
   regulator-name = "vreg_l3c";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l4c: ldo4 {
   regulator-name = "vreg_l4c";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1208000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6c: ldo6 {
   regulator-name = "vreg_l6c";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l7c: ldo7 {
   regulator-name = "vreg_l7c";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10c: ldo10 {
   regulator-name = "vreg_l10c";
   regulator-min-microvolt = <2504000>;
   regulator-max-microvolt = <2504000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l17c: ldo17 {
   regulator-name = "vreg_l17c";
   regulator-min-microvolt = <2504000>;
   regulator-max-microvolt = <2504000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };
 };

 regulators-2 {
  compatible = "qcom,pm8150-rpmh-regulators";
  qcom,pmic-id = "g";

  vreg_l3g: ldo3 {
   regulator-name = "vreg_l3g";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7g: ldo7 {
   regulator-name = "vreg_l7g";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8g: ldo8 {
   regulator-name = "vreg_l8g";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
  };

  vreg_l11g: ldo11 {
   regulator-name = "vreg_l11g";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
  };
 };
};

&dispcc0 {
 status = "okay";
};

&dispcc1 {
 status = "okay";
};

&mdss0 {
 status = "okay";
};

&mdss0_dp2 {
 data-lanes = <0 1 2 3>;

 status = "okay";

 ports {
  port@1 {
   reg = <1>;
   mdss0_dp2_phy_out: endpoint {
    remote-endpoint = <&edp0_connector_in>;
   };
  };
 };
};

&mdss0_dp2_phy {
 vdda-phy-supply = <&vreg_l8g>;
 vdda-pll-supply = <&vreg_l3g>;

 status = "okay";
};

&mdss0_dp3 {
 data-lanes = <0 1 2 3>;

 status = "okay";

 ports {
  port@1 {
   reg = <1>;
   mdss0_dp3_phy_out: endpoint {
    remote-endpoint = <&edp1_connector_in>;
   };
  };
 };
};

&mdss0_dp3_phy {
 vdda-phy-supply = <&vreg_l8g>;
 vdda-pll-supply = <&vreg_l3g>;

 status = "okay";
};

&mdss1 {
 status = "okay";
};

&mdss1_dp0 {
 data-lanes = <0 1 2 3>;

 status = "okay";

 ports {
  port@1 {
   reg = <1>;
   mdss1_dp0_phy_out: endpoint {
    remote-endpoint = <&dp2_connector_in>;
   };
  };
 };
};

&mdss1_dp0_phy {
 vdda-phy-supply = <&vreg_l11g>;
 vdda-pll-supply = <&vreg_l3g>;

 status = "okay";
};

&mdss1_dp1 {
 data-lanes = <0 1 2 3>;

 status = "okay";

 ports {
  port@1 {
   reg = <1>;
   mdss1_dp1_phy_out: endpoint {
    remote-endpoint = <&dp3_connector_in>;
   };
  };
 };
};

&mdss1_dp1_phy {
 vdda-phy-supply = <&vreg_l11g>;
 vdda-pll-supply = <&vreg_l3g>;

 status = "okay";
};

&mdss1_dp2 {
 data-lanes = <0 1 2 3>;

 status = "okay";

 ports {
  port@1 {
   reg = <1>;
   mdss1_dp2_phy_out: endpoint {
    remote-endpoint = <&edp2_connector_in>;
   };
  };
 };
};

&mdss1_dp2_phy {
 vdda-phy-supply = <&vreg_l11g>;
 vdda-pll-supply = <&vreg_l3g>;

 status = "okay";
};

&mdss1_dp3 {
 data-lanes = <0 1 2 3>;

 status = "okay";

 ports {
  port@1 {
   reg = <1>;
   mdss1_dp3_phy_out: endpoint {
    remote-endpoint = <&edp3_connector_in>;
   };
  };
 };
};

&mdss1_dp3_phy {
 vdda-phy-supply = <&vreg_l11g>;
 vdda-pll-supply = <&vreg_l3g>;

 status = "okay";
};

&pcie2a {
 perst-gpios = <&tlmm 143 1>;
 wake-gpios = <&tlmm 145 1>;

 pinctrl-names = "default";
 pinctrl-0 = <&pcie2a_default>;

 status = "okay";
};

&pcie2a_phy {
 vdda-phy-supply = <&vreg_l11a>;
 vdda-pll-supply = <&vreg_l3a>;

 status = "okay";
};

&pcie3a {
 num-lanes = <2>;

 perst-gpios = <&tlmm 151 1>;
 wake-gpios = <&tlmm 56 1>;

 pinctrl-names = "default";
 pinctrl-0 = <&pcie3a_default>;

 status = "okay";
};

&pcie3a_phy {
 vdda-phy-supply = <&vreg_l11a>;
 vdda-pll-supply = <&vreg_l3a>;

 status = "okay";
};

&pcie3b {
 perst-gpios = <&tlmm 153 1>;
 wake-gpios = <&tlmm 130 1>;

 pinctrl-names = "default";
 pinctrl-0 = <&pcie3b_default>;

 status = "okay";
};

&pcie3b_phy {
 vdda-phy-supply = <&vreg_l11a>;
 vdda-pll-supply = <&vreg_l3a>;

 status = "okay";
};

&pcie4 {
 perst-gpios = <&tlmm 141 1>;
 wake-gpios = <&tlmm 139 1>;

 pinctrl-names = "default";
 pinctrl-0 = <&pcie4_default>;

 status = "okay";
};

&pcie4_phy {
 vdda-phy-supply = <&vreg_l11a>;
 vdda-pll-supply = <&vreg_l3a>;

 status = "okay";
};

&qup2 {
 status = "okay";
};

&remoteproc_adsp {
 firmware-name = "qcom/sa8540p/adsp.mbn";
 status = "okay";
};

&remoteproc_nsp0 {
 firmware-name = "qcom/sa8540p/cdsp.mbn";
 status = "okay";
};

&remoteproc_nsp1 {
 firmware-name = "qcom/sa8540p/cdsp1.mbn";
 status = "okay";
};

&uart17 {
 compatible = "qcom,geni-debug-uart";
 status = "okay";
};

&ufs_mem_hc {
 reset-gpios = <&tlmm 228 1>;

 vcc-supply = <&vreg_l17c>;
 vcc-max-microamp = <800000>;
 vccq-supply = <&vreg_l6c>;
 vccq-max-microamp = <900000>;

 status = "okay";
};

&ufs_mem_phy {
 vdda-phy-supply = <&vreg_l8g>;
 vdda-pll-supply = <&vreg_l3g>;

 status = "okay";
};

&ufs_card_hc {
 reset-gpios = <&tlmm 229 1>;

 vcc-supply = <&vreg_l10c>;
 vcc-max-microamp = <800000>;
 vccq-supply = <&vreg_l3c>;
 vccq-max-microamp = <900000>;

 status = "okay";
};

&ufs_card_phy {
 vdda-phy-supply = <&vreg_l8g>;
 vdda-pll-supply = <&vreg_l3g>;

 status = "okay";
};

&usb_0 {
 status = "okay";
};

&usb_0_dwc3 {

 dr_mode = "peripheral";
};

&usb_0_hsphy {
 vdda-pll-supply = <&vreg_l5a>;
 vdda18-supply = <&vreg_l7a>;
 vdda33-supply = <&vreg_l13a>;

 status = "okay";
};

&usb_0_qmpphy {
 vdda-phy-supply = <&vreg_l3a>;
 vdda-pll-supply = <&vreg_l5a>;

 status = "okay";
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {

 dr_mode = "host";
};

&usb_1_hsphy {
 vdda-pll-supply = <&vreg_l1c>;
 vdda18-supply = <&vreg_l7c>;
 vdda33-supply = <&vreg_l2c>;

 status = "okay";
};

&usb_1_qmpphy {
 vdda-phy-supply = <&vreg_l4c>;
 vdda-pll-supply = <&vreg_l1c>;

 status = "okay";
};

&usb_2_hsphy0 {
 vdda-pll-supply = <&vreg_l5a>;
 vdda18-supply = <&vreg_l7g>;
 vdda33-supply = <&vreg_l13a>;

 status = "okay";
};

&usb_2_hsphy1 {
 vdda-pll-supply = <&vreg_l5a>;
 vdda18-supply = <&vreg_l7g>;
 vdda33-supply = <&vreg_l13a>;

 status = "okay";
};

&usb_2_hsphy2 {
 vdda-pll-supply = <&vreg_l5a>;
 vdda18-supply = <&vreg_l7g>;
 vdda33-supply = <&vreg_l13a>;

 status = "okay";
};

&usb_2_hsphy3 {
 vdda-pll-supply = <&vreg_l5a>;
 vdda18-supply = <&vreg_l7g>;
 vdda33-supply = <&vreg_l13a>;

 status = "okay";
};

&usb_2_qmpphy0 {
 vdda-phy-supply = <&vreg_l3a>;
 vdda-pll-supply = <&vreg_l5a>;

 status = "okay";
};

&usb_2_qmpphy1 {
 vdda-phy-supply = <&vreg_l3a>;
 vdda-pll-supply = <&vreg_l5a>;

 status = "okay";
};

&xo_board_clk {
 clock-frequency = <38400000>;
};



&tlmm {
 pcie2a_default: pcie2a-default-state {
  clkreq-n-pins {
   pins = "gpio142";
   function = "pcie2a_clkreq";
   drive-strength = <2>;
   bias-pull-up;
  };

  perst-n-pins {
   pins = "gpio143";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-down;
  };

  wake-n-pins {
   pins = "gpio145";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 pcie3a_default: pcie3a-default-state {
  clkreq-n-pins {
   pins = "gpio150";
   function = "pcie3a_clkreq";
   drive-strength = <2>;
   bias-pull-up;
  };

  perst-n-pins {
   pins = "gpio151";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-down;
  };

  wake-n-pins {
   pins = "gpio56";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 pcie3b_default: pcie3b-default-state {
  clkreq-n-pins {
   pins = "gpio152";
   function = "pcie3b_clkreq";
   drive-strength = <2>;
   bias-pull-up;
  };

  perst-n-pins {
   pins = "gpio153";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-down;
  };

  wake-n-pins {
   pins = "gpio130";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 pcie4_default: pcie4-default-state {
  clkreq-n-pins {
   pins = "gpio140";
   function = "pcie4_clkreq";
   drive-strength = <2>;
   bias-pull-up;
  };

  perst-n-pins {
   pins = "gpio141";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-down;
  };

  wake-n-pins {
   pins = "gpio139";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-up;
  };
 };
};
