#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jul 11 10:12:07 2021
# Process ID: 8708
# Current directory: F:/.vscode/Github/MIPS32_CPU/minisys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3192 F:\.vscode\Github\MIPS32_CPU\minisys\minisys.xpr
# Log file: F:/.vscode/Github/MIPS32_CPU/minisys/vivado.log
# Journal file: F:/.vscode/Github/MIPS32_CPU/minisys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/.vscode/Github/MIPS32_CPU/minisys/minisys.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
remove_files -fileset sim_1 F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/control32_sim.v
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sim_1/imports/sim/control32_sim.v
launch_simulation
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top control32 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source ControlIO32_sim.tcl
close_sim
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.2 -module_name cpuclk
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235}] [get_ips cpuclk]
generate_target {instantiation_template} [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_run -jobs 4 cpuclk_synth_1
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
launch_simulation
source ControlIO32_sim.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpuclk_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source cpuclk_sim.tcl
close_sim
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name prgrom
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {14} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips prgrom]
generate_target {instantiation_template} [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_run -jobs 4 prgrom_synth_1
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgmip32.coe} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips prgrom]
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
reset_run prgrom_synth_1
launch_run -jobs 4 prgrom_synth_1
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ifetc32_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
remove_files -fileset prgrom f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci
file delete -force f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/ip/prgrom F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts/prgrom
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name prgrom
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips prgrom]
generate_target {instantiation_template} [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_run -jobs 4 prgrom_synth_1
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
close_project
open_project F:/.vscode/Github/MIPS32_CPU/minisys/minisys.xpr
remove_files -fileset prgrom F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/ip/prgrom F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts/prgrom
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name prgrom
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips prgrom]
generate_target {instantiation_template} [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
launch_run -jobs 4 prgrom_synth_1
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {true}] [get_ips prgrom]
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
reset_run prgrom_synth_1
launch_run -jobs 4 prgrom_synth_1
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips prgrom]
generate_target all [get_files  f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci]
export_ip_user_files -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -no_script -force -quiet
reset_run prgrom_synth_1
launch_run -jobs 4 prgrom_synth_1
export_simulation -of_objects [get_files f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci] -directory F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts -force -quiet
remove_files -fileset prgrom f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom/prgrom.xci
file delete -force f:/.vscode/Github/MIPS32_CPU/minisys/minisys.srcs/sources_1/ip/prgrom
file delete -force F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/ip/prgrom F:/.vscode/Github/MIPS32_CPU/minisys/minisys.ip_user_files/sim_scripts/prgrom
report_ip_status -name ip_status 
