Classic Timing Analyzer report for ProcessadorDidático
Fri Dec 23 22:17:14 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                            ;
+------------------------------+-------+---------------+-------------+-------------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From        ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------+----------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.844 ns   ; Entrada3[4] ; Saida[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;             ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+--------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To        ;
+-------+-------------------+-----------------+--------------+-----------+
; N/A   ; None              ; 10.844 ns       ; Entrada3[4]  ; Saida[4]  ;
; N/A   ; None              ; 10.551 ns       ; Controle[1]  ; Saida[4]  ;
; N/A   ; None              ; 10.402 ns       ; Controle[0]  ; Saida[4]  ;
; N/A   ; None              ; 10.371 ns       ; Entrada2[4]  ; Saida[4]  ;
; N/A   ; None              ; 10.257 ns       ; Entrada1[2]  ; Saida[2]  ;
; N/A   ; None              ; 10.243 ns       ; Entrada1[4]  ; Saida[4]  ;
; N/A   ; None              ; 10.027 ns       ; Entrada2[12] ; Saida[12] ;
; N/A   ; None              ; 9.855 ns        ; Controle[1]  ; Saida[8]  ;
; N/A   ; None              ; 9.773 ns        ; Controle[1]  ; Saida[1]  ;
; N/A   ; None              ; 9.708 ns        ; Entrada2[2]  ; Saida[2]  ;
; N/A   ; None              ; 9.705 ns        ; Controle[0]  ; Saida[8]  ;
; N/A   ; None              ; 9.668 ns        ; Entrada2[8]  ; Saida[8]  ;
; N/A   ; None              ; 9.634 ns        ; Controle[0]  ; Saida[1]  ;
; N/A   ; None              ; 9.633 ns        ; Entrada1[8]  ; Saida[8]  ;
; N/A   ; None              ; 9.623 ns        ; Controle[0]  ; Saida[14] ;
; N/A   ; None              ; 9.588 ns        ; Controle[0]  ; Saida[12] ;
; N/A   ; None              ; 9.509 ns        ; Entrada3[8]  ; Saida[8]  ;
; N/A   ; None              ; 9.504 ns        ; Controle[1]  ; Saida[2]  ;
; N/A   ; None              ; 9.495 ns        ; Entrada1[12] ; Saida[12] ;
; N/A   ; None              ; 9.426 ns        ; Entrada2[1]  ; Saida[1]  ;
; N/A   ; None              ; 9.366 ns        ; Entrada3[1]  ; Saida[1]  ;
; N/A   ; None              ; 9.361 ns        ; Controle[0]  ; Saida[2]  ;
; N/A   ; None              ; 9.341 ns        ; Entrada3[2]  ; Saida[2]  ;
; N/A   ; None              ; 9.197 ns        ; Entrada1[1]  ; Saida[1]  ;
; N/A   ; None              ; 9.125 ns        ; Controle[1]  ; Saida[14] ;
; N/A   ; None              ; 9.091 ns        ; Controle[1]  ; Saida[12] ;
; N/A   ; None              ; 8.981 ns        ; Entrada3[12] ; Saida[12] ;
; N/A   ; None              ; 8.907 ns        ; Entrada1[14] ; Saida[14] ;
; N/A   ; None              ; 8.815 ns        ; Entrada1[6]  ; Saida[6]  ;
; N/A   ; None              ; 8.775 ns        ; Entrada2[14] ; Saida[14] ;
; N/A   ; None              ; 8.766 ns        ; Entrada2[6]  ; Saida[6]  ;
; N/A   ; None              ; 8.742 ns        ; Controle[0]  ; Saida[10] ;
; N/A   ; None              ; 8.623 ns        ; Controle[0]  ; Saida[11] ;
; N/A   ; None              ; 8.608 ns        ; Entrada3[14] ; Saida[14] ;
; N/A   ; None              ; 8.580 ns        ; Controle[0]  ; Saida[13] ;
; N/A   ; None              ; 8.516 ns        ; Controle[1]  ; Saida[6]  ;
; N/A   ; None              ; 8.367 ns        ; Controle[0]  ; Saida[6]  ;
; N/A   ; None              ; 8.356 ns        ; Controle[0]  ; Saida[15] ;
; N/A   ; None              ; 8.308 ns        ; Entrada2[0]  ; Saida[0]  ;
; N/A   ; None              ; 8.285 ns        ; Entrada3[10] ; Saida[10] ;
; N/A   ; None              ; 8.246 ns        ; Controle[1]  ; Saida[10] ;
; N/A   ; None              ; 8.187 ns        ; Controle[1]  ; Saida[3]  ;
; N/A   ; None              ; 8.172 ns        ; Entrada1[3]  ; Saida[3]  ;
; N/A   ; None              ; 8.168 ns        ; Entrada2[3]  ; Saida[3]  ;
; N/A   ; None              ; 8.144 ns        ; Entrada3[6]  ; Saida[6]  ;
; N/A   ; None              ; 8.141 ns        ; Entrada1[13] ; Saida[13] ;
; N/A   ; None              ; 8.126 ns        ; Controle[1]  ; Saida[11] ;
; N/A   ; None              ; 8.082 ns        ; Controle[1]  ; Saida[13] ;
; N/A   ; None              ; 8.044 ns        ; Controle[0]  ; Saida[3]  ;
; N/A   ; None              ; 8.033 ns        ; Controle[1]  ; Saida[5]  ;
; N/A   ; None              ; 8.015 ns        ; Controle[1]  ; Saida[0]  ;
; N/A   ; None              ; 7.979 ns        ; Entrada2[11] ; Saida[11] ;
; N/A   ; None              ; 7.979 ns        ; Entrada3[3]  ; Saida[3]  ;
; N/A   ; None              ; 7.939 ns        ; Entrada1[10] ; Saida[10] ;
; N/A   ; None              ; 7.894 ns        ; Entrada2[5]  ; Saida[5]  ;
; N/A   ; None              ; 7.884 ns        ; Controle[0]  ; Saida[5]  ;
; N/A   ; None              ; 7.876 ns        ; Controle[0]  ; Saida[0]  ;
; N/A   ; None              ; 7.872 ns        ; Entrada2[13] ; Saida[13] ;
; N/A   ; None              ; 7.860 ns        ; Controle[1]  ; Saida[15] ;
; N/A   ; None              ; 7.844 ns        ; Entrada1[11] ; Saida[11] ;
; N/A   ; None              ; 7.826 ns        ; Entrada3[5]  ; Saida[5]  ;
; N/A   ; None              ; 7.734 ns        ; Entrada2[10] ; Saida[10] ;
; N/A   ; None              ; 7.708 ns        ; Controle[1]  ; Saida[9]  ;
; N/A   ; None              ; 7.678 ns        ; Entrada1[0]  ; Saida[0]  ;
; N/A   ; None              ; 7.659 ns        ; Entrada1[5]  ; Saida[5]  ;
; N/A   ; None              ; 7.651 ns        ; Controle[1]  ; Saida[7]  ;
; N/A   ; None              ; 7.621 ns        ; Entrada3[9]  ; Saida[9]  ;
; N/A   ; None              ; 7.608 ns        ; Entrada3[13] ; Saida[13] ;
; N/A   ; None              ; 7.608 ns        ; Entrada3[0]  ; Saida[0]  ;
; N/A   ; None              ; 7.602 ns        ; Entrada1[9]  ; Saida[9]  ;
; N/A   ; None              ; 7.596 ns        ; Entrada1[15] ; Saida[15] ;
; N/A   ; None              ; 7.558 ns        ; Controle[0]  ; Saida[9]  ;
; N/A   ; None              ; 7.535 ns        ; Entrada3[15] ; Saida[15] ;
; N/A   ; None              ; 7.502 ns        ; Controle[0]  ; Saida[7]  ;
; N/A   ; None              ; 7.490 ns        ; Entrada2[7]  ; Saida[7]  ;
; N/A   ; None              ; 7.411 ns        ; Entrada2[15] ; Saida[15] ;
; N/A   ; None              ; 7.381 ns        ; Entrada3[11] ; Saida[11] ;
; N/A   ; None              ; 7.380 ns        ; Entrada1[7]  ; Saida[7]  ;
; N/A   ; None              ; 7.354 ns        ; Entrada2[9]  ; Saida[9]  ;
; N/A   ; None              ; 7.276 ns        ; Entrada3[7]  ; Saida[7]  ;
+-------+-------------------+-----------------+--------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 23 22:17:14 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProcessadorDidático -c ProcessadorDidático --timing_analysis_only
Info: Longest tpd from source pin "Entrada3[4]" to destination pin "Saida[4]" is 10.844 ns
    Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 1; PIN Node = 'Entrada3[4]'
    Info: 2: + IC(4.474 ns) + CELL(0.228 ns) = 5.482 ns; Loc. = LCCOMB_X30_Y1_N8; Fanout = 1; COMB Node = 'Mux11~0'
    Info: 3: + IC(3.380 ns) + CELL(1.982 ns) = 10.844 ns; Loc. = PIN_B18; Fanout = 0; PIN Node = 'Saida[4]'
    Info: Total cell delay = 2.990 ns ( 27.57 % )
    Info: Total interconnect delay = 7.854 ns ( 72.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Fri Dec 23 22:17:15 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


