// Seed: 1186321128
module module_0 (
    input  wor  id_0,
    input  wor  id_1,
    output wire id_2,
    input  tri1 id_3,
    output tri1 id_4,
    input  tri  id_5
);
  tri0 id_7;
  supply0 id_8;
  assign id_8 = 1;
  always @(1) begin
    id_8 = 1'h0 == 1;
  end
  assign id_7 = 1;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1
    , id_12,
    input supply1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output uwire id_5,
    output tri0 id_6,
    output tri id_7,
    output tri1 id_8,
    input tri id_9,
    inout wor id_10
);
  assign id_3 = 1;
  module_0(
      id_10, id_4, id_8, id_0, id_6, id_4
  );
endmodule
