<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1521217260">
  <File Type="PA-TCL" Name="TopLevelDesign.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="TopLevelDesign_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="TopLevelDesign_reports.tcl"/>
  <File Type="RDS-RDS" Name="TopLevelDesign.vds"/>
  <File Type="RDS-UTIL" Name="TopLevelDesign_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="TopLevelDesign_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="TopLevelDesign.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="TopLevelDesign_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="TopLevelDesign_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Lab7/Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab7Part1/Lab7Part1.srcs/sources_1/new/ArithmeticLogicUnit.vhd"/>
        <Attr Name="ImportTime" Val="1521136557"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Lab7/Lab7Part2/Lab7Part2.srcs/sources_1/new/FSM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab7Part2/Lab7Part2.srcs/sources_1/new/FSM.vhd"/>
        <Attr Name="ImportTime" Val="1521139365"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/clockdivider.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Lab6/Lab6Part1/Lab6Part1.srcs/sources_1/new/clockdivider.vhd"/>
        <Attr Name="ImportTime" Val="1519931567"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/TopLevelDesign.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="TopLevelDesign"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/const.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/const.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2017"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
