
---------- Begin Simulation Statistics ----------
final_tick                                50251358000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 355961                       # Simulator instruction rate (inst/s)
host_mem_usage                                8796728                       # Number of bytes of host memory used
host_op_rate                                   656972                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.67                       # Real time elapsed on the host
host_tick_rate                             2555338990                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000001                       # Number of instructions simulated
sim_ops                                      12919500                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050251                       # Number of seconds simulated
sim_ticks                                 50251358000                       # Number of ticks simulated
system.cpu.Branches                           1431774                       # Number of branches fetched
system.cpu.committedInsts                     7000001                       # Number of instructions committed
system.cpu.committedOps                      12919500                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1763987                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           128                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      993191                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            94                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     9211040                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          2776                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         50251358                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   50251358                       # Number of busy cycles
system.cpu.num_cc_register_reads              7108155                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             4090881                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1030127                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 508763                       # Number of float alu accesses
system.cpu.num_fp_insts                        508763                       # number of float instructions
system.cpu.num_fp_register_reads               763286                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              426007                       # number of times the floating registers were written
system.cpu.num_func_calls                      293725                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              12600632                       # Number of integer alu accesses
system.cpu.num_int_insts                     12600632                       # number of integer instructions
system.cpu.num_int_register_reads            25297960                       # number of times the integer registers were read
system.cpu.num_int_register_writes           10219884                       # number of times the integer registers were written
system.cpu.num_load_insts                     1762692                       # Number of load instructions
system.cpu.num_mem_refs                       2755461                       # number of memory refs
system.cpu.num_store_insts                     992769                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 35326      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                   9792773     75.80%     76.07% # Class of executed instruction
system.cpu.op_class::IntMult                    24677      0.19%     76.26% # Class of executed instruction
system.cpu.op_class::IntDiv                     83383      0.65%     76.91% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5026      0.04%     76.95% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.95% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.95% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.95% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.95% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.95% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.95% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1262      0.01%     76.96% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.96% # Class of executed instruction
system.cpu.op_class::SimdAlu                    27536      0.21%     77.17% # Class of executed instruction
system.cpu.op_class::SimdCmp                      378      0.00%     77.17% # Class of executed instruction
system.cpu.op_class::SimdCvt                    11632      0.09%     77.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                   25890      0.20%     77.46% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.46% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               69154      0.54%     78.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                 180      0.00%     78.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               11989      0.09%     78.09% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 702      0.01%     78.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              74029      0.57%     78.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                140      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.67% # Class of executed instruction
system.cpu.op_class::MemRead                  1601560     12.40%     91.07% # Class of executed instruction
system.cpu.op_class::MemWrite                  929948      7.20%     98.27% # Class of executed instruction
system.cpu.op_class::FloatMemRead              161132      1.25%     99.51% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              62821      0.49%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   12919538                       # Class of executed instruction
system.cpu.workload.numSyscalls                   316                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       127626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        88601                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         255115                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            88602                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22362                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         50212                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              24870                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          785                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21577                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2980                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2980                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24870                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        78062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        78062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  78062                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      1832640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      1832640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1832640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27850                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27850    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27850                       # Request fanout histogram
system.membus.reqLayer0.occupancy            53352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          149165500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          9119896                       # number of demand (read+write) hits
system.icache.demand_hits::total              9119896                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         9119896                       # number of overall hits
system.icache.overall_hits::total             9119896                       # number of overall hits
system.icache.demand_misses::.cpu.inst          91144                       # number of demand (read+write) misses
system.icache.demand_misses::total              91144                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         91144                       # number of overall misses
system.icache.overall_misses::total             91144                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  21918781000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  21918781000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  21918781000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  21918781000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      9211040                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          9211040                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      9211040                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         9211040                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.009895                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.009895                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.009895                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.009895                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 240485.177302                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 240485.177302                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 240485.177302                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 240485.177302                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        91144                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         91144                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        91144                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        91144                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  21736493000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  21736493000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  21736493000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  21736493000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.009895                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.009895                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.009895                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.009895                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 238485.177302                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 238485.177302                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 238485.177302                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 238485.177302                       # average overall mshr miss latency
system.icache.replacements                      90632                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         9119896                       # number of ReadReq hits
system.icache.ReadReq_hits::total             9119896                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         91144                       # number of ReadReq misses
system.icache.ReadReq_misses::total             91144                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  21918781000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  21918781000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      9211040                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         9211040                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.009895                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.009895                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 240485.177302                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 240485.177302                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        91144                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        91144                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  21736493000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  21736493000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009895                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.009895                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 238485.177302                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 238485.177302                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               504.569232                       # Cycle average of tags in use
system.icache.tags.total_refs                 9211040                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 91144                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                101.060300                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   504.569232                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.985487                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.985487                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               9302184                       # Number of tag accesses
system.icache.tags.data_accesses              9302184                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst         1517568                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          264832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1782400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst      1517568                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total        1517568                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        50240                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            50240                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst            23712                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4138                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                27850                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           785                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 785                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           30199542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            5270146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               35469688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      30199542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          30199542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          999774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                999774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          999774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          30199542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           5270146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              36469462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       686.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     23712.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      3953.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.025867104500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            37                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            37                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                69019                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 630                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        27850                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         785                       # Number of write requests accepted
system.mem_ctrl.readBursts                      27850                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       785                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     185                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     99                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                745                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1853                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2192                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               3314                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               3241                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1361                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2445                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1571                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1639                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                677                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               361                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1005                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1893                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1684                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1547                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 30                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 48                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                100                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 83                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 67                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 71                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 49                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 19                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 11                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                48                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                15                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                45                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                47                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                26                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.39                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     309253000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   138325000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                827971750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      11178.49                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29928.49                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     16467                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      514                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  59.52                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 74.93                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  27850                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   785                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    27662                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      38                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      38                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      38                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      38                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      38                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        11347                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     159.771570                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    123.775227                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    128.572112                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          4988     43.96%     43.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3809     33.57%     77.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1536     13.54%     91.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          577      5.09%     96.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          314      2.77%     98.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          111      0.98%     99.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            8      0.07%     99.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            1      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         11347                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           37                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      740.918919                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     268.452458                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1306.002497                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255             22     59.46%     59.46% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            4     10.81%     70.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            2      5.41%     75.68% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            2      5.41%     81.08% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1791            4     10.81%     91.89% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3840-4095            1      2.70%     94.59% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4608-4863            1      2.70%     97.30% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5376-5631            1      2.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             37                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           37                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                37    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             37                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1770560                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                    11840                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    42624                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1782400                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 50240                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         35.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      35.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.28                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.28                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    50249017000                       # Total gap between requests
system.mem_ctrl.avgGap                     1754811.14                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst      1517568                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       252992                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        42624                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 30199542.070086941123                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 5034530.609103140421                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 848215.883041409543                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst        23712                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         4138                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          785                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    709943250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    118028500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1065290271000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29940.25                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28523.08                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 1357057670.06                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     59.90                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              31744440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              16872570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             78133020                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy             1111860                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      3966271920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        7507142250                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       12974717760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         24575993820                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         489.061287                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  33653464000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1677780000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  14920114000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              49294560                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              26189295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            119395080                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             2364660                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      3966271920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy       11486812140                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        9623416800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         25273744455                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         502.946497                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  24906921500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1677780000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  23666656500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           29790                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           24189                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               53979                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          29790                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          24189                       # number of overall hits
system.l2cache.overall_hits::total              53979                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         61354                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         12156                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             73510                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        61354                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        12156                       # number of overall misses
system.l2cache.overall_misses::total            73510                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  20837106000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   3893357000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  24730463000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  20837106000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   3893357000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  24730463000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        91144                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        36345                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          127489                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        91144                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        36345                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         127489                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.673155                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.334461                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.576599                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.673155                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.334461                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.576599                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 339620.986407                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 320282.741033                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 336423.112502                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 339620.986407                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 320282.741033                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 336423.112502                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           8828                       # number of writebacks
system.l2cache.writebacks::total                 8828                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        61354                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        12156                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        73510                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        61354                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        12156                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        73510                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst  19610026000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   3650237000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  23260263000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst  19610026000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   3650237000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  23260263000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.673155                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.334461                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.576599                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.673155                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.334461                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.576599                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 319620.986407                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 300282.741033                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 316423.112502                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 319620.986407                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 300282.741033                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 316423.112502                       # average overall mshr miss latency
system.l2cache.replacements                     85717                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        28898                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        28898                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        28898                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        28898                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        50782                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        50782                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          677                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             677                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          484                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           484                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data      8740000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total      8740000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data         1161                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total         1161                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.416882                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.416882                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 18057.851240                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 18057.851240                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          484                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          484                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     37588000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     37588000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.416882                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.416882                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 77661.157025                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 77661.157025                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         6719                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             6719                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5337                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5337                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   2448188000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2448188000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        12056                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        12056                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.442684                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.442684                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 458719.880082                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 458719.880082                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5337                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5337                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   2341448000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   2341448000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.442684                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.442684                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 438719.880082                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 438719.880082                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        29790                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        17470                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        47260                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        61354                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6819                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        68173                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  20837106000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1445169000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  22282275000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        91144                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        24289                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       115433                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.673155                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.280744                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.590585                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 339620.986407                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 211932.688077                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 326848.972467                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        61354                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6819                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        68173                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst  19610026000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1308789000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  20918815000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.673155                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.280744                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.590585                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 319620.986407                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 191932.688077                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 306848.972467                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1007.772868                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 203943                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                86741                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.351172                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   150.837907                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   626.150063                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   230.784897                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.147303                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.611475                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.225376                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.984153                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          564                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           72                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               341855                       # Number of tag accesses
system.l2cache.tags.data_accesses              341855                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            36409                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             7073                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                43482                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           36409                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            7073                       # number of overall hits
system.l3Dram.overall_hits::total               43482                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          24945                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data           5079                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              30024                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         24945                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data          5079                       # number of overall misses
system.l3Dram.overall_misses::total             30024                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst  16464733000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   3033873000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  19498606000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst  16464733000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   3033873000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  19498606000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        61354                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        12152                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            73506                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        61354                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        12152                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           73506                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.406575                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.417956                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.408456                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.406575                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.417956                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.408456                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 660041.411104                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 597336.680449                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 649433.986144                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 660041.411104                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 597336.680449                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 649433.986144                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            2640                       # number of writebacks
system.l3Dram.writebacks::total                  2640                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        24945                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data         5079                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         30024                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        24945                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data         5079                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        30024                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst  15192538000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   2774844000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  17967382000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst  15192538000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   2774844000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  17967382000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.406575                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.417956                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.408456                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.406575                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.417956                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.408456                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 609041.411104                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 546336.680449                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 598433.986144                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 609041.411104                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 546336.680449                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 598433.986144                       # average overall mshr miss latency
system.l3Dram.replacements                      28650                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         8828                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         8828                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         8828                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         8828                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        14959                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        14959                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          473                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              473                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           15                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             15                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          488                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          488                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.030738                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.030738                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           15                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           15                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data      2715000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total      2715000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.030738                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.030738                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data          1887                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total              1887                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         3446                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            3446                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   2132930000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   2132930000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         5333                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          5333                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.646165                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.646165                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 618958.212420                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 618958.212420                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         3446                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         3446                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   1957184000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   1957184000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.646165                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.646165                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 567958.212420                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 567958.212420                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        36409                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         5186                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         41595                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        24945                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         1633                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        26578                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst  16464733000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    900943000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total  17365676000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        61354                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         6819                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        68173                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.406575                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.239478                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.389861                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 660041.411104                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 551710.349051                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 653385.356310                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        24945                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         1633                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        26578                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst  15192538000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    817660000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total  16010198000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.406575                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.239478                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.389861                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 609041.411104                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 500710.349051                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 602385.356310                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3544.420474                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                  133283                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 32599                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  4.088561                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   329.314438                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  2068.511919                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  1146.594118                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.080399                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.505008                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.279930                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.865337                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         3949                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          553                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3          394                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         2893                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.964111                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                180856                       # Number of tag accesses
system.l3Dram.tags.data_accesses               180856                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          2718173                       # number of demand (read+write) hits
system.dcache.demand_hits::total              2718173                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         2719525                       # number of overall hits
system.dcache.overall_hits::total             2719525                       # number of overall hits
system.dcache.demand_misses::.cpu.data          37257                       # number of demand (read+write) misses
system.dcache.demand_misses::total              37257                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         37615                       # number of overall misses
system.dcache.overall_misses::total             37615                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   4657088000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   4657088000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   4657088000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   4657088000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      2755430                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          2755430                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      2757140                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         2757140                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.013521                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.013521                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.013643                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.013643                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 124999.006898                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 124999.006898                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 123809.331384                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 123809.331384                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           28898                       # number of writebacks
system.dcache.writebacks::total                 28898                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total               8                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total              8                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        37249                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         37249                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        37501                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        37501                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   4581848000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   4581848000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   4602870000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   4602870000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.013518                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.013518                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.013601                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.013601                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 123005.933045                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 123005.933045                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 122739.926935                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 122739.926935                       # average overall mshr miss latency
system.dcache.replacements                      35833                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1738240                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1738240                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         24037                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             24037                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1929474000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1929474000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1762277                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1762277                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.013640                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.013640                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 80270.998877                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 80270.998877                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        24037                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        24037                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1881400000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1881400000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013640                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.013640                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78270.998877                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 78270.998877                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         979933                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             979933                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        13220                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            13220                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   2727614000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   2727614000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       993153                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         993153                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.013311                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.013311                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 206324.810893                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 206324.810893                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total             8                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        13212                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        13212                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   2700448000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   2700448000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013303                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.013303                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 204393.581592                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 204393.581592                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          1352                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              1352                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          358                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             358                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         1710                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          1710                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.209357                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.209357                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          252                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          252                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     21022000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     21022000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.147368                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.147368                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 83420.634921                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 83420.634921                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               501.797023                       # Cycle average of tags in use
system.dcache.tags.total_refs                 2757026                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 36345                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 75.857092                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   501.797023                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.980072                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.980072                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          108                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::4          103                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               2793485                       # Number of tag accesses
system.dcache.tags.data_accesses              2793485                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst         1233                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          941                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           2174                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst         1233                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          941                       # number of overall hits
system.DynamicCache.overall_hits::total          2174                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst        23712                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data         4138                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        27850                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst        23712                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data         4138                       # number of overall misses
system.DynamicCache.overall_misses::total        27850                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst  13760053000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   2393485000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  16153538000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst  13760053000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   2393485000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  16153538000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        24945                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data         5079                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        30024                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        24945                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data         5079                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        30024                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.950571                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.814727                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.927591                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.950571                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.814727                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.927591                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580299.131242                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 578415.901402                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 580019.317774                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580299.131242                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 578415.901402                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 580019.317774                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks          785                       # number of writebacks
system.DynamicCache.writebacks::total             785                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst        23712                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data         4138                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        27850                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst        23712                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data         4138                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        27850                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst  10677493000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   1855545000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total  12533038000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst  10677493000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   1855545000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total  12533038000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.950571                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.814727                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.927591                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.950571                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.814727                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.927591                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450299.131242                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 448415.901402                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 450019.317774                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450299.131242                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 448415.901402                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 450019.317774                       # average overall mshr miss latency
system.DynamicCache.replacements                26541                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         2640                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         2640                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         2640                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         2640                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks        20938                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total        20938                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           15                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           15                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data           15                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           15                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data          466                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          466                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         2980                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         2980                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   1720858000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   1720858000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         3446                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         3446                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.864771                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.864771                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 577469.127517                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 577469.127517                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         2980                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         2980                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   1333458000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   1333458000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.864771                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.864771                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 447469.127517                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 447469.127517                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst         1233                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          475                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         1708                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst        23712                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data         1158                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total        24870                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst  13760053000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    672627000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total  14432680000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        24945                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         1633                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        26578                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.950571                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.709124                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.935736                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580299.131242                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 580852.331606                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 580324.889425                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst        23712                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data         1158                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total        24870                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst  10677493000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    522087000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total  11199580000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.950571                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.709124                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.935736                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450299.131242                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 450852.331606                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 450324.889425                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3544.430690                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             34991                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           30490                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.147622                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   708.685627                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  1759.085441                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  1076.659622                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.173019                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.429464                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.262856                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.865340                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         3949                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3          353                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         3124                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.964111                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           86419                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          86419                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              115433                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         41151                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            223582                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq              1161                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp             1161                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              12056                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             12056                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         115433                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       110845                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       272920                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  383765                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      4175552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      5833216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 10008768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                            138268                       # Total snoops (count)
system.l2bar.snoopTraffic                      784192                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             266918                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.331952                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.470923                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   178315     66.81%     66.81% # Request fanout histogram
system.l2bar.snoop_fanout::1                    88602     33.19%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bar.snoop_fanout::total               266918                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            312911000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           273432000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           110196000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  50251358000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  50251358000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
