

================================================================
== Vitis HLS Report for 'backprop_Pipeline_take_difference_loop1'
================================================================
* Date:           Wed Aug  6 20:24:18 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.534 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  96.000 ns|  96.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- take_difference_loop1  |       10|       10|         9|          1|          1|     3|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     103|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      28|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|      406|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      406|     258|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_64_1_1_U99   |mux_3_2_64_1_1  |        0|   0|  0|  14|    0|
    |mux_3_2_64_1_1_U100  |mux_3_2_64_1_1  |        0|   0|  0|  14|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  28|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_215_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln116_fu_225_p2   |         +|   0|  0|  16|           9|           9|
    |ap_condition_364      |       and|   0|  0|   2|           1|           1|
    |icmp_ln114_fu_209_p2  |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln116_fu_258_p2   |       xor|   0|  0|  65|          64|          65|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 103|          79|          80|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|    2|          4|
    |i_20_fu_68                   |   9|          2|    2|          4|
    |output_difference_0_1_fu_72  |   9|          2|   64|        128|
    |output_difference_1_1_fu_76  |   9|          2|   64|        128|
    |output_difference_2_1_fu_80  |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  63|         14|  198|        396|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i_20_fu_68                        |   2|   0|    2|          0|
    |i_reg_363                         |   2|   0|    2|          0|
    |icmp_ln114_reg_369                |   1|   0|    1|          0|
    |output_difference_0_1_fu_72       |  64|   0|   64|          0|
    |output_difference_1_1_fu_76       |  64|   0|   64|          0|
    |output_difference_2_1_fu_80       |  64|   0|   64|          0|
    |sub_i4_reg_388                    |  64|   0|   64|          0|
    |i_reg_363                         |  64|  32|    2|          0|
    |icmp_ln114_reg_369                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 406|  64|  281|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|grp_fu_988_p_din0                 |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|grp_fu_988_p_din1                 |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|grp_fu_988_p_opcode               |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|grp_fu_988_p_dout0                |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|grp_fu_988_p_ce                   |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|grp_fu_992_p_din0                 |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|grp_fu_992_p_din1                 |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|grp_fu_992_p_dout0                |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|grp_fu_992_p_ce                   |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_take_difference_loop1|  return value|
|output_difference_2_022           |   in|   64|     ap_none|                  output_difference_2_022|        scalar|
|output_difference_1_021           |   in|   64|     ap_none|                  output_difference_1_021|        scalar|
|output_difference_0_020           |   in|   64|     ap_none|                  output_difference_0_020|        scalar|
|net_outputs_0_1_reload            |   in|   64|     ap_none|                   net_outputs_0_1_reload|        scalar|
|net_outputs_1_1_reload            |   in|   64|     ap_none|                   net_outputs_1_1_reload|        scalar|
|net_outputs_2_1_reload            |   in|   64|     ap_none|                   net_outputs_2_1_reload|        scalar|
|sub_ln374                         |   in|    9|     ap_none|                                sub_ln374|        scalar|
|training_targets_address0         |  out|    9|   ap_memory|                         training_targets|         array|
|training_targets_ce0              |  out|    1|   ap_memory|                         training_targets|         array|
|training_targets_q0               |   in|   64|   ap_memory|                         training_targets|         array|
|dactivations3_0_1_reload          |   in|   64|     ap_none|                 dactivations3_0_1_reload|        scalar|
|dactivations3_1_1_reload          |   in|   64|     ap_none|                 dactivations3_1_1_reload|        scalar|
|dactivations3_2_1_reload          |   in|   64|     ap_none|                 dactivations3_2_1_reload|        scalar|
|output_difference_2_1_out         |  out|   64|      ap_vld|                output_difference_2_1_out|       pointer|
|output_difference_2_1_out_ap_vld  |  out|    1|      ap_vld|                output_difference_2_1_out|       pointer|
|output_difference_1_1_out         |  out|   64|      ap_vld|                output_difference_1_1_out|       pointer|
|output_difference_1_1_out_ap_vld  |  out|    1|      ap_vld|                output_difference_1_1_out|       pointer|
|output_difference_0_1_out         |  out|   64|      ap_vld|                output_difference_0_1_out|       pointer|
|output_difference_0_1_out_ap_vld  |  out|    1|      ap_vld|                output_difference_0_1_out|       pointer|
+----------------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.30>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_20 = alloca i32 1" [data/benchmarks/backprop/backprop.c:112->data/benchmarks/backprop/backprop.c:374]   --->   Operation 12 'alloca' 'i_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_difference_0_1 = alloca i32 1"   --->   Operation 13 'alloca' 'output_difference_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_difference_1_1 = alloca i32 1"   --->   Operation 14 'alloca' 'output_difference_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_difference_2_1 = alloca i32 1"   --->   Operation 15 'alloca' 'output_difference_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dactivations3_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_2_1_reload"   --->   Operation 17 'read' 'dactivations3_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dactivations3_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_1_1_reload"   --->   Operation 18 'read' 'dactivations3_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dactivations3_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %dactivations3_0_1_reload"   --->   Operation 19 'read' 'dactivations3_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub_ln374_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %sub_ln374"   --->   Operation 20 'read' 'sub_ln374_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%net_outputs_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_2_1_reload"   --->   Operation 21 'read' 'net_outputs_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%net_outputs_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_1_1_reload"   --->   Operation 22 'read' 'net_outputs_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%net_outputs_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %net_outputs_0_1_reload"   --->   Operation 23 'read' 'net_outputs_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_difference_0_020_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_0_020"   --->   Operation 24 'read' 'output_difference_0_020_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_difference_1_021_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_1_021"   --->   Operation 25 'read' 'output_difference_1_021_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_difference_2_022_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_2_022"   --->   Operation 26 'read' 'output_difference_2_022_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %output_difference_2_022_read, i64 %output_difference_2_1"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %output_difference_1_021_read, i64 %output_difference_1_1"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %output_difference_0_020_read, i64 %output_difference_0_1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln112 = store i2 0, i2 %i_20" [data/benchmarks/backprop/backprop.c:112->data/benchmarks/backprop/backprop.c:374]   --->   Operation 30 'store' 'store_ln112' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i47"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i = load i2 %i_20" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 32 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.43ns)   --->   "%icmp_ln114 = icmp_eq  i2 %i, i2 3" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 33 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.43ns)   --->   "%add_ln114 = add i2 %i, i2 1" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 34 'add' 'add_ln114' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc.i47.split, void %take_difference.exit.exitStub" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 35 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i2 %i" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 36 'zext' 'zext_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.71ns)   --->   "%add_ln116 = add i9 %zext_ln114, i9 %sub_ln374_read" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 37 'add' 'add_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i9 %add_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 38 'zext' 'zext_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%training_targets_addr = getelementptr i64 %training_targets, i64 0, i64 %zext_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 39 'getelementptr' 'training_targets_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.20ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 40 'load' 'training_targets_load' <Predicate = (!icmp_ln114)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 489> <RAM>
ST_1 : Operation 41 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %i, void %branch14, i2 0, void %for.inc.i47.split.for.inc.i47.split39_crit_edge, i2 1, void %for.inc.i47.split.for.inc.i47.split39_crit_edge11" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 41 'switch' 'switch_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.66>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln112 = store i2 %add_ln114, i2 %i_20" [data/benchmarks/backprop/backprop.c:112->data/benchmarks/backprop/backprop.c:374]   --->   Operation 42 'store' 'store_ln112' <Predicate = (!icmp_ln114)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc.i47" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 43 'br' 'br_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.53>
ST_2 : Operation 44 [1/1] (0.41ns)   --->   "%tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %net_outputs_0_1_reload_read, i64 %net_outputs_1_1_reload_read, i64 %net_outputs_2_1_reload_read, i2 %i" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 44 'mux' 'tmp_8' <Predicate = true> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/2] (1.20ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 45 'load' 'training_targets_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 489> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i64 %training_targets_load" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 46 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [4/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_8, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 47 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 48 [3/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_8, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 48 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 49 [2/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_8, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 49 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 50 [1/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_8, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 50 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.92>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln116_1 = bitcast i64 %sub_i4" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 51 'bitcast' 'bitcast_ln116_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.28ns)   --->   "%xor_ln116 = xor i64 %bitcast_ln116_1, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 52 'xor' 'xor_ln116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln116_2 = bitcast i64 %xor_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 53 'bitcast' 'bitcast_ln116_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.41ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %dactivations3_0_1_reload_read, i64 %dactivations3_1_1_reload_read, i64 %dactivations3_2_1_reload_read, i2 %i" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 54 'mux' 'tmp_9' <Predicate = true> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [4/4] (4.50ns)   --->   "%output_difference_1 = dmul i64 %bitcast_ln116_2, i64 %tmp_9" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 55 'dmul' 'output_difference_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 56 [3/4] (4.50ns)   --->   "%output_difference_1 = dmul i64 %bitcast_ln116_2, i64 %tmp_9" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 56 'dmul' 'output_difference_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 57 [2/4] (4.50ns)   --->   "%output_difference_1 = dmul i64 %bitcast_ln116_2, i64 %tmp_9" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 57 'dmul' 'output_difference_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%output_difference_0_1_load = load i64 %output_difference_0_1"   --->   Operation 68 'load' 'output_difference_0_1_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%output_difference_1_1_load = load i64 %output_difference_1_1"   --->   Operation 69 'load' 'output_difference_1_1_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%output_difference_2_1_load = load i64 %output_difference_2_1"   --->   Operation 70 'load' 'output_difference_2_1_load' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_2_1_out, i64 %output_difference_2_1_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_1_1_out, i64 %output_difference_1_1_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %output_difference_0_1_out, i64 %output_difference_0_1_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.89>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_42" [data/benchmarks/backprop/backprop.c:112->data/benchmarks/backprop/backprop.c:374]   --->   Operation 58 'specpipeline' 'specpipeline_ln112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:115->data/benchmarks/backprop/backprop.c:374]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 60 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/4] (4.50ns)   --->   "%output_difference_1 = dmul i64 %bitcast_ln116_2, i64 %tmp_9" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 61 'dmul' 'output_difference_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln116 = store i64 %output_difference_1, i64 %output_difference_1_1" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 62 'store' 'store_ln116' <Predicate = (i == 1)> <Delay = 0.38>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.i47.split39" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 63 'br' 'br_ln116' <Predicate = (i == 1)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln116 = store i64 %output_difference_1, i64 %output_difference_0_1" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 64 'store' 'store_ln116' <Predicate = (i == 0)> <Delay = 0.38>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.i47.split39" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 65 'br' 'br_ln116' <Predicate = (i == 0)> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln116 = store i64 %output_difference_1, i64 %output_difference_2_1" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 66 'store' 'store_ln116' <Predicate = (i != 0 & i != 1)> <Delay = 0.38>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.i47.split39" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 67 'br' 'br_ln116' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_difference_2_022]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_difference_1_021]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_difference_0_020]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_0_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ net_outputs_2_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln374]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training_targets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dactivations3_0_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dactivations3_1_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dactivations3_2_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_difference_2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_difference_1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_difference_0_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_20                          (alloca           ) [ 0100000000]
output_difference_0_1         (alloca           ) [ 0111111111]
output_difference_1_1         (alloca           ) [ 0111111111]
output_difference_2_1         (alloca           ) [ 0111111111]
specinterface_ln0             (specinterface    ) [ 0000000000]
dactivations3_2_1_reload_read (read             ) [ 0111111000]
dactivations3_1_1_reload_read (read             ) [ 0111111000]
dactivations3_0_1_reload_read (read             ) [ 0111111000]
sub_ln374_read                (read             ) [ 0000000000]
net_outputs_2_1_reload_read   (read             ) [ 0110000000]
net_outputs_1_1_reload_read   (read             ) [ 0110000000]
net_outputs_0_1_reload_read   (read             ) [ 0110000000]
output_difference_0_020_read  (read             ) [ 0000000000]
output_difference_1_021_read  (read             ) [ 0000000000]
output_difference_2_022_read  (read             ) [ 0000000000]
store_ln0                     (store            ) [ 0000000000]
store_ln0                     (store            ) [ 0000000000]
store_ln0                     (store            ) [ 0000000000]
store_ln112                   (store            ) [ 0000000000]
br_ln0                        (br               ) [ 0000000000]
i                             (load             ) [ 0111111111]
icmp_ln114                    (icmp             ) [ 0111111110]
add_ln114                     (add              ) [ 0000000000]
br_ln114                      (br               ) [ 0000000000]
zext_ln114                    (zext             ) [ 0000000000]
add_ln116                     (add              ) [ 0000000000]
zext_ln116                    (zext             ) [ 0000000000]
training_targets_addr         (getelementptr    ) [ 0110000000]
switch_ln116                  (switch           ) [ 0000000000]
store_ln112                   (store            ) [ 0000000000]
br_ln114                      (br               ) [ 0000000000]
tmp_8                         (mux              ) [ 0101110000]
training_targets_load         (load             ) [ 0000000000]
bitcast_ln116                 (bitcast          ) [ 0101110000]
sub_i4                        (dsub             ) [ 0100001000]
bitcast_ln116_1               (bitcast          ) [ 0000000000]
xor_ln116                     (xor              ) [ 0000000000]
bitcast_ln116_2               (bitcast          ) [ 0100000111]
tmp_9                         (mux              ) [ 0100000111]
specpipeline_ln112            (specpipeline     ) [ 0000000000]
speclooptripcount_ln115       (speclooptripcount) [ 0000000000]
specloopname_ln114            (specloopname     ) [ 0000000000]
output_difference_1           (dmul             ) [ 0000000000]
store_ln116                   (store            ) [ 0000000000]
br_ln116                      (br               ) [ 0000000000]
store_ln116                   (store            ) [ 0000000000]
br_ln116                      (br               ) [ 0000000000]
store_ln116                   (store            ) [ 0000000000]
br_ln116                      (br               ) [ 0000000000]
output_difference_0_1_load    (load             ) [ 0000000000]
output_difference_1_1_load    (load             ) [ 0000000000]
output_difference_2_1_load    (load             ) [ 0000000000]
write_ln0                     (write            ) [ 0000000000]
write_ln0                     (write            ) [ 0000000000]
write_ln0                     (write            ) [ 0000000000]
ret_ln0                       (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_difference_2_022">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_2_022"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_difference_1_021">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_1_021"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_difference_0_020">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_0_020"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="net_outputs_0_1_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_0_1_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="net_outputs_1_1_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="net_outputs_2_1_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="net_outputs_2_1_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sub_ln374">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln374"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="training_targets">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_targets"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dactivations3_0_1_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dactivations3_0_1_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dactivations3_1_1_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dactivations3_1_1_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dactivations3_2_1_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dactivations3_2_1_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_difference_2_1_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_2_1_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_difference_1_1_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_1_1_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_difference_0_1_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference_0_1_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3double.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_20_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_20/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="output_difference_0_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_difference_0_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_difference_1_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_difference_1_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_difference_2_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_difference_2_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="dactivations3_2_1_reload_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dactivations3_2_1_reload_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="dactivations3_1_1_reload_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dactivations3_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="dactivations3_0_1_reload_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dactivations3_0_1_reload_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub_ln374_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="9" slack="0"/>
<pin id="105" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln374_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="net_outputs_2_1_reload_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_2_1_reload_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="net_outputs_1_1_reload_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_1_1_reload_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="net_outputs_0_1_reload_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="net_outputs_0_1_reload_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="output_difference_0_020_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_0_020_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="output_difference_1_021_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_1_021_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="output_difference_2_022_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_difference_2_022_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="0" index="2" bw="64" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="64" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="training_targets_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="9" slack="0"/>
<pin id="169" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_targets_addr/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_targets_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="sub_i4/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="output_difference_1/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln112_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln114_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="2" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln114/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln114_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln114_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="0"/>
<pin id="223" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln116_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="0" index="1" bw="9" slack="0"/>
<pin id="228" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln116_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="9" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln112_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln112/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_8_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="1"/>
<pin id="244" dir="0" index="2" bw="64" slack="1"/>
<pin id="245" dir="0" index="3" bw="64" slack="1"/>
<pin id="246" dir="0" index="4" bw="2" slack="1"/>
<pin id="247" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="bitcast_ln116_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="bitcast_ln116_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116_1/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln116_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln116/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="bitcast_ln116_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116_2/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_9_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="5"/>
<pin id="272" dir="0" index="2" bw="64" slack="5"/>
<pin id="273" dir="0" index="3" bw="64" slack="5"/>
<pin id="274" dir="0" index="4" bw="2" slack="5"/>
<pin id="275" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln116_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="0" index="1" bw="64" slack="8"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln116_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="8"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln116_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="8"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/9 "/>
</bind>
</comp>

<comp id="293" class="1004" name="output_difference_0_1_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="7"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_difference_0_1_load/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="output_difference_1_1_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="7"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_difference_1_1_load/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="output_difference_2_1_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="7"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_difference_2_1_load/8 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_20_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="2" slack="0"/>
<pin id="307" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="312" class="1005" name="output_difference_0_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_difference_0_1 "/>
</bind>
</comp>

<comp id="319" class="1005" name="output_difference_1_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_difference_1_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="output_difference_2_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_difference_2_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="dactivations3_2_1_reload_read_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="5"/>
<pin id="335" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="dactivations3_2_1_reload_read "/>
</bind>
</comp>

<comp id="338" class="1005" name="dactivations3_1_1_reload_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="5"/>
<pin id="340" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="dactivations3_1_1_reload_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="dactivations3_0_1_reload_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="5"/>
<pin id="345" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="dactivations3_0_1_reload_read "/>
</bind>
</comp>

<comp id="348" class="1005" name="net_outputs_2_1_reload_read_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="net_outputs_2_1_reload_read "/>
</bind>
</comp>

<comp id="353" class="1005" name="net_outputs_1_1_reload_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="net_outputs_1_1_reload_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="net_outputs_0_1_reload_read_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="net_outputs_0_1_reload_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="i_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="1"/>
<pin id="365" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln114_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="7"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln114 "/>
</bind>
</comp>

<comp id="373" class="1005" name="training_targets_addr_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="1"/>
<pin id="375" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="training_targets_addr "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_8_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="1"/>
<pin id="380" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="383" class="1005" name="bitcast_ln116_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln116 "/>
</bind>
</comp>

<comp id="388" class="1005" name="sub_i4_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i4 "/>
</bind>
</comp>

<comp id="393" class="1005" name="bitcast_ln116_2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="64" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln116_2 "/>
</bind>
</comp>

<comp id="398" class="1005" name="tmp_9_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="40" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="40" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="40" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="190"><net_src comp="138" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="132" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="126" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="206" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="102" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="240"><net_src comp="215" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="5"/><net_sink comp="178" pin=0"/></net>

<net id="253"><net_src comp="172" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="276"><net_src comp="52" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="5"/><net_sink comp="182" pin=1"/></net>

<net id="282"><net_src comp="182" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="182" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="182" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="308"><net_src comp="68" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="315"><net_src comp="72" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="322"><net_src comp="76" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="329"><net_src comp="80" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="336"><net_src comp="84" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="341"><net_src comp="90" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="346"><net_src comp="96" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="351"><net_src comp="108" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="356"><net_src comp="114" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="361"><net_src comp="120" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="366"><net_src comp="206" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="269" pin=4"/></net>

<net id="372"><net_src comp="209" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="165" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="381"><net_src comp="241" pin="5"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="386"><net_src comp="250" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="391"><net_src comp="178" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="396"><net_src comp="264" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="401"><net_src comp="269" pin="5"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="182" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: training_targets | {}
	Port: output_difference_2_1_out | {8 }
	Port: output_difference_1_1_out | {8 }
	Port: output_difference_0_1_out | {8 }
 - Input state : 
	Port: backprop_Pipeline_take_difference_loop1 : output_difference_2_022 | {1 }
	Port: backprop_Pipeline_take_difference_loop1 : output_difference_1_021 | {1 }
	Port: backprop_Pipeline_take_difference_loop1 : output_difference_0_020 | {1 }
	Port: backprop_Pipeline_take_difference_loop1 : net_outputs_0_1_reload | {1 }
	Port: backprop_Pipeline_take_difference_loop1 : net_outputs_1_1_reload | {1 }
	Port: backprop_Pipeline_take_difference_loop1 : net_outputs_2_1_reload | {1 }
	Port: backprop_Pipeline_take_difference_loop1 : sub_ln374 | {1 }
	Port: backprop_Pipeline_take_difference_loop1 : training_targets | {1 2 }
	Port: backprop_Pipeline_take_difference_loop1 : dactivations3_0_1_reload | {1 }
	Port: backprop_Pipeline_take_difference_loop1 : dactivations3_1_1_reload | {1 }
	Port: backprop_Pipeline_take_difference_loop1 : dactivations3_2_1_reload | {1 }
  - Chain level:
	State 1
		store_ln112 : 1
		i : 1
		icmp_ln114 : 2
		add_ln114 : 2
		br_ln114 : 3
		zext_ln114 : 2
		add_ln116 : 3
		zext_ln116 : 4
		training_targets_addr : 5
		training_targets_load : 6
		switch_ln116 : 2
		store_ln112 : 3
	State 2
		bitcast_ln116 : 1
		sub_i4 : 2
	State 3
	State 4
	State 5
	State 6
		xor_ln116 : 1
		bitcast_ln116_2 : 1
		output_difference_1 : 2
	State 7
	State 8
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 9
		store_ln116 : 1
		store_ln116 : 1
		store_ln116 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   dadd   |                grp_fu_178                |    3    |   430   |   708   |
|----------|------------------------------------------|---------|---------|---------|
|   dmul   |                grp_fu_182                |    8    |   275   |   108   |
|----------|------------------------------------------|---------|---------|---------|
|    xor   |             xor_ln116_fu_258             |    0    |    0    |    64   |
|----------|------------------------------------------|---------|---------|---------|
|    mux   |               tmp_8_fu_241               |    0    |    0    |    14   |
|          |               tmp_9_fu_269               |    0    |    0    |    14   |
|----------|------------------------------------------|---------|---------|---------|
|    add   |             add_ln114_fu_215             |    0    |    0    |    9    |
|          |             add_ln116_fu_225             |    0    |    0    |    16   |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln114_fu_209            |    0    |    0    |    9    |
|----------|------------------------------------------|---------|---------|---------|
|          | dactivations3_2_1_reload_read_read_fu_84 |    0    |    0    |    0    |
|          | dactivations3_1_1_reload_read_read_fu_90 |    0    |    0    |    0    |
|          | dactivations3_0_1_reload_read_read_fu_96 |    0    |    0    |    0    |
|          |        sub_ln374_read_read_fu_102        |    0    |    0    |    0    |
|   read   |  net_outputs_2_1_reload_read_read_fu_108 |    0    |    0    |    0    |
|          |  net_outputs_1_1_reload_read_read_fu_114 |    0    |    0    |    0    |
|          |  net_outputs_0_1_reload_read_read_fu_120 |    0    |    0    |    0    |
|          | output_difference_0_020_read_read_fu_126 |    0    |    0    |    0    |
|          | output_difference_1_021_read_read_fu_132 |    0    |    0    |    0    |
|          | output_difference_2_022_read_read_fu_138 |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|          |          write_ln0_write_fu_144          |    0    |    0    |    0    |
|   write  |          write_ln0_write_fu_151          |    0    |    0    |    0    |
|          |          write_ln0_write_fu_158          |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   zext   |             zext_ln114_fu_221            |    0    |    0    |    0    |
|          |             zext_ln116_fu_231            |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |    11   |   705   |   942   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|       bitcast_ln116_2_reg_393       |   64   |
|        bitcast_ln116_reg_383        |   64   |
|dactivations3_0_1_reload_read_reg_343|   64   |
|dactivations3_1_1_reload_read_reg_338|   64   |
|dactivations3_2_1_reload_read_reg_333|   64   |
|             i_20_reg_305            |    2   |
|              i_reg_363              |    2   |
|          icmp_ln114_reg_369         |    1   |
| net_outputs_0_1_reload_read_reg_358 |   64   |
| net_outputs_1_1_reload_read_reg_353 |   64   |
| net_outputs_2_1_reload_read_reg_348 |   64   |
|    output_difference_0_1_reg_312    |   64   |
|    output_difference_1_1_reg_319    |   64   |
|    output_difference_2_1_reg_326    |   64   |
|            sub_i4_reg_388           |   64   |
|            tmp_8_reg_378            |   64   |
|            tmp_9_reg_398            |   64   |
|    training_targets_addr_reg_373    |    9   |
+-------------------------------------+--------+
|                Total                |   910  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_172 |  p0  |   2  |   9  |   18   ||    9    |
|     grp_fu_178    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_178    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_182    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_182    |  p1  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   530  ||  1.935  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   705  |   942  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   45   |
|  Register |    -   |    -   |   910  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    1   |  1615  |   987  |
+-----------+--------+--------+--------+--------+
