#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 17 14:48:19 2018
# Process ID: 27872
# Current directory: /home/tj/Documents/Xilinx/Projects/test_xor/test_xor.runs/design_1_my_test_file_0_0_synth_1
# Command line: vivado -log design_1_my_test_file_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_test_file_0_0.tcl
# Log file: /home/tj/Documents/Xilinx/Projects/test_xor/test_xor.runs/design_1_my_test_file_0_0_synth_1/design_1_my_test_file_0_0.vds
# Journal file: /home/tj/Documents/Xilinx/Projects/test_xor/test_xor.runs/design_1_my_test_file_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_my_test_file_0_0.tcl -notrace
Command: synth_design -top design_1_my_test_file_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27914 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1294.129 ; gain = 86.754 ; free physical = 1098 ; free virtual = 3676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_my_test_file_0_0' [/home/tj/Documents/Xilinx/Projects/test_xor/test_xor.srcs/sources_1/bd/design_1/ip/design_1_my_test_file_0_0/synth/design_1_my_test_file_0_0.vhd:64]
INFO: [Synth 8-3491] module 'my_test_file' declared at '/home/tj/Documents/Xilinx/Projects/test_xor/test_xor.srcs/sources_1/new/my_test_file.vhd:34' bound to instance 'U0' of component 'my_test_file' [/home/tj/Documents/Xilinx/Projects/test_xor/test_xor.srcs/sources_1/bd/design_1/ip/design_1_my_test_file_0_0/synth/design_1_my_test_file_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'my_test_file' [/home/tj/Documents/Xilinx/Projects/test_xor/test_xor.srcs/sources_1/new/my_test_file.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'my_test_file' (1#1) [/home/tj/Documents/Xilinx/Projects/test_xor/test_xor.srcs/sources_1/new/my_test_file.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_my_test_file_0_0' (2#1) [/home/tj/Documents/Xilinx/Projects/test_xor/test_xor.srcs/sources_1/bd/design_1/ip/design_1_my_test_file_0_0/synth/design_1_my_test_file_0_0.vhd:64]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1337.754 ; gain = 130.379 ; free physical = 1113 ; free virtual = 3691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1337.754 ; gain = 130.379 ; free physical = 1113 ; free virtual = 3691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1337.754 ; gain = 130.379 ; free physical = 1113 ; free virtual = 3691
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1345.762 ; gain = 138.387 ; free physical = 1104 ; free virtual = 3682
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_test_file 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 1444.113 ; gain = 236.738 ; free physical = 962 ; free virtual = 3544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.113 ; gain = 236.738 ; free physical = 962 ; free virtual = 3543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.113 ; gain = 236.738 ; free physical = 955 ; free virtual = 3536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.113 ; gain = 236.738 ; free physical = 961 ; free virtual = 3542
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.113 ; gain = 236.738 ; free physical = 955 ; free virtual = 3536
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.113 ; gain = 236.738 ; free physical = 955 ; free virtual = 3536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.113 ; gain = 236.738 ; free physical = 955 ; free virtual = 3536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.113 ; gain = 236.738 ; free physical = 955 ; free virtual = 3536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.113 ; gain = 236.738 ; free physical = 955 ; free virtual = 3536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.113 ; gain = 236.738 ; free physical = 963 ; free virtual = 3544
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.113 ; gain = 236.738 ; free physical = 964 ; free virtual = 3545
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1444.121 ; gain = 236.738 ; free physical = 964 ; free virtual = 3545
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:47 . Memory (MB): peak = 1533.137 ; gain = 338.461 ; free physical = 919 ; free virtual = 3500
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/tj/Documents/Xilinx/Projects/test_xor/test_xor.runs/design_1_my_test_file_0_0_synth_1/design_1_my_test_file_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1962.742 ; gain = 429.605 ; free physical = 523 ; free virtual = 3105
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tj/Documents/Xilinx/Projects/test_xor/test_xor.runs/design_1_my_test_file_0_0_synth_1/design_1_my_test_file_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_my_test_file_0_0_utilization_synth.rpt -pb design_1_my_test_file_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1962.742 ; gain = 0.000 ; free physical = 530 ; free virtual = 3112
INFO: [Common 17-206] Exiting Vivado at Wed Oct 17 14:49:58 2018...
