vendor_name = ModelSim
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa20/flip_flop_jk/flipflop_jk.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa20/flip_flop_jk/Waveform.vwf
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa20/flip_flop_jk/db/flipflop_jk.cbx.xml
design_name = hard_block
design_name = flipflop_jk
instance = comp, \q~output\, q~output, flipflop_jk, 1
instance = comp, \n_q~output\, n_q~output, flipflop_jk, 1
instance = comp, \clk~input\, clk~input, flipflop_jk, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, flipflop_jk, 1
instance = comp, \j~input\, j~input, flipflop_jk, 1
instance = comp, \k~input\, k~input, flipflop_jk, 1
instance = comp, \sq~0\, sq~0, flipflop_jk, 1
instance = comp, \sq~1\, sq~1, flipflop_jk, 1
instance = comp, \sn_q~0\, sn_q~0, flipflop_jk, 1
