Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun  4 19:29:52 2021
| Host         : DESKTOP-BQ8EU8O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file func_timing_summary_routed.rpt -pb func_timing_summary_routed.pb -rpx func_timing_summary_routed.rpx -warn_on_violation
| Design       : func
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.464        0.000                      0                  420        0.149        0.000                      0                  420        4.500        0.000                       0                   209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.464        0.000                      0                  420        0.149        0.000                      0                  420        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 cube1/multiple/b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/y_bo_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.394ns (42.735%)  route 3.208ns (57.265%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.642     5.245    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  cube1/multiple/b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  cube1/multiple/b_reg[7]/Q
                         net (fo=1, routed)           1.044     6.807    cube1/multiple/b_reg_n_0_[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  cube1/multiple/y_bo[23]_i_10/O
                         net (fo=14, routed)          0.000     6.931    cube1/multiple/y_bo[23]_i_10_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  cube1/multiple/y_bo_reg[23]_i_6/O
                         net (fo=26, routed)          0.947     8.095    cube1/multiple/y_bo_reg[23]_i_6_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.299     8.394 r  cube1/multiple/y_bo[15]_i_8/O
                         net (fo=4, routed)           1.217     9.611    cube1/multiple/y_bo[15]_i_8_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     9.735 r  cube1/multiple/y_bo[11]_i_4/O
                         net (fo=1, routed)           0.000     9.735    cube1/multiple/y_bo[11]_i_4_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  cube1/multiple/y_bo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    cube1/multiple/y_bo_reg[11]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  cube1/multiple/y_bo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    cube1/multiple/y_bo_reg[15]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  cube1/multiple/y_bo_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.513    cube1/multiple/y_bo_reg[19]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.847 r  cube1/multiple/y_bo_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.847    cube1/multiple/y_bo_reg[23]_i_2_n_6
    SLICE_X4Y91          FDRE                                         r  cube1/multiple/y_bo_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.602    15.025    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  cube1/multiple/y_bo_reg[21]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.062    15.310    cube1/multiple/y_bo_reg[21]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.847    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 cube1/multiple/b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/y_bo_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.581ns  (logic 2.373ns (42.519%)  route 3.208ns (57.481%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.642     5.245    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  cube1/multiple/b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  cube1/multiple/b_reg[7]/Q
                         net (fo=1, routed)           1.044     6.807    cube1/multiple/b_reg_n_0_[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  cube1/multiple/y_bo[23]_i_10/O
                         net (fo=14, routed)          0.000     6.931    cube1/multiple/y_bo[23]_i_10_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  cube1/multiple/y_bo_reg[23]_i_6/O
                         net (fo=26, routed)          0.947     8.095    cube1/multiple/y_bo_reg[23]_i_6_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.299     8.394 r  cube1/multiple/y_bo[15]_i_8/O
                         net (fo=4, routed)           1.217     9.611    cube1/multiple/y_bo[15]_i_8_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     9.735 r  cube1/multiple/y_bo[11]_i_4/O
                         net (fo=1, routed)           0.000     9.735    cube1/multiple/y_bo[11]_i_4_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  cube1/multiple/y_bo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    cube1/multiple/y_bo_reg[11]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  cube1/multiple/y_bo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    cube1/multiple/y_bo_reg[15]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  cube1/multiple/y_bo_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.513    cube1/multiple/y_bo_reg[19]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.826 r  cube1/multiple/y_bo_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.826    cube1/multiple/y_bo_reg[23]_i_2_n_4
    SLICE_X4Y91          FDRE                                         r  cube1/multiple/y_bo_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.602    15.025    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  cube1/multiple/y_bo_reg[23]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.062    15.310    cube1/multiple/y_bo_reg[23]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.559ns  (required time - arrival time)
  Source:                 cube1/multiple/b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/y_bo_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.507ns  (logic 2.299ns (41.747%)  route 3.208ns (58.253%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.642     5.245    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  cube1/multiple/b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  cube1/multiple/b_reg[7]/Q
                         net (fo=1, routed)           1.044     6.807    cube1/multiple/b_reg_n_0_[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  cube1/multiple/y_bo[23]_i_10/O
                         net (fo=14, routed)          0.000     6.931    cube1/multiple/y_bo[23]_i_10_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  cube1/multiple/y_bo_reg[23]_i_6/O
                         net (fo=26, routed)          0.947     8.095    cube1/multiple/y_bo_reg[23]_i_6_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.299     8.394 r  cube1/multiple/y_bo[15]_i_8/O
                         net (fo=4, routed)           1.217     9.611    cube1/multiple/y_bo[15]_i_8_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     9.735 r  cube1/multiple/y_bo[11]_i_4/O
                         net (fo=1, routed)           0.000     9.735    cube1/multiple/y_bo[11]_i_4_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  cube1/multiple/y_bo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    cube1/multiple/y_bo_reg[11]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  cube1/multiple/y_bo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    cube1/multiple/y_bo_reg[15]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  cube1/multiple/y_bo_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.513    cube1/multiple/y_bo_reg[19]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.752 r  cube1/multiple/y_bo_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.000    10.752    cube1/multiple/y_bo_reg[23]_i_2_n_5
    SLICE_X4Y91          FDRE                                         r  cube1/multiple/y_bo_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.602    15.025    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  cube1/multiple/y_bo_reg[22]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.062    15.310    cube1/multiple/y_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  4.559    

Slack (MET) :             4.575ns  (required time - arrival time)
  Source:                 cube1/multiple/b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/y_bo_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 2.283ns (41.577%)  route 3.208ns (58.423%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.642     5.245    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  cube1/multiple/b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  cube1/multiple/b_reg[7]/Q
                         net (fo=1, routed)           1.044     6.807    cube1/multiple/b_reg_n_0_[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  cube1/multiple/y_bo[23]_i_10/O
                         net (fo=14, routed)          0.000     6.931    cube1/multiple/y_bo[23]_i_10_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  cube1/multiple/y_bo_reg[23]_i_6/O
                         net (fo=26, routed)          0.947     8.095    cube1/multiple/y_bo_reg[23]_i_6_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.299     8.394 r  cube1/multiple/y_bo[15]_i_8/O
                         net (fo=4, routed)           1.217     9.611    cube1/multiple/y_bo[15]_i_8_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     9.735 r  cube1/multiple/y_bo[11]_i_4/O
                         net (fo=1, routed)           0.000     9.735    cube1/multiple/y_bo[11]_i_4_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  cube1/multiple/y_bo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    cube1/multiple/y_bo_reg[11]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  cube1/multiple/y_bo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    cube1/multiple/y_bo_reg[15]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.513 r  cube1/multiple/y_bo_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.513    cube1/multiple/y_bo_reg[19]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.736 r  cube1/multiple/y_bo_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.000    10.736    cube1/multiple/y_bo_reg[23]_i_2_n_7
    SLICE_X4Y91          FDRE                                         r  cube1/multiple/y_bo_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.602    15.025    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  cube1/multiple/y_bo_reg[20]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y91          FDRE (Setup_fdre_C_D)        0.062    15.310    cube1/multiple/y_bo_reg[20]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  4.575    

Slack (MET) :             4.577ns  (required time - arrival time)
  Source:                 cube1/multiple/b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/y_bo_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 2.280ns (41.545%)  route 3.208ns (58.455%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.642     5.245    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  cube1/multiple/b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  cube1/multiple/b_reg[7]/Q
                         net (fo=1, routed)           1.044     6.807    cube1/multiple/b_reg_n_0_[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  cube1/multiple/y_bo[23]_i_10/O
                         net (fo=14, routed)          0.000     6.931    cube1/multiple/y_bo[23]_i_10_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  cube1/multiple/y_bo_reg[23]_i_6/O
                         net (fo=26, routed)          0.947     8.095    cube1/multiple/y_bo_reg[23]_i_6_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.299     8.394 r  cube1/multiple/y_bo[15]_i_8/O
                         net (fo=4, routed)           1.217     9.611    cube1/multiple/y_bo[15]_i_8_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     9.735 r  cube1/multiple/y_bo[11]_i_4/O
                         net (fo=1, routed)           0.000     9.735    cube1/multiple/y_bo[11]_i_4_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  cube1/multiple/y_bo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    cube1/multiple/y_bo_reg[11]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  cube1/multiple/y_bo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    cube1/multiple/y_bo_reg[15]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.733 r  cube1/multiple/y_bo_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.733    cube1/multiple/y_bo_reg[19]_i_1_n_6
    SLICE_X4Y90          FDRE                                         r  cube1/multiple/y_bo_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.601    15.024    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  cube1/multiple/y_bo_reg[17]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.062    15.309    cube1/multiple/y_bo_reg[17]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -10.733    
  -------------------------------------------------------------------
                         slack                                  4.577    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 cube1/multiple/b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/y_bo_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.259ns (41.321%)  route 3.208ns (58.679%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.642     5.245    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  cube1/multiple/b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  cube1/multiple/b_reg[7]/Q
                         net (fo=1, routed)           1.044     6.807    cube1/multiple/b_reg_n_0_[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  cube1/multiple/y_bo[23]_i_10/O
                         net (fo=14, routed)          0.000     6.931    cube1/multiple/y_bo[23]_i_10_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  cube1/multiple/y_bo_reg[23]_i_6/O
                         net (fo=26, routed)          0.947     8.095    cube1/multiple/y_bo_reg[23]_i_6_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.299     8.394 r  cube1/multiple/y_bo[15]_i_8/O
                         net (fo=4, routed)           1.217     9.611    cube1/multiple/y_bo[15]_i_8_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     9.735 r  cube1/multiple/y_bo[11]_i_4/O
                         net (fo=1, routed)           0.000     9.735    cube1/multiple/y_bo[11]_i_4_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  cube1/multiple/y_bo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    cube1/multiple/y_bo_reg[11]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  cube1/multiple/y_bo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    cube1/multiple/y_bo_reg[15]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.712 r  cube1/multiple/y_bo_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.712    cube1/multiple/y_bo_reg[19]_i_1_n_4
    SLICE_X4Y90          FDRE                                         r  cube1/multiple/y_bo_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.601    15.024    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  cube1/multiple/y_bo_reg[19]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.062    15.309    cube1/multiple/y_bo_reg[19]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 cube1/multiple/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/part_res_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 2.157ns (39.936%)  route 3.244ns (60.064%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.720     5.323    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  cube1/multiple/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  cube1/multiple/ctr_reg[2]/Q
                         net (fo=62, routed)          2.016     7.758    cube1/multiple/ctr[2]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.299     8.057 r  cube1/multiple/y_bo[7]_i_10/O
                         net (fo=1, routed)           0.653     8.709    cube1/multiple/y_bo[7]_i_10_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  cube1/multiple/y_bo[7]_i_6/O
                         net (fo=4, routed)           0.576     9.409    cube1/multiple/y_bo[7]_i_6_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I1_O)        0.124     9.533 r  cube1/multiple/part_res[0]_i_2/O
                         net (fo=1, routed)           0.000     9.533    cube1/multiple/part_res[0]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.934 r  cube1/multiple/part_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.934    cube1/multiple/part_res_reg[0]_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.048 r  cube1/multiple/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.048    cube1/multiple/part_res_reg[4]_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  cube1/multiple/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    cube1/multiple/part_res_reg[8]_i_1_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  cube1/multiple/part_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    cube1/multiple/part_res_reg[12]_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  cube1/multiple/part_res_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    cube1/multiple/part_res_reg[16]_i_1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.724 r  cube1/multiple/part_res_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.724    cube1/multiple/part_res_reg[20]_i_1_n_6
    SLICE_X5Y91          FDRE                                         r  cube1/multiple/part_res_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.602    15.025    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  cube1/multiple/part_res_reg[21]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDRE (Setup_fdre_C_D)        0.062    15.327    cube1/multiple/part_res_reg[21]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.724    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 cube1/multiple/ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/part_res_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 2.136ns (39.701%)  route 3.244ns (60.299%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.720     5.323    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  cube1/multiple/ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  cube1/multiple/ctr_reg[2]/Q
                         net (fo=62, routed)          2.016     7.758    cube1/multiple/ctr[2]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.299     8.057 r  cube1/multiple/y_bo[7]_i_10/O
                         net (fo=1, routed)           0.653     8.709    cube1/multiple/y_bo[7]_i_10_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.833 r  cube1/multiple/y_bo[7]_i_6/O
                         net (fo=4, routed)           0.576     9.409    cube1/multiple/y_bo[7]_i_6_n_0
    SLICE_X5Y86          LUT3 (Prop_lut3_I1_O)        0.124     9.533 r  cube1/multiple/part_res[0]_i_2/O
                         net (fo=1, routed)           0.000     9.533    cube1/multiple/part_res[0]_i_2_n_0
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.934 r  cube1/multiple/part_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.934    cube1/multiple/part_res_reg[0]_i_1_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.048 r  cube1/multiple/part_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.048    cube1/multiple/part_res_reg[4]_i_1_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  cube1/multiple/part_res_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.162    cube1/multiple/part_res_reg[8]_i_1_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  cube1/multiple/part_res_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.276    cube1/multiple/part_res_reg[12]_i_1_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  cube1/multiple/part_res_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.390    cube1/multiple/part_res_reg[16]_i_1_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.703 r  cube1/multiple/part_res_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.703    cube1/multiple/part_res_reg[20]_i_1_n_4
    SLICE_X5Y91          FDRE                                         r  cube1/multiple/part_res_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.602    15.025    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  cube1/multiple/part_res_reg[23]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X5Y91          FDRE (Setup_fdre_C_D)        0.062    15.327    cube1/multiple/part_res_reg[23]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 cube1/multiple/b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/y_bo_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 2.185ns (40.516%)  route 3.208ns (59.484%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.642     5.245    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  cube1/multiple/b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  cube1/multiple/b_reg[7]/Q
                         net (fo=1, routed)           1.044     6.807    cube1/multiple/b_reg_n_0_[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  cube1/multiple/y_bo[23]_i_10/O
                         net (fo=14, routed)          0.000     6.931    cube1/multiple/y_bo[23]_i_10_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  cube1/multiple/y_bo_reg[23]_i_6/O
                         net (fo=26, routed)          0.947     8.095    cube1/multiple/y_bo_reg[23]_i_6_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.299     8.394 r  cube1/multiple/y_bo[15]_i_8/O
                         net (fo=4, routed)           1.217     9.611    cube1/multiple/y_bo[15]_i_8_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     9.735 r  cube1/multiple/y_bo[11]_i_4/O
                         net (fo=1, routed)           0.000     9.735    cube1/multiple/y_bo[11]_i_4_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  cube1/multiple/y_bo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    cube1/multiple/y_bo_reg[11]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  cube1/multiple/y_bo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    cube1/multiple/y_bo_reg[15]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.638 r  cube1/multiple/y_bo_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.638    cube1/multiple/y_bo_reg[19]_i_1_n_5
    SLICE_X4Y90          FDRE                                         r  cube1/multiple/y_bo_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.601    15.024    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  cube1/multiple/y_bo_reg[18]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.062    15.309    cube1/multiple/y_bo_reg[18]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.688ns  (required time - arrival time)
  Source:                 cube1/multiple/b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/y_bo_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 2.169ns (40.339%)  route 3.208ns (59.661%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.642     5.245    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  cube1/multiple/b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     5.763 r  cube1/multiple/b_reg[7]/Q
                         net (fo=1, routed)           1.044     6.807    cube1/multiple/b_reg_n_0_[7]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     6.931 r  cube1/multiple/y_bo[23]_i_10/O
                         net (fo=14, routed)          0.000     6.931    cube1/multiple/y_bo[23]_i_10_n_0
    SLICE_X7Y88          MUXF7 (Prop_muxf7_I1_O)      0.217     7.148 r  cube1/multiple/y_bo_reg[23]_i_6/O
                         net (fo=26, routed)          0.947     8.095    cube1/multiple/y_bo_reg[23]_i_6_n_0
    SLICE_X9Y89          LUT6 (Prop_lut6_I3_O)        0.299     8.394 r  cube1/multiple/y_bo[15]_i_8/O
                         net (fo=4, routed)           1.217     9.611    cube1/multiple/y_bo[15]_i_8_n_0
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.124     9.735 r  cube1/multiple/y_bo[11]_i_4/O
                         net (fo=1, routed)           0.000     9.735    cube1/multiple/y_bo[11]_i_4_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.285 r  cube1/multiple/y_bo_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.285    cube1/multiple/y_bo_reg[11]_i_1_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.399 r  cube1/multiple/y_bo_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.399    cube1/multiple/y_bo_reg[15]_i_1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.622 r  cube1/multiple/y_bo_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.622    cube1/multiple/y_bo_reg[19]_i_1_n_7
    SLICE_X4Y90          FDRE                                         r  cube1/multiple/y_bo_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         1.601    15.024    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  cube1/multiple/y_bo_reg[16]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X4Y90          FDRE (Setup_fdre_C_D)        0.062    15.309    cube1/multiple/y_bo_reg[16]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  4.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cube1/multiple/y_bo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/y_bo_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.602     1.521    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  cube1/multiple/y_bo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  cube1/multiple/y_bo_reg[17]/Q
                         net (fo=1, routed)           0.099     1.762    cube1/y_bo[17]
    SLICE_X6Y89          FDRE                                         r  cube1/y_bo_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.872     2.037    cube1/clk_i_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  cube1/y_bo_reg[17]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.076     1.612    cube1/y_bo_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sqrt1/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt1/b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.600     1.519    sqrt1/clk_i_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  sqrt1/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sqrt1/y_reg[4]/Q
                         net (fo=3, routed)           0.110     1.771    sqrt1/y_reg_n_0_[4]
    SLICE_X2Y85          LUT2 (Prop_lut2_I0_O)        0.045     1.816 r  sqrt1/b[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    sqrt1/b[4]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  sqrt1/b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.872     2.037    sqrt1/clk_i_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  sqrt1/b_reg[4]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.120     1.652    sqrt1/b_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cube1/multiple/y_bo_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/y_bo_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.602     1.521    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  cube1/multiple/y_bo_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  cube1/multiple/y_bo_reg[19]/Q
                         net (fo=1, routed)           0.103     1.765    cube1/y_bo[19]
    SLICE_X6Y89          FDRE                                         r  cube1/y_bo_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.872     2.037    cube1/clk_i_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  cube1/y_bo_reg[19]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.063     1.599    cube1/y_bo_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cube1/a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.601     1.520    cube1/clk_i_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  cube1/a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  cube1/a_reg[15]/Q
                         net (fo=1, routed)           0.110     1.771    cube1/multiple/a_reg[15]_0[15]
    SLICE_X7Y90          FDRE                                         r  cube1/multiple/a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.873     2.038    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  cube1/multiple/a_reg[15]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.066     1.603    cube1/multiple/a_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 cube1/multiple/y_bo_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/y_bo_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.602     1.521    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  cube1/multiple/y_bo_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  cube1/multiple/y_bo_reg[22]/Q
                         net (fo=1, routed)           0.119     1.781    cube1/y_bo[22]
    SLICE_X4Y92          FDRE                                         r  cube1/y_bo_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.873     2.038    cube1/clk_i_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  cube1/y_bo_reg[22]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.070     1.607    cube1/y_bo_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sqrt1/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt1/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.601     1.520    sqrt1/clk_i_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  sqrt1/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  sqrt1/y_reg[2]/Q
                         net (fo=4, routed)           0.123     1.784    sqrt1/y_reg_n_0_[2]
    SLICE_X2Y87          LUT4 (Prop_lut4_I2_O)        0.045     1.829 r  sqrt1/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    sqrt1/y[1]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  sqrt1/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.873     2.038    sqrt1/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  sqrt1/y_reg[1]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     1.653    sqrt1/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cube1/b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.599     1.518    cube1/clk_i_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  cube1/b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  cube1/b_reg[3]/Q
                         net (fo=1, routed)           0.059     1.726    cube1/multiple/b_reg[7]_0[3]
    SLICE_X7Y86          FDRE                                         r  cube1/multiple/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.869     2.034    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  cube1/multiple/b_reg[3]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.018     1.549    cube1/multiple/b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cube1/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.601     1.520    cube1/clk_i_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  cube1/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.148     1.668 r  cube1/b_reg[6]/Q
                         net (fo=1, routed)           0.059     1.728    cube1/multiple/b_reg[7]_0[6]
    SLICE_X7Y88          FDRE                                         r  cube1/multiple/b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.872     2.037    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  cube1/multiple/b_reg[6]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.018     1.551    cube1/multiple/b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 cube1/b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/multiple/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.599     1.518    cube1/clk_i_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  cube1/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  cube1/b_reg[2]/Q
                         net (fo=1, routed)           0.059     1.725    cube1/multiple/b_reg[7]_0[2]
    SLICE_X7Y86          FDRE                                         r  cube1/multiple/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.869     2.034    cube1/multiple/clk_i_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  cube1/multiple/b_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.017     1.548    cube1/multiple/b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cube1/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.822%)  route 0.136ns (49.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.602     1.521    clk_i_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  a_reg[1]/Q
                         net (fo=3, routed)           0.136     1.799    cube1/Q[1]
    SLICE_X6Y88          FDRE                                         r  cube1/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=208, routed)         0.872     2.037    cube1/clk_i_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  cube1/b_reg[1]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.060     1.617    cube1/b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     a_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     cube1/y_bo_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     cube1/y_bo_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     part_result_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     cube1/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     cube1/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     cube1/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     cube1/y_bo_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     cube1/y_bo_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     a_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     b_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     b_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     b_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     b_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     b_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     b_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     b_reg[7]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     FSM_onehot_state_reg[0]/C



