# ğŸ”§ RV32I RISC-V Processor

## ğŸ” Project Overview

> ì´ í”„ë¡œì íŠ¸ëŠ” **SystemVerilog HDLê¸°ë°˜ RV32I RISC-V í”„ë¡œì„¸ì„œ** ì„¤ê³„ í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤. 32ë¹„íŠ¸ RISC-V ISAì˜ ê¸°ë³¸ ëª…ë ¹ì–´ë“¤ì„ ì§€ì›í•˜ë©°, íŒŒì´í”„ë¼ì¸ ì—†ì´ single cycle êµ¬í˜„ìœ¼ë¡œ ì„¤ê³„ë˜ì—ˆìŠµë‹ˆë‹¤.

## ğŸ›ï¸ í•µì‹¬ ì„¤ê³„ : RV32I CPU Core Architecture
> **SystemVerilog HDLì„ ì‚¬ìš©í•˜ì—¬ ì„¤ê³„í•œ RV32I RISC-V í”„ë¡œì„¸ì„œ**ì˜ ì „ì²´ êµ¬í˜„

- **Complete CPU Core**: datapath, control unitì„ í¬í•¨í•œ ì™„ì „í•œ CPU Core êµ¬í˜„
- **Harvard Architecture**: ëª…ë ¹ì–´ ë©”ëª¨ë¦¬ì™€ ë°ì´í„° ë©”ëª¨ë¦¬ ë¶„ë¦¬
- **Modular Design**: ì¬ì‚¬ìš© ê°€ëŠ¥í•œ ëª¨ë“ˆì‹ ì„¤ê³„ êµ¬ì¡°
- **ISA Support**: RV32I ê¸°ë³¸ ëª…ë ¹ì–´ ì„¸íŠ¸ ì™„ì „ êµ¬í˜„

| **Type** | **Instruction** | **Description** | **Operation** |
|----------|-----------------|-----------------|---------------|
| **R-Type** | ADD | Add | rd = rs1 + rs2 |
| | SUB | Subtract | rd = rs1 - rs2 |
| | SLL | Shift Left Logical | rd = rs1 << rs2[4:0] |
| | SLT | Set Less Than | rd = (rs1 < rs2) ? 1 : 0 |
| | SLTU | Set Less Than Unsigned | rd = (rs1 < rs2) ? 1 : 0 (unsigned) |
| | XOR | Exclusive OR | rd = rs1 ^ rs2 |
| | SRL | Shift Right Logical | rd = rs1 >> rs2[4:0] |
| | SRA | Shift Right Arithmetic | rd = rs1 >>> rs2[4:0] |
| | OR | Bitwise OR | rd = rs1 \| rs2 |
| | AND | Bitwise AND | rd = rs1 & rs2 |
| **I-Type** | ADDI | Add Immediate | rd = rs1 + imm |
| | SLTI | Set Less Than Immediate | rd = (rs1 < imm) ? 1 : 0 |
| | SLTIU | Set Less Than Immediate Unsigned | rd = (rs1 < imm) ? 1 : 0 (unsigned) |
| | XORI | XOR Immediate | rd = rs1 ^ imm |
| | ORI | OR Immediate | rd = rs1 \| imm |
| | ANDI | AND Immediate | rd = rs1 & imm |
| | SLLI | Shift Left Logical Immediate | rd = rs1 << imm[4:0] |
| | SRLI | Shift Right Logical Immediate | rd = rs1 >> imm[4:0] |
| | SRAI | Shift Right Arithmetic Immediate | rd = rs1 >>> imm[4:0] |
| | JALR | Jump and Link Register | rd = PC + 4, PC = (rs1 + imm) & ~1 |
| **I-Type Load** | LW | Load Word | rd = mem[rs1 + imm][31:0] |
| | LH | Load Halfword | rd = sign_ext(mem[rs1 + imm][15:0]) |
| | LB | Load Byte | rd = sign_ext(mem[rs1 + imm][7:0]) |
| | LHU | Load Halfword Unsigned | rd = zero_ext(mem[rs1 + imm][15:0]) |
| | LBU | Load Byte Unsigned | rd = zero_ext(mem[rs1 + imm][7:0]) |
| **S-Type** | SW | Store Word | mem[rs1 + imm][31:0] = rs2 |
| | SH | Store Halfword | mem[rs1 + imm][15:0] = rs2[15:0] |
| | SB | Store Byte | mem[rs1 + imm][7:0] = rs2[7:0] |
| **B-Type** | BEQ | Branch if Equal | if (rs1 == rs2) PC = PC + imm |
| | BNE | Branch if Not Equal | if (rs1 != rs2) PC = PC + imm |
| | BLT | Branch if Less Than | if (rs1 < rs2) PC = PC + imm |
| | BGE | Branch if Greater or Equal | if (rs1 >= rs2) PC = PC + imm |
| | BLTU | Branch if Less Than Unsigned | if (rs1 < rs2) PC = PC + imm (unsigned) |
| | BGEU | Branch if Greater or Equal Unsigned | if (rs1 >= rs2) PC = PC + imm (unsigned) |
| **U-Type** | LUI | Load Upper Immediate | rd = imm << 12 |
| | AUIPC | Add Upper Immediate to PC | rd = PC + (imm << 12) |
| **J-Type** | JAL | Jump and Link | rd = PC + 4, PC = PC + imm |




## ğŸ—ï¸ System Architecture
 - **Block Diagram**
   <img width="8560" height="6316" alt="image" src="https://github.com/user-attachments/assets/fdbcecdc-4f8f-416a-a736-155c70e7c715" />



### 1. CPU Core Components
- **Datapath**: ë°ì´í„° íë¦„ ë° ì—°ì‚° ê²½ë¡œ ì œì–´
- **Control Unit**: ëª…ë ¹ì–´ ë””ì½”ë”© ë° ì œì–´ ì‹ í˜¸ ìƒì„±
- **ALU**: 32ë¹„íŠ¸ ì‚°ìˆ  ë…¼ë¦¬ ì—°ì‚° ì¥ì¹˜
- **Register File**: 32ê°œì˜ 32ë¹„íŠ¸ ë²”ìš© ë ˆì§€ìŠ¤í„° (x0-x31)
- **Program Counter**: ëª…ë ¹ì–´ ì£¼ì†Œ ê´€ë¦¬
- **Immediate Extension**: ì¦‰ì‹œê°’ ë¶€í˜¸ í™•ì¥ ë° í˜•íƒœ ë³€í™˜

### 2. Memory System Components
- **Instruction Memory**: 64ê°œ ëª…ë ¹ì–´ ì €ì¥ ê°€ëŠ¥í•œ ROM
- **Data Memory**: 128ë°”ì´íŠ¸ ë°ì´í„° ì €ì¥ ê°€ëŠ¥í•œ RAM
- **Address Generation**: ë©”ëª¨ë¦¬ ì£¼ì†Œ ê³„ì‚° ë° ì •ë ¬

### 3. Supporting Modules
- **Multiplexers**: 2:1, 4:1, 5:1 ë°ì´í„° ì„ íƒê¸°
- **PC Adder**: í”„ë¡œê·¸ë¨ ì¹´ìš´í„° ì¦ê°€ ë° ë¶„ê¸° ì£¼ì†Œ ê³„ì‚°
- **Adder**: ë²”ìš© ê°€ì‚°ê¸° (ì í”„ ì£¼ì†Œ ê³„ì‚°ìš©)
- **Register**: ë²”ìš© 32ë¹„íŠ¸ ë ˆì§€ìŠ¤í„° êµ¬í˜„

## ğŸš€ Key Features

### ğŸ“Š Instruction Set Architecture
- **32-bit RISC-V RV32I**: ê¸°ë³¸ ì •ìˆ˜ ëª…ë ¹ì–´ ì„¸íŠ¸ ì™„ì „ ì§€ì›
- **6 Instruction Types**: R, I, S, B, U, J íƒ€ì… ëª…ë ¹ì–´ ì™„ì „ êµ¬í˜„
- **32 General-Purpose Registers**: x0(zero) ~ x31 ë ˆì§€ìŠ¤í„°
- **Word-Aligned Memory Access**: 4ë°”ì´íŠ¸ ì •ë ¬ ë©”ëª¨ë¦¬ ì ‘ê·¼

### ğŸ”§ Processor Features
- **Single-Cycle Implementation**: ëª…ë ¹ì–´ë‹¹ 1 í´ëŸ­ ì‚¬ì´í´ ì‹¤í–‰
- **Harvard Architecture**: ëª…ë ¹ì–´/ë°ì´í„° ë©”ëª¨ë¦¬ ë¶„ë¦¬
- **Jump and Link Support**: JAL/JALR ëª…ë ¹ì–´ë¥¼ í†µí•œ í•¨ìˆ˜ í˜¸ì¶œ ì§€ì›
- **Branch Prediction**: ì •ì  ë¶„ê¸° ì˜ˆì¸¡ (taken/not-taken)
- **Immediate Support**: ë‹¤ì–‘í•œ ì¦‰ì‹œê°’ í˜•íƒœ ì§€ì›

### ğŸ’¾ Memory System
- **Instruction Memory**: 64 Ã— 32-bit ROM
- **Data Memory**: 128 Ã— 8-bit RAM (ë°”ì´íŠ¸ ì£¼ì†Œ ì§€ì •)
- **Little Endian**: ë¦¬í‹€ ì—”ë””ì•ˆ ë°”ì´íŠ¸ ìˆœì„œ
- **Variable Width Access**: 8/16/32ë¹„íŠ¸ ë©”ëª¨ë¦¬ ì ‘ê·¼ ì§€ì›

### ğŸ¯ Control & Datapath
- **Unified Control Unit**: ëª¨ë“  ëª…ë ¹ì–´ íƒ€ì…ì— ëŒ€í•œ í†µí•© ì œì–´
- **Advanced Multiplexing**: PC ì†ŒìŠ¤ ë° ë ˆì§€ìŠ¤í„° ì“°ê¸° ë°ì´í„° ì„ íƒì„ ìœ„í•œ 5:1 MUX
- **Sign Extension**: ì¦‰ì‹œê°’ ë¶€í˜¸ í™•ì¥ ì²˜ë¦¬
- **Branch Resolution**: ALU ê¸°ë°˜ ë¶„ê¸° ì¡°ê±´ íŒë³„
- **Jump Support**: JAL/JALRì„ ìœ„í•œ ì „ìš© ì£¼ì†Œ ê³„ì‚° ê²½ë¡œ

## ğŸ“ Project Structure

```
RV32I_RISC_V/
â”œâ”€â”€ ğŸ”§ sources_1/new/           # SystemVerilog ì†ŒìŠ¤ íŒŒì¼
â”‚   â”œâ”€â”€ RV32I_TOP.sv           # ìµœìƒìœ„ í”„ë¡œì„¸ì„œ ëª¨ë“ˆ
â”‚   â”œâ”€â”€ cpu_core.sv            # CPU ì½”ì–´ (ì œì–´+ë°ì´í„°íŒ¨ìŠ¤)
â”‚   â”œâ”€â”€ datapath.sv            # ë°ì´í„°íŒ¨ìŠ¤ êµ¬í˜„
â”‚   â”œâ”€â”€ control_unit.sv        # ì œì–´ ìœ ë‹›
â”‚   â”œâ”€â”€ ALU.sv                 # ì‚°ìˆ  ë…¼ë¦¬ ì—°ì‚° ì¥ì¹˜
â”‚   â”œâ”€â”€ register_file.sv       # 32ê°œ ë ˆì§€ìŠ¤í„° íŒŒì¼
â”‚   â”œâ”€â”€ instruction_memory.sv  # ëª…ë ¹ì–´ ë©”ëª¨ë¦¬ (ROM)
â”‚   â”œâ”€â”€ data_memory.sv         # ë°ì´í„° ë©”ëª¨ë¦¬ (RAM)
â”‚   â”œâ”€â”€ program_counter.sv     # í”„ë¡œê·¸ë¨ ì¹´ìš´í„°
â”‚   â”œâ”€â”€ extend.sv              # ì¦‰ì‹œê°’ í™•ì¥ ëª¨ë“ˆ
â”‚   â”œâ”€â”€ mux_2x1.sv            # 2:1 ë©€í‹°í”Œë ‰ì„œ
â”‚   â”œâ”€â”€ mux_4x1.sv            # 4:1 ë©€í‹°í”Œë ‰ì„œ
â”‚   â”œâ”€â”€ mux_5x1.sv            # 5:1 ë©€í‹°í”Œë ‰ì„œ (ë‹¤ìš©ë„)
â”‚   â”œâ”€â”€ pc_adder.sv           # PC ê°€ì‚°ê¸°
â”‚   â”œâ”€â”€ adder.sv              # ë²”ìš© ê°€ì‚°ê¸°
â”‚   â”œâ”€â”€ register.sv           # ê¸°ë³¸ ë ˆì§€ìŠ¤í„° ëª¨ë“ˆ
â”‚   â””â”€â”€ define.sv             # ëª…ë ¹ì–´ ì •ì˜ ìƒìˆ˜
â””â”€â”€ ğŸ§ª sim_1/new/              # ì‹œë®¬ë ˆì´ì…˜ íŒŒì¼
    â””â”€â”€ tb.sv                  # í…ŒìŠ¤íŠ¸ë²¤ì¹˜
```

## ğŸ› ï¸ Installation and Setup

### ğŸ“‹ Prerequisites
- **Hardware**: FPGA ê°œë°œ ë³´ë“œ (ì„ íƒì‚¬í•­)
- **Software**: 
  - Xilinx Vivado 2018.3 ì´ìƒ
  - ModelSim/QuestaSim (ì‹œë®¬ë ˆì´ì…˜ìš©)
- **Knowledge**: 
  - SystemVerilog HDL
  - RISC-V ISA ê¸°ë³¸ ì§€ì‹
  - ë””ì§€í„¸ íšŒë¡œ ì„¤ê³„

### ğŸ”§ Project Setup
1. **í”„ë¡œì íŠ¸ ìƒì„±**: Vivadoì—ì„œ ìƒˆ í”„ë¡œì íŠ¸ ìƒì„±
2. **ì†ŒìŠ¤ ì¶”ê°€**: `sources_1/new/` í´ë”ì˜ ëª¨ë“  `.sv` íŒŒì¼ ì¶”ê°€
3. **ìµœìƒìœ„ ì„¤ì •**: `RV32I_TOP.sv`ë¥¼ ìµœìƒìœ„ ëª¨ë“ˆë¡œ ì„¤ì •
4. **ì‹œë®¬ë ˆì´ì…˜ ì„¤ì •**: `tb.sv`ë¥¼ ì‹œë®¬ë ˆì´ì…˜ ì†ŒìŠ¤ë¡œ ì¶”ê°€

## ğŸ–¥ï¸ Usage

### ğŸ“‹ Basic Operation Workflow

#### 1. **âš™ï¸ Simulation Setup**
   - í…ŒìŠ¤íŠ¸ë²¤ì¹˜ íŒŒì¼ `tb.sv` í™•ì¸
   - í´ëŸ­ ë° ë¦¬ì…‹ ì‹ í˜¸ ì„¤ì • (10ns ì£¼ê¸°)
   - ì‹œë®¬ë ˆì´ì…˜ ì‹œê°„ ì„¤ì • (30 í´ëŸ­ ì‚¬ì´í´)

#### 2. **ğŸ“ Test Program Configuration**
   - `instruction_memory.sv`ì—ì„œ í…ŒìŠ¤íŠ¸ ëª…ë ¹ì–´ ìˆ˜ì •
   - í˜„ì¬ êµ¬ì„±: J-type ëª…ë ¹ì–´ í…ŒìŠ¤íŠ¸ (JAL/JALR)
   - ë ˆì§€ìŠ¤í„° ì´ˆê¸°ê°’ ì„¤ì • (`register_file.sv`)

#### 3. **ğŸ” Behavioral Simulation**
   - Vivadoì—ì„œ ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰
   - íŒŒí˜• ë¶„ì„ì„ í†µí•œ ë™ì‘ í™•ì¸
   - ë ˆì§€ìŠ¤í„° ê°’ ë° ë©”ëª¨ë¦¬ ìƒíƒœ ëª¨ë‹ˆí„°ë§

#### 4. **ğŸ¯ Synthesis & Implementation**
   - RTL í•©ì„±ì„ í†µí•œ í•˜ë“œì›¨ì–´ ìƒì„±
   - íƒ€ì´ë° ì œì•½ ì„¤ì •
   - FPGA ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìƒì„± (ì„ íƒì‚¬í•­)

### ğŸ¯ Key Parameters
- **Clock Frequency**: ì‚¬ìš©ì ì •ì˜ (ê¸°ë³¸ 100MHz ê¶Œì¥)
- **Register Count**: 32ê°œ (x0-x31)
- **Memory Size**: 
  - ëª…ë ¹ì–´ ë©”ëª¨ë¦¬: 64 words (256 bytes)
  - ë°ì´í„° ë©”ëª¨ë¦¬: 128 bytes
- **Data Width**: 32-bit ë°ì´í„° ê²½ë¡œ

## ğŸ“Š Instruction Format & Encoding

### ğŸ”¤ Supported Instruction Types

#### R-Type (Register)
```
| funct7 |  rs2  |  rs1  |funct3|  rd   | opcode |
|31    25|24   20|19   15|14  12|11    7|6      0|
```
- **Examples**: ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND

#### I-Type (Immediate)
```
|    imm[11:0]    |  rs1  |funct3|  rd   | opcode |
|31            20|19   15|14  12|11    7|6      0|
```
- **Examples**: ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI
- **Load Instructions**: LW, LH, LB, LBU, LHU

#### S-Type (Store)
```
| imm[11:5] |  rs2  |  rs1  |funct3|imm[4:0]| opcode |
|31       25|24   20|19   15|14  12|11     7|6      0|
```
- **Examples**: SW, SH, SB

#### B-Type (Branch)
```
|imm[12|10:5]|  rs2  |  rs1  |funct3|imm[4:1|11]| opcode |
|31        25|24   20|19   15|14  12|11        7|6      0|
```
- **Examples**: BEQ, BNE, BLT, BGE, BLTU, BGEU

#### U-Type (Upper Immediate)
```
|        imm[31:12]           |  rd   | opcode |
|31                        12|11    7|6      0|
```
- **Examples**: LUI, AUIPC

#### J-Type (Jump)
```
|     imm[20|10:1|11|19:12]      |  rd   | opcode |
|31                           12|11    7|6      0|
```
- **JAL**: Jump and Link
- **JALR**: Jump and Link Register (I-type format)

## ğŸ”§ Configuration

### âš™ï¸ Processor Parameters
- **â° Clock Period**: 10ns (ê¸°ë³¸ ì„¤ì •)
- **ğŸ“Š Data Width**: 32-bit
- **ğŸ’¾ Address Width**: 32-bit
- **ğŸ¯ Reset Type**: ë™ê¸°ì‹ ë¦¬ì…‹

### ğŸ”Œ Memory Configuration
- **ğŸ“¡ Instruction Memory**: Word-aligned ì ‘ê·¼
- **âš¡ Data Memory**: Byte-addressable
- **ğŸ“ Endianness**: Little Endian
- **ğŸ”„ Access Types**: 8/16/32-bit ì§€ì›

### ğŸ›ï¸ Control Unit Configuration
- **âš¡ ALU Control**: 4-bit ì œì–´ ì‹ í˜¸
- **ğŸ“ˆ MUX Selection**: ë‹¤ì¤‘ ë°ì´í„° ê²½ë¡œ ì„ íƒ
- **ğŸ”„ Write Enable**: ë ˆì§€ìŠ¤í„°/ë©”ëª¨ë¦¬ ì“°ê¸° ì œì–´
- **ğŸ¯ Branch Control**: ë¶„ê¸° ì¡°ê±´ íŒë³„

## ğŸš¨ Design Notes & Limitations

### âš ï¸ Current Limitations
- **No Pipeline**: ë‹¨ì¼ ì‚¬ì´í´ êµ¬í˜„ (ì„±ëŠ¥ ì œí•œ)
- **No Cache**: ì§ì ‘ ë©”ëª¨ë¦¬ ì ‘ê·¼ë§Œ ì§€ì›
- **No Interrupts**: ì¸í„°ëŸ½íŠ¸ ì²˜ë¦¬ ë¯¸êµ¬í˜„
- **Limited Memory**: ì‘ì€ ë©”ëª¨ë¦¬ í¬ê¸° (êµìœ¡ìš©)

### ğŸ”§ Future Enhancements
- **Pipeline Implementation**: 5ë‹¨ê³„ íŒŒì´í”„ë¼ì¸ ì¶”ê°€
- **Cache System**: L1 ëª…ë ¹ì–´/ë°ì´í„° ìºì‹œ
- **Exception Handling**: ì˜ˆì™¸ ë° ì¸í„°ëŸ½íŠ¸ ì²˜ë¦¬
- **Floating Point**: RV32F ë¶€ë™ì†Œìˆ˜ì  í™•ì¥

## ğŸ“ˆ Performance Specifications

- **âš¡ Clock Frequency**: ìµœëŒ€ 100MHz (FPGA ì¢…ì†)
- **ğŸ“Š Instructions/Cycle**: 1 IPC (ë‹¨ì¼ ì‚¬ì´í´)
- **ğŸšï¸ Instruction Types**: 6ê°€ì§€ í˜•íƒœ ì™„ì „ ì§€ì› (R, I, S, B, U, J)
- **ğŸ—ºï¸ Execution Time**: ëª…ë ¹ì–´ë‹¹ 1 í´ëŸ­ ì‚¬ì´í´
- **ğŸ“Š Memory Bandwidth**: 32-bit/cycle (Load/Store)
- **ğŸ”— Jump Performance**: ë‹¨ì¼ ì‚¬ì´í´ ì í”„ ì‹¤í–‰

## ğŸ§ª Testing & Verification

### ğŸ“‹ Test Methodology
- **Unit Testing**: ê° ëª¨ë“ˆë³„ ê°œë³„ í…ŒìŠ¤íŠ¸
- **Integration Testing**: ì „ì²´ ì‹œìŠ¤í…œ í†µí•© í…ŒìŠ¤íŠ¸
- **ISA Compliance**: RISC-V ëª…ë ¹ì–´ ì§‘í•© ì¤€ìˆ˜ í™•ì¸

### ğŸ” Current Test Cases
- **Jump Operations**: JAL/JALR ëª…ë ¹ì–´ í…ŒìŠ¤íŠ¸
- **Function Call Simulation**: ì í”„ ë° ë§í¬ ë™ì‘ ê²€ì¦
- **ALU Operations**: ì‚°ìˆ /ë…¼ë¦¬ ì—°ì‚° ê²€ì¦
- **Branch Instructions**: ë¶„ê¸° ë™ì‘ í™•ì¸
- **Register File**: ë ˆì§€ìŠ¤í„° ì½ê¸°/ì“°ê¸° í…ŒìŠ¤íŠ¸

## ğŸ¤ Contributing

ì´ í”„ë¡œì íŠ¸ëŠ” êµìœ¡ ëª©ì ìœ¼ë¡œ ì„¤ê³„ë˜ì—ˆìœ¼ë©°, RISC-V ì•„í‚¤í…ì²˜ í•™ìŠµì„ ìœ„í•œ ì°¸ê³  êµ¬í˜„ì…ë‹ˆë‹¤. ê°œì„ ì‚¬í•­ì´ë‚˜ ë²„ê·¸ ìˆ˜ì •ì€ ì–¸ì œë“  í™˜ì˜í•©ë‹ˆë‹¤.

### ğŸ“ Development Guidelines
- SystemVerilog ì½”ë”© ìŠ¤íƒ€ì¼ ì¤€ìˆ˜
- ëª¨ë“ˆì‹ ì„¤ê³„ ì›ì¹™ ìœ ì§€
- ì¶©ë¶„í•œ ì£¼ì„ ë° ë¬¸ì„œí™”
- ì‹œë®¬ë ˆì´ì…˜ ê²€ì¦ í•„ìˆ˜

---

**Note**: ì´ êµ¬í˜„ì€ RV32I ê¸°ë³¸ ëª…ë ¹ì–´ ì„¸íŠ¸ë§Œì„ ì§€ì›í•˜ë©°, êµìœ¡ ë° í•™ìŠµ ëª©ì ìœ¼ë¡œ ìµœì í™”ë˜ì–´ ìˆìŠµë‹ˆë‹¤. ìƒìš© ì œí’ˆì— ì‚¬ìš©í•˜ê¸° ì „ì— ì¶”ê°€ì ì¸ ê²€ì¦ê³¼ ìµœì í™”ê°€ í•„ìš”í•©ë‹ˆë‹¤.
