<stg><name>spmm_hls_Pipeline_pe_loop</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %buf0_value_V_15_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_15_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_15_load_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %buf0_value_V_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_14_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_14_load_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %buf0_value_V_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_13_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_13_load_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %buf0_value_V_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_12_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_12_load_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %buf0_value_V_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_11_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_11_load_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %buf0_value_V_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_10_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_10_load_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %buf0_value_V_9_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_9_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_9_load_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %buf0_value_V_8_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_8_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_8_load_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %buf0_value_V_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_7_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_7_load_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %buf0_value_V_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_6_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_6_load_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %buf0_value_V_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_5_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_5_load_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %buf0_value_V_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_4_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_4_load_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %buf0_value_V_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_3_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_3_load_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %buf0_value_V_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_2_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_2_load_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %buf0_value_V_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_1_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_1_load_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %K_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K

]]></Node>
<StgValue><ssdm name="K_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:17 %zext_ln116_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="zext_ln116_1_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:18 %zext_ln160_27_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln160_27

]]></Node>
<StgValue><ssdm name="zext_ln160_27_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:19 %zext_ln160_26_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_26

]]></Node>
<StgValue><ssdm name="zext_ln160_26_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:20 %zext_ln160_25_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_25

]]></Node>
<StgValue><ssdm name="zext_ln160_25_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:21 %zext_ln160_24_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_24

]]></Node>
<StgValue><ssdm name="zext_ln160_24_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:22 %zext_ln160_23_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_23

]]></Node>
<StgValue><ssdm name="zext_ln160_23_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:23 %zext_ln160_22_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_22

]]></Node>
<StgValue><ssdm name="zext_ln160_22_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:24 %zext_ln160_21_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_21

]]></Node>
<StgValue><ssdm name="zext_ln160_21_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:25 %zext_ln160_20_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln160_20

]]></Node>
<StgValue><ssdm name="zext_ln160_20_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:26 %zext_ln160_19_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln160_19

]]></Node>
<StgValue><ssdm name="zext_ln160_19_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:27 %zext_ln160_18_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_18

]]></Node>
<StgValue><ssdm name="zext_ln160_18_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:28 %zext_ln160_17_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_17

]]></Node>
<StgValue><ssdm name="zext_ln160_17_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:29 %zext_ln160_16_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln160_16

]]></Node>
<StgValue><ssdm name="zext_ln160_16_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:30 %zext_ln160_15_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln160_15

]]></Node>
<StgValue><ssdm name="zext_ln160_15_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:31 %zext_ln160_14_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln160_14

]]></Node>
<StgValue><ssdm name="zext_ln160_14_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %map_buf_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %map_buf_load

]]></Node>
<StgValue><ssdm name="map_buf_load_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:33 %half_cast4_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %half_cast4

]]></Node>
<StgValue><ssdm name="half_cast4_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %sub_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub_i

]]></Node>
<StgValue><ssdm name="sub_i_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:35 %half_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %half_cast

]]></Node>
<StgValue><ssdm name="half_cast_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %half_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %half

]]></Node>
<StgValue><ssdm name="half_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %buf0_value_V_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_load

]]></Node>
<StgValue><ssdm name="buf0_value_V_load_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:38 %zext_ln116_1_cast = zext i4 %zext_ln116_1_read

]]></Node>
<StgValue><ssdm name="zext_ln116_1_cast"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="2">
<![CDATA[
newFuncRoot:39 %zext_ln160_27_cast = sext i2 %zext_ln160_27_read

]]></Node>
<StgValue><ssdm name="zext_ln160_27_cast"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:40 %zext_ln160_27_cast_cast = zext i4 %zext_ln160_27_cast

]]></Node>
<StgValue><ssdm name="zext_ln160_27_cast_cast"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="3">
<![CDATA[
newFuncRoot:41 %zext_ln160_26_cast = sext i3 %zext_ln160_26_read

]]></Node>
<StgValue><ssdm name="zext_ln160_26_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:42 %zext_ln160_26_cast_cast = zext i4 %zext_ln160_26_cast

]]></Node>
<StgValue><ssdm name="zext_ln160_26_cast_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="3">
<![CDATA[
newFuncRoot:43 %zext_ln160_25_cast = sext i3 %zext_ln160_25_read

]]></Node>
<StgValue><ssdm name="zext_ln160_25_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:44 %zext_ln160_25_cast_cast = zext i4 %zext_ln160_25_cast

]]></Node>
<StgValue><ssdm name="zext_ln160_25_cast_cast"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:45 %zext_ln160_24_cast = zext i4 %zext_ln160_24_read

]]></Node>
<StgValue><ssdm name="zext_ln160_24_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:46 %zext_ln160_23_cast = zext i4 %zext_ln160_23_read

]]></Node>
<StgValue><ssdm name="zext_ln160_23_cast"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:47 %zext_ln160_22_cast = zext i4 %zext_ln160_22_read

]]></Node>
<StgValue><ssdm name="zext_ln160_22_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:48 %zext_ln160_21_cast = zext i4 %zext_ln160_21_read

]]></Node>
<StgValue><ssdm name="zext_ln160_21_cast"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:49 %zext_ln160_20_cast_cast = select i1 %zext_ln160_20_read, i32 7, i32 0

]]></Node>
<StgValue><ssdm name="zext_ln160_20_cast_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="2">
<![CDATA[
newFuncRoot:50 %zext_ln160_19_cast = sext i2 %zext_ln160_19_read

]]></Node>
<StgValue><ssdm name="zext_ln160_19_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="3">
<![CDATA[
newFuncRoot:51 %zext_ln160_19_cast_cast = zext i3 %zext_ln160_19_cast

]]></Node>
<StgValue><ssdm name="zext_ln160_19_cast_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="3">
<![CDATA[
newFuncRoot:52 %zext_ln160_18_cast = zext i3 %zext_ln160_18_read

]]></Node>
<StgValue><ssdm name="zext_ln160_18_cast"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="3">
<![CDATA[
newFuncRoot:53 %zext_ln160_17_cast = zext i3 %zext_ln160_17_read

]]></Node>
<StgValue><ssdm name="zext_ln160_17_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:54 %zext_ln160_16_cast_cast = select i1 %zext_ln160_16_read, i32 3, i32 0

]]></Node>
<StgValue><ssdm name="zext_ln160_16_cast_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="2">
<![CDATA[
newFuncRoot:55 %zext_ln160_15_cast = zext i2 %zext_ln160_15_read

]]></Node>
<StgValue><ssdm name="zext_ln160_15_cast"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1">
<![CDATA[
newFuncRoot:56 %zext_ln160_14_cast = zext i1 %zext_ln160_14_read

]]></Node>
<StgValue><ssdm name="zext_ln160_14_cast"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_8, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_9, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_10, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_11, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:62 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_12, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:63 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_13, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:64 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_14, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:65 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:66 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:67 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_2, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:68 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_3, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:69 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_4, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:70 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_5, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:71 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_6, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:72 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_7, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:73 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:74 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_2 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:1 %icmp_ln114 = icmp_eq  i5 %i_2, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:3 %add_ln114 = add i5 %i_2, i5 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln114 = br i1 %icmp_ln114, void %for.inc.i.split, void %for.inc.loopexit2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="4" op_0_bw="5">
<![CDATA[
for.inc.i.split:2 %trunc_ln116 = trunc i5 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
for.inc.i.split:3 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %map_buf_load_read, i32 %zext_ln160_14_cast, i32 %zext_ln160_15_cast, i32 %zext_ln160_16_cast_cast, i32 %zext_ln160_17_cast, i32 %zext_ln160_18_cast, i32 %zext_ln160_19_cast_cast, i32 %zext_ln160_20_cast_cast, i32 %zext_ln160_21_cast, i32 %zext_ln160_22_cast, i32 %zext_ln160_23_cast, i32 %zext_ln160_24_cast, i32 %zext_ln160_25_cast_cast, i32 %zext_ln160_26_cast_cast, i32 %zext_ln160_27_cast_cast, i32 %zext_ln116_1_cast, i4 %trunc_ln116

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="32">
<![CDATA[
for.inc.i.split:4 %trunc_ln116_2 = trunc i32 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln116_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i.split:5 %mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0">
<![CDATA[
for.inc.loopexit2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i.split:5 %mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="96" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i.split:5 %mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:0 %specpipeline_ln115 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln115"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln114"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.i.split:5 %mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read

]]></Node>
<StgValue><ssdm name="mul_ln116"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc.i.split:6 %switch_ln116 = switch i4 %trunc_ln116, void %arrayidx.2.i36.case.15116, i4 0, void %arrayidx.2.i36.case.0101, i4 1, void %arrayidx.2.i36.case.1102, i4 2, void %arrayidx.2.i36.case.2103, i4 3, void %arrayidx.2.i36.case.3104, i4 4, void %arrayidx.2.i36.case.4105, i4 5, void %arrayidx.2.i36.case.5106, i4 6, void %arrayidx.2.i36.case.6107, i4 7, void %arrayidx.2.i36.case.7108, i4 8, void %arrayidx.2.i36.case.8109, i4 9, void %arrayidx.2.i36.case.9110, i4 10, void %arrayidx.2.i36.case.10111, i4 11, void %arrayidx.2.i36.case.11112, i4 12, void %arrayidx.2.i36.case.12113, i4 13, void %arrayidx.2.i36.case.13114, i4 14, void %arrayidx.2.i36.case.14115

]]></Node>
<StgValue><ssdm name="switch_ln116"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.14115:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.13114:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.12113:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.11112:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.10111:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.9110:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.8109:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.7108:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.6107:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.5106:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.4105:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.3104:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.2103:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.1102:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.0101:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.15116:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.14115:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.14115:1 %add_ln117_15 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_15"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.13114:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.13114:1 %add_ln117_14 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_14"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.12113:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.12113:1 %add_ln117_13 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_13"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.11112:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.11112:1 %add_ln117_12 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_12"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.10111:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.10111:1 %add_ln117_11 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_11"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.9110:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.9110:1 %add_ln117_10 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_10"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.8109:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.8109:1 %add_ln117_9 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_9"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.7108:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.7108:1 %add_ln117_8 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_8"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.6107:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.6107:1 %add_ln117_7 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_7"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.5106:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.5106:1 %add_ln117_6 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_6"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.4105:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.4105:1 %add_ln117_5 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_5"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.3104:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.3104:1 %add_ln117_4 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_4"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.2103:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.2103:1 %add_ln117_3 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_3"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.1102:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.1102:1 %add_ln117_2 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_2"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.0101:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.0101:1 %add_ln117_1 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117_1"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="16">
<![CDATA[
arrayidx.2.i36.case.15116:0 %call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116

]]></Node>
<StgValue><ssdm name="call_ln116"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx.2.i36.case.15116:1 %add_ln117 = add i16 %mul_ln116, i16 %half_cast_read

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.14115:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_15

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.13114:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_14

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.12113:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_13

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.11112:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_12

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.10111:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_11

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.9110:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_10

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.8109:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_9

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.7108:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_8

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.6107:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_7

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.5106:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_6

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.4105:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_5

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.3104:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_4

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.2103:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_3

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.1102:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_2

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.0101:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_1

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.15116:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="165" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.14115:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_15

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.14115:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.13114:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_14

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.13114:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.12113:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_13

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.12113:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.11112:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_12

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.11112:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.10111:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_11

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.10111:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.9110:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_10

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.9110:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.8109:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_9

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.8109:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.7108:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_8

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.7108:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.6107:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_7

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.6107:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.5106:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_6

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.5106:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.4105:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_5

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.4105:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.3104:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_4

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.3104:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.2103:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_3

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.2103:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.1102:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_2

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.1102:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.0101:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_1

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.0101:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="20" op_20_bw="16" op_21_bw="0" op_22_bw="0">
<![CDATA[
arrayidx.2.i36.case.15116:2 %call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln116" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.case.15116:3 %br_ln117 = br void %arrayidx.2.i36.exit100

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx.2.i36.exit100:0 %store_ln114 = store i5 %add_ln114, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.2.i36.exit100:1 %br_ln114 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
