{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662683702544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662683702548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep  8 17:35:02 2022 " "Processing started: Thu Sep  8 17:35:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662683702548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683702548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RVC -c RVC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RVC -c RVC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683702548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662683704335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662683704335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rvcdisplay.tdf 1 1 " "Found 1 design units, including 1 entities, in source file rvcdisplay.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 RVCdisplay " "Found entity 1: RVCdisplay" {  } { { "RVCdisplay.tdf" "" { Text "E:/room visitor counter proj/room visitor counter/RVCdisplay.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662683713328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683713328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rvccounter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rvccounter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RVCcounter " "Found entity 1: RVCcounter" {  } { { "RVCcounter.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/RVCcounter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662683713338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683713338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Eight_bit_adder " "Found entity 1: Eight_bit_adder" {  } { { "Eight_bit_adder.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662683713340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683713340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave_t_ff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file master_slave_t_ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Master_slave_t_ff " "Found entity 1: Master_slave_t_ff" {  } { { "Master_slave_t_ff.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Master_slave_t_ff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662683713350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683713350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RVCcounter " "Elaborating entity \"RVCcounter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662683713670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RVCdisplay RVCdisplay:inst8 " "Elaborating entity \"RVCdisplay\" for hierarchy \"RVCdisplay:inst8\"" {  } { { "RVCcounter.bdf" "inst8" { Schematic "E:/room visitor counter proj/room visitor counter/RVCcounter.bdf" { { -1312 1144 1280 -1008 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683713741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Eight_bit_adder Eight_bit_adder:inst13 " "Elaborating entity \"Eight_bit_adder\" for hierarchy \"Eight_bit_adder:inst13\"" {  } { { "RVCcounter.bdf" "inst13" { Schematic "E:/room visitor counter proj/room visitor counter/RVCcounter.bdf" { { -1312 880 1064 -992 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683713743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Eight_bit_adder:inst13\|74283:inst2 " "Elaborating entity \"74283\" for hierarchy \"Eight_bit_adder:inst13\|74283:inst2\"" {  } { { "Eight_bit_adder.bdf" "inst2" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { { 248 1264 1368 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683713860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eight_bit_adder:inst13\|74283:inst2 " "Elaborated megafunction instantiation \"Eight_bit_adder:inst13\|74283:inst2\"" {  } { { "Eight_bit_adder.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { { 248 1264 1368 424 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683713861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Eight_bit_adder:inst13\|74283:inst2\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683713970 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub Eight_bit_adder:inst13\|74283:inst2 " "Elaborated megafunction instantiation \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\", which is child of megafunction instantiation \"Eight_bit_adder:inst13\|74283:inst2\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "Eight_bit_adder.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { { 248 1264 1368 424 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683713977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Eight_bit_adder:inst13\|74283:inst " "Elaborating entity \"74283\" for hierarchy \"Eight_bit_adder:inst13\|74283:inst\"" {  } { { "Eight_bit_adder.bdf" "inst" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { { 592 1232 1336 768 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683713984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Eight_bit_adder:inst13\|74283:inst " "Elaborated megafunction instantiation \"Eight_bit_adder:inst13\|74283:inst\"" {  } { { "Eight_bit_adder.bdf" "" { Schematic "E:/room visitor counter proj/room visitor counter/Eight_bit_adder.bdf" { { 592 1232 1336 768 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683713984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Master_slave_t_ff Master_slave_t_ff:inst22 " "Elaborating entity \"Master_slave_t_ff\" for hierarchy \"Master_slave_t_ff:inst22\"" {  } { { "RVCcounter.bdf" "inst22" { Schematic "E:/room visitor counter proj/room visitor counter/RVCcounter.bdf" { { -1344 -1216 -1120 -1248 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662683714032 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "31 " "Ignored 31 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1662683714656 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1662683714656 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "18 " "Ignored 18 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "18 " "Ignored 18 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1662683714964 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1662683714964 ""}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "4 " "Converted 4 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 18008 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1662683715130 ""}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "16 " "Ignored 16 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "12 " "Ignored 12 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|89~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|89~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|90~0 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|90~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|80~2 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|80~2\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 560 600 664 600 "80" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|88~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|88~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|89~0 " "Node \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|89~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|90~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|90~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|91~0 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|91~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|82~1 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|82~1\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 816 600 664 856 "82" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|88~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|88~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|79 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|79\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 312 472 536 352 "79" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|89~0 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|89~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|89~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|89~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|90~0 " "Node \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|90~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|89~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|89~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|81 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|81\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 544 472 536 584 "81" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|90~0 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|90~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|88~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|88~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|105~0 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|105~0\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 416 408 472 456 "105" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|78~2 " "Node \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|78~2\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 328 600 664 368 "78" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|88~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|88~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|79 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|79\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 312 472 536 352 "79" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 192 496 544 224 "88" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|108~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|108~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|104~0 " "Node \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|104~0\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 184 400 464 224 "104" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|76~1 " "Node \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|76~1\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 96 592 656 136 "76" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 64 184 232 96 "108" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|90~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|90~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|83 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|83\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 800 472 536 840 "83" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|91~0 " "Node \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|91~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|89~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|81 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|81\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 544 472 536 584 "81" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "CARRY_SUM Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0\" of type CARRY_SUM" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 424 504 552 456 "89" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|108~0 " "Can't place logic fed by CARRY_SUM primitive \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|108~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|77 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|77\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 80 464 528 120 "77" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_NODE_NAME" "LUT Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|92 " "Node \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|92\" of type LUT" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 152 304 368 192 "92" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1662683715399 ""}  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 64 184 232 96 "108" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""}  } {  } 0 18011 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS_HDR" "4 " "Ignored 4 CARRY_SUM primitives -- logic cell requires more inputs than it can contain" { { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|91~0 " "Can't place CARRY primitive \"Eight_bit_adder:inst13\|74283:inst2\|f74283:sub\|91~0\" -- logic cell requires more inputs than it can contain" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 18016 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|90~0 " "Can't place CARRY primitive \"Eight_bit_adder:inst13\|74283:inst\|f74283:sub\|90~0\" -- logic cell requires more inputs than it can contain" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18016 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0 " "Can't place CARRY primitive \"Eight_bit_adder:inst7\|74283:inst\|f74283:sub\|90~0\" -- logic cell requires more inputs than it can contain" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 656 504 552 688 "90" "" } } } }  } 0 18016 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1662683715399 ""} { "Warning" "WFTM_CARRY_BAD_LUT_INPUTS" "Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|91~0 " "Can't place CARRY primitive \"Eight_bit_adder:inst7\|74283:inst2\|f74283:sub\|91~0\" -- logic cell requires more inputs than it can contain" {  } { { "f74283.bdf" "" { Schematic "c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/f74283.bdf" { { 912 504 552 944 "91" "" } } } }  } 0 18016 "Can't place CARRY primitive \"%1!s!\" -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1662683715399 ""}  } {  } 0 18015 "Ignored %1!d! CARRY_SUM primitives -- logic cell requires more inputs than it can contain" 0 0 "Design Software" 0 -1 1662683715399 ""}  } {  } 0 18009 "Ignored %1!d! CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1662683715399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662683715493 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662683715493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662683715493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662683715493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662683715947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep  8 17:35:15 2022 " "Processing ended: Thu Sep  8 17:35:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662683715947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662683715947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662683715947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662683715947 ""}
