// Seed: 265293492
`define pp_26 0
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    output logic id_7,
    input id_8,
    inout id_9,
    input logic id_10,
    input id_11,
    output id_12,
    output id_13,
    output logic id_14,
    input logic id_15,
    output logic id_16,
    output id_17,
    input id_18
    , id_26,
    output logic id_19,
    input logic id_20,
    input logic id_21,
    input id_22,
    input id_23,
    input logic id_24,
    output reg id_25
);
  always @(posedge 1 or posedge id_21) begin
    id_25 <= id_0 == 1 & 1;
    id_2 = id_24 + 1;
  end
endmodule
