m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/simulation/modelsim
vsdram_sdram_controller
Z0 !s110 1623140001
!i10b 1
!s100 `BjE3;aU`kdeBBdj34DUC0
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I2a0>]8SD?ce;WOcUIWEzb2
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/simulation/modelsim
Z4 w1623136952
Z5 8C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v
Z6 FC:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v
!i122 52
L0 159 550
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1623140001.000000
Z9 !s107 C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v|
Z10 !s90 -reportprogress|300|C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller.v|-work|sdram_controller|
!i113 1
Z11 o-work sdram_controller
Z12 tCvgOpt 0
vsdram_sdram_controller_input_efifo_module
R0
!i10b 1
!s100 J8OX7[7kF>BNelhCRjKZo2
R1
IG:@3mTKkZHoccPz>6;eCz2
R2
R3
R4
R5
R6
!i122 52
L0 21 128
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vsdram_sdram_controller_test_component
R0
!i10b 1
!s100 @a1@Z8NSO2W9RQ?mXJam20
R1
IFJPLif:CD:K?591]d`N[K3
R2
R3
R4
Z13 8C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v
Z14 FC:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v
!i122 53
L0 114 161
R7
r1
!s85 0
31
R8
!s107 C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v|
Z15 !s90 -reportprogress|300|C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v|-work|sdram_controller|
!i113 1
R11
R12
vsdram_sdram_controller_test_component_ram_module
R0
!i10b 1
!s100 OdAG6jH?D=6MjJilJ^OX;2
R1
INcB4N@jn07ObZcCDIRfUE1
R2
R3
R4
R13
R14
!i122 53
L0 21 83
R7
r1
!s85 0
31
R8
Z16 !s107 C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_sdram_controller_test_component.v|
R15
!i113 1
R11
R12
