

================================================================
== Vitis HLS Report for 'scale_and_twoNormSquared_Scaled'
================================================================
* Date:           Fri Jan  9 14:29:58 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |                    |                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |      Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+
        |loadDDR_data_24_U0  |loadDDR_data_24  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |edot_11_U0          |edot_11          |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |twoNormSquared_U0   |twoNormSquared   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------+-----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        2|     -|
|FIFO                 |        -|      -|      146|      580|     -|
|Instance             |        -|     72|    12042|    13071|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     72|    12188|    13653|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+----+------+-------+-----+
    |      Instance      |      Module     | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------+-----------------+---------+----+------+-------+-----+
    |edot_11_U0          |edot_11          |        0|  48|  3056|   2461|    0|
    |loadDDR_data_24_U0  |loadDDR_data_24  |        0|   0|   140|    460|    0|
    |twoNormSquared_U0   |twoNormSquared   |        0|  24|  8846|  10150|    0|
    +--------------------+-----------------+---------+----+------+-------+-----+
    |Total               |                 |        0|  72| 12042|  13071|    0|
    +--------------------+-----------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |n_c1_U           |        0|  68|   0|    -|     2|   32|       64|
    |n_c_U            |        0|  68|   0|    -|     2|   32|       64|
    |rowScale_fifo_U  |        0|   5|   0|    -|     3|  512|     1536|
    |temp_U           |        0|   5|   0|    -|     3|  512|     1536|
    +-----------------+---------+----+----+-----+------+-----+---------+
    |Total            |        0| 146|   0|    0|    10| 1088|     3200|
    +-----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+---------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------------------------+-----+-----+------------+---------------------------------+--------------+
|m_axi_gmem8_AWVALID                    |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWREADY                    |   in|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWADDR                     |  out|   64|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWID                       |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWLEN                      |  out|   32|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWSIZE                     |  out|    3|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWBURST                    |  out|    2|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWLOCK                     |  out|    2|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWCACHE                    |  out|    4|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWPROT                     |  out|    3|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWQOS                      |  out|    4|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWREGION                   |  out|    4|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_AWUSER                     |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_WVALID                     |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_WREADY                     |   in|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_WDATA                      |  out|  512|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_WSTRB                      |  out|   64|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_WLAST                      |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_WID                        |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_WUSER                      |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARVALID                    |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARREADY                    |   in|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARADDR                     |  out|   64|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARID                       |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARLEN                      |  out|   32|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARSIZE                     |  out|    3|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARBURST                    |  out|    2|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARLOCK                     |  out|    2|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARCACHE                    |  out|    4|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARPROT                     |  out|    3|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARQOS                      |  out|    4|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARREGION                   |  out|    4|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_ARUSER                     |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_RVALID                     |   in|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_RREADY                     |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_RDATA                      |   in|  512|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_RLAST                      |   in|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_RID                        |   in|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_RFIFONUM                   |   in|   13|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_RUSER                      |   in|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_RRESP                      |   in|    2|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_BVALID                     |   in|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_BREADY                     |  out|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_BRESP                      |   in|    2|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_BID                        |   in|    1|       m_axi|                            gmem8|       pointer|
|m_axi_gmem8_BUSER                      |   in|    1|       m_axi|                            gmem8|       pointer|
|rowScale                               |   in|   64|     ap_none|                         rowScale|        scalar|
|rowScale_ap_vld                        |   in|    1|     ap_none|                         rowScale|        scalar|
|primalInfeasBound_fifo_dout            |   in|  512|     ap_fifo|           primalInfeasBound_fifo|       pointer|
|primalInfeasBound_fifo_empty_n         |   in|    1|     ap_fifo|           primalInfeasBound_fifo|       pointer|
|primalInfeasBound_fifo_read            |  out|    1|     ap_fifo|           primalInfeasBound_fifo|       pointer|
|pConstrResSq                           |  out|   64|      ap_vld|                     pConstrResSq|       pointer|
|pConstrResSq_ap_vld                    |  out|    1|      ap_vld|                     pConstrResSq|       pointer|
|n                                      |   in|   32|     ap_none|                                n|        scalar|
|n_ap_vld                               |   in|    1|     ap_none|                                n|        scalar|
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_Scaled|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_Scaled|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_Scaled|  return value|
|primalInfeasBound_fifo_num_data_valid  |   in|    3|  ap_ctrl_hs|  scale_and_twoNormSquared_Scaled|  return value|
|primalInfeasBound_fifo_fifo_cap        |   in|    3|  ap_ctrl_hs|  scale_and_twoNormSquared_Scaled|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_Scaled|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_Scaled|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_Scaled|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|  scale_and_twoNormSquared_Scaled|  return value|
+---------------------------------------+-----+-----+------------+---------------------------------+--------------+

