cscope 15 C:\repos\SmallCar-main"               0001308544
	@C:\repos\SmallCar-main\External\ColorSensor\TCS3472.c

1 
	~"TCS3472.h
"

2 
	#TCS3472_Rec⁄√˘_ô
 (100)

	)

3 
uöt32_t
 
	gTCS3472_timeout
;

5 
boﬁ
 
	$TCS3472_Inô
()

7 
TCS3472
.
Sour˚
 = 
__c⁄figTCS3472_SOURCE
;

9 if(
	`I2CBusBusyEvít
(
TCS3472
.
Sour˚
))

11 
	`I2C_Re°‹eC⁄√˘i⁄
(
TCS3472
.
Sour˚
);

12 
	`I2CSim∂eC⁄figuª
(
TCS3472
.
Sour˚
,
I2C_Fa°
);

14 #if(
CALC_I2C_SCANNING
 == 1)

15 
TCS3472
.
°©us
 = 3;

17 
boﬁ
 
IsTCS3472
 = 
	`TCS3472_C⁄√˘
();

18 if(!
IsTCS3472
Ë 
Ál£
;

19 #if(
CALC_I2C_SCANNING
 == 1)

20 
TCS3472
.
°©us
 = 2;

22 
uöt8_t
 
D©a
;

23 
D©a
 = 
	`I2C_Mem‹yRódSögÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,0x92);

24 if(
D©a
 !
TCS34723_ID
 && D©®!
TCS34721_ID
 &&

25 
D©a
 !
TCS34725_ID
 && D©®!
TCS34727_ID
Ë 
Ál£
;

26 #if(
CALC_I2C_SCANNING
 == 1)

27 
TCS3472
.
°©us
 = 1;

30 
	`dñay_ms
(2);

31 
IsTCS3472
 = 
	`TCS3472_SëPr›îtõs
(
__c⁄figTCS3472_Gaö
, 
__c⁄figTCS3472_I¡egøti⁄Time
, 
__c⁄figTCS3472_WaôTime
);

32 if(!
IsTCS3472
Ë 
Ál£
;

33 #if(
CALC_I2C_SCANNING
 == 1)

34 
TCS3472
.
°©us
 = 0;

36  
åue
;

37 
	}
}

39 
boﬁ
 
	$TCS3472_ON
()

41 
uöt8_t
 
D©a
;

43 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,
TCS3472_ENABLE
,0x01);

44 if(
D©a
 !0x01Ë 
Ál£
;

45 
	`dñay_ms
(3);

47 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,
TCS3472_ENABLE
,(0x03));

48 if(
D©a
 !(0x03)Ë 
Ál£
;

49 
__c⁄figTCS3472_I¡egøti⁄Time
)

52 
	`dñay_ms
(3);

55 
	`dñay_ms
(24);

58 
	`dñay_ms
(101);

61 
	`dñay_ms
(154);

64 
	`dñay_ms
(700);

67  
åue
;

68 
	}
}

70 
boﬁ
 
	$TCS3472_OFF
()

72 
uöt8_t
 
D©a
;

73 
D©a
 = 
	`I2C_Mem‹yRódSögÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,
TCS3472_ENABLE
);

74 
D©a
 &~((
uöt8_t
)0x3);

76 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,
TCS3472_ENABLE
,Data);

77 if–(
D©a
&0x03Ë=0x03Ë 
Ál£
;

78  
åue
;

79 
	}
}

81 
boﬁ
 
	$TCS3472_CÆcuœãLux
()

83 
IŒumö™˚
;

86 
IŒumö™˚
 = (-0.32466F * 
TCS3472
.
RGB
[0]) + (1.57837F * TCS3472.RGB[1]) + (-0.73191F * TCS3472.RGB[2]);

87 
TCS3472
.
IŒumö™˚
 = Illuminance;

88  
åue
;

89 
	}
}

91 
boﬁ
 
	$TCS3472_CÆcuœãCﬁ‹Tem≥øtuªKñvö
()

93 
X
, 
Y
, 
Z
;

94 
xc
, 
yc
;

95 
numb
;

96 
c˘
;

97 if(
TCS3472
.
RGB
[0] == 0 && TCS3472.RGB[1] == 0 &&

98 
TCS3472
.
RGB
[2] =0Ë 
Ál£
;

103 
X
 = (-0.14282F * 
TCS3472
.
RGB
[0]) + (1.54924F * TCS3472.RGB[1]) + (-0.95641F * TCS3472.RGB[2]);

104 
Y
 = (-0.32466F * 
TCS3472
.
RGB
[0]) + (1.57837F * TCS3472.RGB[1]) + (-0.73191F * TCS3472.RGB[2]);

105 
Z
 = (-0.68202F * 
TCS3472
.
RGB
[0]) + (0.77073F * TCS3472.RGB[1]) + (0.56332F * TCS3472.RGB[2]);

107 
xc
 = (
X
Ë/ (X + 
Y
 + 
Z
);

108 
yc
 = (
Y
Ë/ (
X
 + Y + 
Z
);

110 
numb
 = (
xc
 - 0.3320FË/ (0.1858F - 
yc
);

112 
c˘
 =

113 (449.0F * (
numb
 *Çumb *Çumb)) + (3525.0F * (numb *Çumb)) + (6823.3F *Çumb) + 5520.33F;

115 
TCS3472
.
Cﬁ‹Tem≥øtuª
 = (
uöt16_t
)
c˘
;

116  
åue
;

117 
	}
}

119 
boﬁ
 
	$TCS3472_GëRGB
()

121 
uöt16_t
 
ªd
,
gªí
,
blue
,
˛ór
;

122 
	`TCS3472_GëRawD©a
();

123 
˛ór
 = (
TCS3472
.
RawD©a
[1] << 8) | TCS3472.RawData[0];

124 
ªd
 = (
TCS3472
.
RawD©a
[3] << 8) | TCS3472.RawData[2];

125 
gªí
 = (
TCS3472
.
RawD©a
[5] << 8) | TCS3472.RawData[4];

126 
blue
 = (
TCS3472
.
RawD©a
[7] << 8) | TCS3472.RawData[6];

127 
TCS3472
.
RGB
[0] = ()
ªd
 / (
uöt32_t
)
˛ór
 * 255.0;

128 
TCS3472
.
RGB
[1] = ()
gªí
 / (
uöt32_t
)
˛ór
 * 255.0;

129 
TCS3472
.
RGB
[2] = ()
blue
 / (
uöt32_t
)
˛ór
 * 255.0;

130  
åue
;

131 
	}
}

133 
boﬁ
 
	$TCS3472_GëRawD©a
()

135 
boﬁ
 
°©e
;

136 
°©e
 = 
	`TCS3472_ON
();

137 
	`dñay_ms
(2);

138 if(!
°©e
Ë 
Ál£
;

139 
uöt8_t
 
Lígth
;

140 
Lígth
 = 
	`I2C_Mem‹yRódMu…ùÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,
TCS3472_CLEAR
,TCS3472.
RawD©a
,8);

141 
__c⁄figTCS3472_I¡egøti⁄Time
)

144 
	`dñay_ms
(3);

147 
	`dñay_ms
(24);

150 
	`dñay_ms
(101);

153 
	`dñay_ms
(154);

156 
	`dñay_ms
(700);

159 
	`TCS3472_OFF
();

160  (
Lígth
 == 8);

161 
	}
}

163 
boﬁ
 
	$TCS3472_SëPr›îtõs
(
uöt8_t
 
Gaö
, uöt8_à
I¡egøti⁄Time
, uöt8_à
WaôTime
)

165 
uöt8_t
 
D©a
;

166 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,
TCS3472_CONTROL
,
Gaö
);

167 
TCS3472
.
Gaö
 = 
D©a
;

168 if(
D©a
 !
Gaö
Ë 
Ál£
;

170 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,
TCS3472_ATIME
,
I¡egøti⁄Time
);

171 
TCS3472
.
I¡egøti⁄Time
 = 
D©a
;

172 if(
D©a
 !
I¡egøti⁄Time
Ë 
Ál£
;

174 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,
TCS3472_WTIME
,
WaôTime
);

175 
TCS3472
.
WaôTime
 = 
D©a
;

176 if(
D©a
 !
WaôTime
Ë 
Ál£
;

177  
åue
;

178 
	}
}

180 
boﬁ
 
	$TCS3472_SëGaö
(
uöt8_t
 
Gaö
)

182 
uöt8_t
 
D©a
;

183 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,
TCS3472_CONTROL
,
Gaö
);

184 
TCS3472
.
Gaö
 = 
D©a
;

185 if(
D©a
 !
Gaö
Ë 
Ál£
;

186  
åue
;

187 
	}
}

189 
boﬁ
 
	$TCS3472_SëI¡egøti⁄Time
(
uöt8_t
 
I¡egøti⁄Time
)

191 
uöt8_t
 
D©a
;

192 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,
TCS3472_ATIME
,
I¡egøti⁄Time
);

193 
TCS3472
.
I¡egøti⁄Time
 = 
D©a
;

194 if(
D©a
 !
I¡egøti⁄Time
Ë 
Ál£
;

195  
åue
;

196 
	}
}

198 
boﬁ
 
	$TCS3472_SëWaôTime
(
uöt8_t
 
WaôTime
)

200 
uöt8_t
 
D©a
;

201 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
TCS3472
.
Sour˚
,
TCS3472_I2C
,
TCS3472_WTIME
,
WaôTime
);

202 
TCS3472
.
WaôTime
 = 
D©a
;

203 if(
D©a
 !
WaôTime
Ë 
Ál£
;

204  
åue
;

205 
	}
}

207 
boﬁ
 
	$TCS3472_C⁄√˘
()

209 
i
 = 0; i < 
TCS3472_Rec⁄√˘_ô
; i++)

212 
	`I2CSèπ
(
TCS3472
.
Sour˚
);

213 
TCS3472_timeout
 = 
__c⁄figI2C_TIMEOUT
;

214 !
	`I2CSèπBôEvít
(
TCS3472
.
Sour˚
))

216 
TCS3472_timeout
--;

217 if(
TCS3472_timeout
 == 0x00)

220 if(!
	`I2CSèπBôEvít
(
TCS3472
.
Sour˚
)Ë{ 
	`I2CSt›
(TCS3472.Source); ; }

222 
	`SëI2CAsk
(
I2C1
);

223 
	`I2CSídComm™d
(
I2C1
,(
TCS3472_I2C
 << 1));

224 
	`I2CAddªssSítEvít
(
TCS3472
.
Sour˚
))

226 
TCS3472_timeout
--;

227 if(
TCS3472_timeout
 == 0x00)

230 if(
	`I2CAddªssSítEvít
(
TCS3472
.
Sour˚
)Ë{ 
	`I2CSt›
(TCS3472.Source); ; }

231 
	`I2CSt›
(
TCS3472
.
Sour˚
);

232  
åue
;

234  
Ál£
;

235 
	}
}

	@C:\repos\SmallCar-main\External\ColorSensor\TCS3472.h

1 
	~"maö.h
"

2 #ifde‡
__c⁄figTCS3472_SOURCE


3 
	#TCS3472_I2C
 
__c⁄figTCS3472_ADDR


	)

5 
	#TCS3472_I2C
 (0x29)

	)

8 
	#TCS34723_ID
 0x4D

	)

9 
	#TCS34727_ID
 0x4D

	)

10 
	#TCS34721_ID
 0x44

	)

11 
	#TCS34725_ID
 0x44

	)

13 
	#TCS3472_ENABLE
 0x80

	)

14 
	#TCS3472_ATIME
 0x81

	)

15 
	#TCS3472_WTIME
 0x83

	)

16 
	#TCS3472_CONFIG
 0x8D

	)

17 
	#TCS3472_CONTROL
 0x8F

	)

18 
	#TCS3472_ID
 0x92

	)

19 
	#TCS3472_STATUS
 0x93

	)

20 
	#TCS3472_CLEAR
 0x94

	)

21 
	#TCS3472_RED
 0x96

	)

22 
	#TCS3472_GREEN
 0x98

	)

23 
	#TCS3472_BLUE
 0x9A

	)

27 
I2C_Ty≥Def
* 
	mSour˚
;

28 
uöt8_t
 
	m°©us
;

29 
uöt8_t
 
	mI¡egøti⁄Time
;

30 
uöt8_t
 
	mGaö
;

31 
uöt8_t
 
	mWaôTime
;

32 
uöt8_t
 
	mRawD©a
[8];

33 
	mRGB
[4];

34 
uöt16_t
 
	mCﬁ‹Tem≥øtuª
;

35 
uöt16_t
 
	mIŒumö™˚
;

36 
boﬁ
 
	mIsI¡îru±
;

37 
uöt8_t
 
	mcﬁ‹
;

38 }
	gTCS3472
;

40 
boﬁ
 
TCS3472_Inô
();

42 
boﬁ
 
TCS3472_SëPr›îtõs
(
uöt8_t
 
Gaö
, uöt8_à
I¡egøti⁄Time
, uöt8_à
WaôTime
);

44 
boﬁ
 
TCS3472_SëGaö
(
uöt8_t
 
Gaö
);

46 
boﬁ
 
TCS3472_SëI¡egøti⁄Time
(
uöt8_t
 
I¡egøti⁄Time
);

48 
boﬁ
 
TCS3472_SëWaôTime
(
uöt8_t
 
WaôTime
);

50 
boﬁ
 
TCS3472_C⁄√˘
();

52 
boﬁ
 
TCS3472_CÆcuœãLux
();

54 
boﬁ
 
TCS3472_CÆcuœãCﬁ‹Tem≥øtuªKñvö
();

56 
boﬁ
 
TCS3472_GëRGB
();

58 
boﬁ
 
TCS3472_GëRawD©a
();

	@C:\repos\SmallCar-main\External\External_Manager.h

1 #¥agm®
⁄˚


10 
	~"BﬂrdSñe˘i⁄.h
"

12 
	#EXTERNAL_REGULATOR
 
__c⁄figEXT_REGULATOR


	)

13 
	#EXTERNAL_MATRIX
 
__c⁄figEXT_MATRIX


	)

14 
	#EXTERNAL_KINEMATICS
 
__c⁄figEXT_KINEMATICS


	)

19 
	#EXTERNAL_FREERTOS
 
__c⁄figEXT_FREERTOS


	)

20 
	#EXTERNAL_FªeRTOS_Sour˚
 
__c⁄figOS_SOURCE


	)

21 
	#EXTERNAL_FªeRTOS_Hóp


	)

24 
	#EXTERNAL_SSD1306
 
__c⁄figEXT_SSD1306


	)

25 
	#EXTERNAL_MPU9250
 
__c⁄figEXT_MPU9250


	)

26 
	#EXTERNAL_ModBus
 
__c⁄figEXT_ModBus


	)

28 #if(
EXTERNAL_SSD1306
 == 1)

29 
	~"f⁄ts.h
"

30 
	~"images.h
"

31 
	~"ssd1306_i2c.h
"

32 
	~"ssd1306.h
"

33 #ñif(
EXTERNAL_SSD1306
 > 1 || EXTERNAL_SSD1306 < 0)

34 #îr‹ 
InvÆid
 
¨gumít
 
EXTERNAL_SSD1306


36 #if(
EXTERNAL_MPU9250
 == 1)

37 
	~"mpu9250.h
"

38 #ñif(
EXTERNAL_MPU9250
 > 1 || EXTERNAL_MPU9250 < 0)

39 #îr‹ 
InvÆid
 
¨gumít
 
EXTERNAL_MPU9250


41 #if(
EXTERNAL_ModBus
 == 1)

42 
	~"ModBus_c⁄f.h
"

43 #ñif(
EXTERNAL_ModBus
 > 1 || EXTERNAL_ModBus < 0)

44 #îr‹ 
InvÆid
 
¨gumít
 
EXTERNAL_ModBus


46 #if(
EXTERNAL_MATRIX
 == 1)

47 
	~"M©rix.h
"

48 #ñif(
EXTERNAL_MATRIX
 > 1 || EXTERNAL_MATRIX < 0)

49 #îr‹ 
InvÆid
 
¨gumít
 
EXTERNAL_MATRIX


51 #if(
EXTERNAL_REGULATOR
 == 1)

52 
	~"Reguœt‹s.h
"

53 #ñif(
EXTERNAL_REGULATOR
 > 1 || EXTERNAL_REGULATOR < 0)

54 #îr‹ 
InvÆid
 
¨gumít
 
EXTERNAL_REGULATOR


56 #if(
EXTERNAL_KINEMATICS
 == 1)

57 
	~"KINEMATICS.h
"

58 #ñif(
EXTERNAL_KINEMATICS
 > 1 || EXTERNAL_KINEMATICS < 0)

59 #îr‹ 
InvÆid
 
¨gumít
 
EXTERNAL_KINEMATICS


	@C:\repos\SmallCar-main\External\MPU9250\mpu9250.c

10 
	~"mpu9250.h
"

12 #if(
EXTERNAL_MPU9250
 == 1)

14 
	#MPU_Rec⁄√˘_ô
 (100)

	)

15 
uöt32_t
 
	gMPU_Timeout
;

17 c⁄° 
uöt8_t
 
	gBYPASS_EN
 = 0x2;

18 c⁄° 
uöt8_t
 
	gCLOCK_SEL_PLL
 = 0x1;

19 c⁄° 
uöt8_t
 
	gI2C_MASTER_DS
 = 0x00;

21 c⁄° 
uöt8_t
 
	gAK8963_PWR_DOWN
 = 0x00;

22 c⁄° 
uöt8_t
 
	gAK8963_RESET
 = 0x01;

23 c⁄° 
uöt8_t
 
	gAK8963_FUSE_ROM
 = 0x0F;

24 c⁄° 
uöt8_t
 
	gAK8963_HOFL_MASK
 = 0x8;

34 
uöt8_t
 
	$MPU_Inô
()

37 if(
	`I2CBusBusyEvít
(
__c⁄figEXTMPU_SOURCE
))

39 
	`I2C_Re°‹eC⁄√˘i⁄
(
__c⁄figEXTMPU_SOURCE
);

40 
	`I2CSim∂eC⁄figuª
(
__c⁄figEXTMPU_SOURCE
,
I2C_Fa°
);

42 
boﬁ
 
c⁄√˘
 = 
Ál£
;

44 
c⁄√˘
 = 
	`MPU_C⁄√˘
(
__c⁄figEXTMPU_SOURCE
,
åue
);

45 if(!
c⁄√˘
)  1;

47 
uöt8_t
 
D©a
;

49 
D©a
 = 
	`I2C_Mem‹yRódSögÀ
(
__c⁄figEXTMPU_SOURCE
,
MPU9250_ADDR
,
MPUWHO_AM_I
);

50 
	`dñay_ms
(5);

51 if(
D©a
 !
MPUWHO_AM_I_9250
)  1;

54 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
__c⁄figEXTMPU_SOURCE
,
MPU9250_ADDR
,
MPUPWR_MGMT_1
,
CLOCK_SEL_PLL
);

55 
	`dñay_ms
(5);

56 if(
D©a
 !
CLOCK_SEL_PLL
)  1;

58 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
__c⁄figEXTMPU_SOURCE
,
MPU9250_ADDR
,
MPUUSER_CTRL
,
I2C_MASTER_DS
);

59 
	`dñay_ms
(5);

60 if(
D©a
 !
I2C_MASTER_DS
)  1;

63 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
__c⁄figEXTMPU_SOURCE
,
MPU9250_ADDR
,
MPUINT_PIN_CFG
,
BYPASS_EN
);

64 
	`dñay_ms
(5);

67 
D©a
 = 
	`I2C_Mem‹yRódSögÀ
(
__c⁄figEXTMPU_SOURCE
,
AK8963_ADDR
,
AK8963_WHO_AM_I
);

68 if(
D©a
 !
AK8963_ID
)  1;

69 
	`dñay_ms
(5);

70 #if(
CALC_I2C_SCANNING
 == 1)

71 
MPU9250
.
MPU°©us
 = 3;

73 #if(
__c⁄figEXTMPU_CÆibøti⁄
 == 1)

74 
uöt8_t
 
ac˚ÀromëîFuŒSˇÀR™ge
 = 
AFSR_4G
;

75 
uöt8_t
 
gyrosc›eFuŒSˇÀR™ge
 = 
GFSR_500DPS
;

78 
	`MPU_SˇÀCÆibøti⁄
(
__c⁄figEXTMPU_SOURCE
,
ac˚ÀromëîFuŒSˇÀR™ge
,
gyrosc›eFuŒSˇÀR™ge
);

79 
	`dñay_ms
(5);

81 #if(
CALC_I2C_SCANNING
 == 1)

82 
MPU9250
.
MPU°©us
 = 2;

85 
	`AK8963_Inô
();

87 #if(
CALC_I2C_SCANNING
 == 1)

88 
MPU9250
.
MPU°©us
 = 1;

92 
	}
}

101 
	$AK8963_Inô
()

103 #if(
CALC_I2C_SCANNING
 == 1)

104 
MPU9250
.
AK8963°©us
 = 2;

106 
	`__©åibuã__
((
unu£d
)Ë
uöt8_t
 
D©a
;

109 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
__c⁄figEXTMPU_SOURCE
,
AK8963_ADDR
,
AK8963_CNTL1
,
AK8963_PWR_DOWN
);

110 
	`dñay_ms
(100);

111 if(
D©a
 !
AK8963_PWR_DOWN
) ;

114 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
__c⁄figEXTMPU_SOURCE
,
AK8963_ADDR
,
AK8963_CNTL1
,
AK8963_FUSE_ROM
);

115 
	`dñay_ms
(100);

116 if(
D©a
 !
AK8963_FUSE_ROM
) ;

118 
uöt8_t
 
Buf
[3];

119 ()
	`I2C_Mem‹yRódMu…ùÀ
(
__c⁄figEXTMPU_SOURCE
,
AK8963_ADDR
,
AK8963_ASAX
, 
Buf
, 3);

120 
MPU9250
.
Mag√tomëîSˇÀFa˘‹
[0] = ()((
Buf
[0] - 128) / 256.0) + 1.0;

121 
MPU9250
.
Mag√tomëîSˇÀFa˘‹
[1] = ()((
Buf
[1] - 128) / 256.0) + 1.0;

122 
MPU9250
.
Mag√tomëîSˇÀFa˘‹
[2] = ()((
Buf
[2] - 128) / 256.0) + 1.0;

123 
	`dñay_ms
(100);

125 #if(
CALC_I2C_SCANNING
 == 1)

126 
MPU9250
.
AK8963°©us
 = 1;

130 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
__c⁄figEXTMPU_SOURCE
,
AK8963_ADDR
,
AK8963_CNTL2
,
AK8963_RESET
);

131 
	`dñay_ms
(100);

132 if(
D©a
 !
AK8963_RESET
);

134 
uöt8_t
 
mag√tomëîResﬁuti⁄R™ge
 = 
__c⁄figEXTMPU_mSˇÀ
;

135 
uöt8_t
 
AK8963_Mode
 = 
mag√tomëîResﬁuti⁄R™ge
 << 4 | 0x6;

138 
D©a
 = 
	`I2C_Mem‹yWrôeSögÀ
(
__c⁄figEXTMPU_SOURCE
,
AK8963_ADDR
,
AK8963_CNTL1
,
AK8963_Mode
);

139 
	`dñay_ms
(100);

140 if(
D©a
 !
AK8963_Mode
) ;

142 #if(
CALC_I2C_SCANNING
 == 1)

143 
MPU9250
.
AK8963°©us
 = 0;

145 
	}
}

147 
	$MPU_SˇÀCÆibøti⁄
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
aSˇÀ
, uöt8_à
gSˇÀ
)

150 
aSˇÀ
)

152 
AFSR_2G
:

153 
MPU9250
.
aSˇÀFa˘‹
 = 16384.0;

154 ()
	`I2C_Mem‹yWrôeSögÀ
(
I2Cx
,
MPU9250_ADDR
,
MPUACCEL_CONFIG
,0x00);

157 
AFSR_4G
:

158 
MPU9250
.
aSˇÀFa˘‹
 = 8192.0;

159 ()
	`I2C_Mem‹yWrôeSögÀ
(
I2Cx
,
MPU9250_ADDR
,
MPUACCEL_CONFIG
,0x08);

162 
AFSR_8G
:

163 
MPU9250
.
aSˇÀFa˘‹
 = 4096.0;

164 ()
	`I2C_Mem‹yWrôeSögÀ
(
I2Cx
,
MPU9250_ADDR
,
MPUACCEL_CONFIG
,0x10);

167 
AFSR_16G
:

168 
MPU9250
.
aSˇÀFa˘‹
 = 2048.0;

169 ()
	`I2C_Mem‹yWrôeSögÀ
(
I2Cx
,
MPU9250_ADDR
,
MPUACCEL_CONFIG
,0x18);

173 
MPU9250
.
aSˇÀFa˘‹
 = 8192.0;

174 ()
	`I2C_Mem‹yWrôeSögÀ
(
I2Cx
,
MPU9250_ADDR
,
MPUACCEL_CONFIG
,0x08);

179 
gSˇÀ
)

181 
GFSR_250DPS
:

182 
MPU9250
.
gSˇÀFa˘‹
 = 131.0;

183 ()
	`I2C_Mem‹yWrôeSögÀ
(
I2Cx
,
MPU9250_ADDR
,
MPUGYRO_CONFIG
,0x00);

186 
GFSR_500DPS
:

187 
MPU9250
.
gSˇÀFa˘‹
 = 65.5;

188 ()
	`I2C_Mem‹yWrôeSögÀ
(
I2Cx
,
MPU9250_ADDR
,
MPUGYRO_CONFIG
,0x08);

191 
GFSR_1000DPS
:

192 
MPU9250
.
gSˇÀFa˘‹
 = 32.8;

193 ()
	`I2C_Mem‹yWrôeSögÀ
(
I2Cx
,
MPU9250_ADDR
,
MPUGYRO_CONFIG
,0x10);

196 
GFSR_2000DPS
:

197 
MPU9250
.
gSˇÀFa˘‹
 = 16.4;

198 ()
	`I2C_Mem‹yWrôeSögÀ
(
I2Cx
,
MPU9250_ADDR
,
MPUGYRO_CONFIG
,0x18);

202 
MPU9250
.
gSˇÀFa˘‹
 = 65.5;

203 ()
	`I2C_Mem‹yWrôeSögÀ
(
I2Cx
,
MPU9250_ADDR
,
MPUGYRO_CONFIG
,0x08);

207 
	}
}

209 
	$MPU_Gyrosc›eCÆibøti⁄
(
uöt16_t
 
CÆPoöts
)

211 
öt32_t
 
x
 = 0;

212 
öt32_t
 
y
 = 0;

213 
öt32_t
 
z
 = 0;

215 if(
CÆPoöts
 == 0) CalPoints = 1;

217 
i
 = 0; i < 
CÆPoöts
; i++)

219 
	`MPU_RódRawD©a
();

220 
x
 +
MPU9250
.
Raw_D©a
[4];

221 
y
 +
MPU9250
.
Raw_D©a
[5];

222 
z
 +
MPU9250
.
Raw_D©a
[6];

223 
	`dñay_ms
(12);

226 
MPU9250
.
GyroCÆ
[0] = (()
x
Ë/ ()
CÆPoöts
;

227 
MPU9250
.
GyroCÆ
[1] = (()
y
Ë/ ()
CÆPoöts
;

228 
MPU9250
.
GyroCÆ
[2] = (()
z
Ë/ ()
CÆPoöts
;

229 
	}
}

234 
boﬁ
 
	$MPU_C⁄√˘
(
I2C_Ty≥Def
* 
I2Cx
, 
boﬁ
 
IsWrôe
)

237 
i
 = 0; i < 
MPU_Rec⁄√˘_ô
; i++)

239 
	`SëI2CPîùhDißbÀ
(
I2Cx
);

240 #if(
CALC_I2C_SCANNING
 == 1)

241 
MPU9250
.
MPU°©us
 = 5;

244 
	`I2C_CÀ¨AŒSèts
(
I2Cx
);

246 
	`SëI2CPîùhE«bÀ
(
I2Cx
);

247 
	`I2CSèπ
(
I2Cx
);

249 
MPU_Timeout
 = 
__c⁄figI2C_TIMEOUT
;

250 !
	`I2CSèπBôEvít
(
I2Cx
)) {

251 i‡(--
MPU_Timeout
 == 0x00)

256 if(!
	`I2CSèπBôEvít
(
I2Cx
)) ;

259 i‡((
I2Cx
->
CR1
 & 
I2C_CR1_ACK
Ë=0Ë
	`SëI2CAsk
(I2Cx);

261 if(
IsWrôe
Ë
I2Cx
->
DR
 = (
MPU9250_ADDR
 << 1Ë& ~
I2C_OAR1_ADD0
;

262 
I2Cx
->
DR
 = (
MPU9250_ADDR
 << 1Ë| 
I2C_OAR1_ADD0
;

264 
MPU_Timeout
 = 
__c⁄figI2C_TIMEOUT
;

265 !
	`I2CAddªssSítEvít
(
I2Cx
))

267 if(--
MPU_Timeout
 == 0x00) {

271 if(!(
I2Cx
->
SR1
 & 
I2C_SR1_ADDR
)) ;

272 #if(
CALC_I2C_SCANNING
 == 1)

273 
MPU9250
.
MPU°©us
 = 4;

276 
	`I2CSt›
(
I2Cx
);

278  
åue
;

281  
Ál£
;

282 
	}
}

284 
	$MPU_RódRawD©a
()

286 
uöt8_t
* 
MPU_d©a
 = 
MPU9250
.
Bus
;

288 
uöt16_t
 
D©aIãms
 = 
	`I2C_Mem‹yRódMu…ùÀ
(
__c⁄figEXTMPU_SOURCE
,
MPU9250_ADDR
,
MPUACCEL_XOUT_H
, (
uöt8_t
 *)
MPU_d©a
, 14);

289 if(
D©aIãms
 != 14) ;

290 
MPU9250
.
MPU°©us
 = 0;

292 
MPU9250
.
Raw_D©a
[0] = MPU9250.
Bus
[0] << 8 | MPU9250.Bus[1];

293 
MPU9250
.
Raw_D©a
[1] = MPU9250.
Bus
[2] << 8 | MPU9250.Bus[3];

294 
MPU9250
.
Raw_D©a
[2] = MPU9250.
Bus
[4] << 8 | MPU9250.Bus[5];

295 
MPU9250
.
Raw_D©a
[3] = MPU9250.
Bus
[6] << 8 | MPU9250.Bus[7];

296 
MPU9250
.
Raw_D©a
[4] = MPU9250.
Bus
[8] << 8 | MPU9250.Bus[9];

297 
MPU9250
.
Raw_D©a
[5] = MPU9250.
Bus
[10] << 8 | MPU9250.Bus[11];

298 
MPU9250
.
Raw_D©a
[6] = MPU9250.
Bus
[12] << 8 | MPU9250.Bus[13];

301 
MPU9250
.
Ac˚Àromëî
[0] = MPU9250.
Raw_D©a
[0] / MPU9250.
aSˇÀFa˘‹
;

302 
MPU9250
.
Ac˚Àromëî
[1] = MPU9250.
Raw_D©a
[1] / MPU9250.
aSˇÀFa˘‹
;

303 
MPU9250
.
Ac˚Àromëî
[2] = MPU9250.
Raw_D©a
[2] / MPU9250.
aSˇÀFa˘‹
;

305 
MPU9250
.
Gyrosc›e
[0] = (MPU9250.
Raw_D©a
[4] - MPU9250.
GyroCÆ
[0]Ë/ MPU9250.
gSˇÀFa˘‹
;

306 
MPU9250
.
Gyrosc›e
[1] = (MPU9250.
Raw_D©a
[5] - MPU9250.
GyroCÆ
[1]Ë/ MPU9250.
gSˇÀFa˘‹
;

307 
MPU9250
.
Gyrosc›e
[2] = (MPU9250.
Raw_D©a
[6] - MPU9250.
GyroCÆ
[2]Ë/ MPU9250.
gSˇÀFa˘‹
;

308 
	}
}

310 
	$AK8963_RódRawD©a
()

312 
uöt8_t
 
D©aIãms
 = 
	`I2C_Mem‹yRódSögÀ
(
__c⁄figEXTMPU_SOURCE
,
AK8963_ADDR
,
AK8963_ST1
);

313 
	`dñay_ms
(2);

314 
D©aIãms
 &= 0x1;

315 if(
D©aIãms
 == 0x00) ;

317 
uöt8_t
* 
D©a
 = 
MPU9250
.
Bus
 + 14;

318 
D©aIãms
 = 
	`I2C_Mem‹yRódMu…ùÀ
(
__c⁄figEXTMPU_SOURCE
,
AK8963_ADDR
,
AK8963_HXL
,
D©a
,7);

319 if(
D©aIãms
 != 7) ;

320 if((
MPU9250
.
Bus
[20] & 
AK8963_HOFL_MASK
)) ;

322 
MPU9250
.
Raw_D©a
[7] = (((
öt16_t
)MPU9250.
Bus
[15] << 8) | MPU9250.Bus[14]);

323 
MPU9250
.
Raw_D©a
[8] = (((
öt16_t
)MPU9250.
Bus
[17] << 8) | MPU9250.Bus[16]);

324 
MPU9250
.
Raw_D©a
[9] = (((
öt16_t
)MPU9250.
Bus
[19] << 8) | MPU9250.Bus[18]);

326 
MPU9250
.
Com∑ss
[0] = (()(MPU9250.
Raw_D©a
[7])Ë* MPU9250.
Mag√tomëîSˇÀFa˘‹
[0] * 0.1499;

327 
MPU9250
.
Com∑ss
[1] = (()(MPU9250.
Raw_D©a
[8])Ë* MPU9250.
Mag√tomëîSˇÀFa˘‹
[1] * 0.1499;

328 
MPU9250
.
Com∑ss
[2] = (()(MPU9250.
Raw_D©a
[9])Ë* MPU9250.
Mag√tomëîSˇÀFa˘‹
[2] * 0.1499;

330 
	`dñay_ms
(10);

331 
	}
}

	@C:\repos\SmallCar-main\External\MPU9250\mpu9250.h

10 #¥agm®
⁄˚


11 
	~"FûC⁄fig.h
"

13 #if(
EXTERNAL_MPU9250
 == 1)

14 
	~<m©h.h
>

15 
	~"°dboﬁ.h
"

20 
	#MPU9250_ADDR
 (0x68)

21 
	#MPU9250_ADDR_AD0
 (0x69)

	)

23 
	#MPUSELF_TEST_X_GYRO
 0x00

	)

24 
	#MPUSELF_TEST_Y_GYRO
 0x01

	)

25 
	#MPUSELF_TEST_Z_GYRO
 0x02

	)

26 
	#MPUSELF_TEST_X_ACCEL
 0x0D

	)

27 
	#MPUSELF_TEST_Y_ACCEL
 0x0E

	)

28 
	#MPUSELF_TEST_Z_ACCEL
 0x0F

	)

29 
	#XG_OFFSET_H
 0x13

	)

30 
	#XG_OFFSET_L
 0x14

	)

31 
	#YG_OFFSET_H
 0x15

	)

32 
	#YG_OFFSET_L
 0x16

	)

33 
	#ZG_OFFSET_H
 0x17

	)

34 
	#ZG_OFFSET_L
 0x18

	)

35 
	#MPUCONFIG
 0x1A

	)

36 
	#MPUGYRO_CONFIG
 0x1B

	)

37 
	#MPUACCEL_CONFIG
 0x1C

	)

38 
	#MPUI2C_MST_CTRL
 0x24

	)

39 
	#MPUI2C_SLV0_ADDR
 0x25

	)

40 
	#MPUI2C_SLV0_REG
 0x26

	)

41 
	#MPUI2C_SLV0_CTRL
 0x27

	)

42 
	#MPUINT_PIN_CFG
 0x37

	)

43 
	#MPUINT_ENABLE
 0x38

	)

44 
	#MPUINT_STATUS
 0x3A

	)

45 
	#MPUACCEL_XOUT_H
 0x3B

	)

46 
	#MPUEXT_SENS_DATA_00
 0x49

	)

47 
	#MPUI2C_SLV0_DO
 0x63

	)

48 
	#MPUWHO_AM_I_6050
 0x68

	)

49 
	#MPUUSER_CTRL
 0x6A

	)

50 
	#MPUPWR_MGMT_1
 0x6B

	)

51 
	#MPUPWR_MGMT_2
 0x6C

	)

52 
	#MPUWHO_AM_I_9250
 0x71

	)

53 
	#MPUWHO_AM_I
 0x75

	)

58 
	#AK8963_ADDR
 0x0C

59 

	)

60 
	#AK8963_ST1
 0x02

	)

61 
	#AK8963_HXL
 0x03

	)

62 
	#AK8963_ST2
 0x09

	)

63 
	#AK8963_CNTL1
 0x0A

	)

64 
	#AK8963_CNTL2
 0x0B

	)

65 
	#AK8963_ASAX
 0x10

	)

66 
	#AK8963_WHO_AM_I
 0x00

	)

67 
	#AK8963_ID
 0x48

	)

70 
	mMPU°©us
;

71 
	mAK8963°©us
;

72 
	mA…ôude
[3];

73 
	mCom∑ss
[3];

74 
	mAngÀPosôi⁄
[3];

75 
	mAc˚Àromëî
[3];

76 
	mGyrosc›e
[3];

77 
	mMag√tomëî
[3];

78 
	mGyroCÆ
[3];

79 
	maSˇÀFa˘‹
;

80 
	mgSˇÀFa˘‹
;

81 
	mMag√tomëîSˇÀFa˘‹
[3];

82 
öt16_t
 
	mRaw_D©a
[10];

83 
uöt8_t
 
	mBus
[21];

84 }
	gMPU9250
;

89 
	eac˚ÀromëîFuŒSˇÀR™ge


91 
	mAFSR_2G
,

92 
	mAFSR_4G
,

93 
	mAFSR_8G
,

94 
	mAFSR_16G


97 
	egyrosc›eFuŒSˇÀR™ge


99 
	mGFSR_250DPS
,

100 
	mGFSR_500DPS
,

101 
	mGFSR_1000DPS
,

102 
	mGFSR_2000DPS


105 
	emag√tomëîResﬁuti⁄R™ge


107 
	mMRES_14BIT
 = 0,

108 
	mMRES_16BIT
 = 1

115 
boﬁ
 
MPU_C⁄√˘
(
I2C_Ty≥Def
* 
I2Cx
, boﬁ 
IsWrôe
);

117 
MPU_SˇÀCÆibøti⁄
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
aSˇÀ
, uöt8_à
gSˇÀ
);

118 
MPU_Gyrosc›eCÆibøti⁄
(
uöt16_t
 
CÆPoöts
);

123 
uöt8_t
 
MPU_WrôeRegi°ry
(
I2C_Ty≥Def
* 
I2Cx
, uöt8_à
Regi°î
, uöt8_à
VÆue
);

125 
uöt8_t
 
MPU_RódRegi°ry
(
I2C_Ty≥Def
* 
I2Cx
, uöt8_à
Regi°î
);

127 
MPU_RódRawD©a
();

128 
AK8963_RódRawD©a
();

129 
MPU_∑r£D©a
();

134 
	#RAD2DEG
 57.2957795131

	)

135 
AK8963_Inô
();

136 
uöt8_t
 
MPU_Inô
();

	@C:\repos\SmallCar-main\External\Matrix\Matrix.c

1 
	~"M©rix.h
"

3 #i‡(
CALC_MATRIX
 == 1)

4 
	$M©rixC›y
(*
m
, 
rows
, 
cﬁumns
, *
√w_m
)

6 
i
,
j
;

8 
i
 = 0; i < 
rows
; i++)

9 
j
 = 0; j < 
cﬁumns
; j++)

10 *(
√w_m
+
cﬁumns
*
i
+
j
Ë*(
m
+columns*i+j);

11 
	}
}

14 
	$M©rixSëCñl
(*
m
, 
rows
, 
cﬁumns
, 
row
, 
cﬁumn
, 
vÆ
)

16 *(
m
+
cﬁumns
*(
row
-1)+
cﬁumn
-1Ë
vÆ
;

17 
	}
}

21 
	$M©rixFûl
(*
m
, 
rows
, 
cﬁumns
, 
vÆ
)

23 
i
,
j
;

25 
i
 = 0; i < 
rows
; i++)

26 
j
 = 0; j < 
cﬁumns
; j++)

27 *(
m
+
cﬁumns
*
i
+
j
Ë
vÆ
;

28 
	}
}

32 
	$M©rixGëCñl
(*
m
, 
rows
, 
cﬁumns
, 
row
, 
cﬁumn
)

34  *(
m
+
cﬁumns
*(
row
-1)+
cﬁumn
-1);

35 
	}
}

38 
	$M©rixMu…ùlyM2M
(*
m1
, 
rows1
, 
cﬁumns1
, *
m2
, 
rows2
, 
cﬁumns2
, *
√w_m
)

40 
Sum
;

41 
i
,
j
,
k
;

43 i‡(
cﬁumns1
 !
rows2
)

44 *
√w_m
 = 0;

47 
i
 = 0; i < 
rows1
; i++)

48 
j
 = 0; j < 
cﬁumns2
; j++)

50 
Sum
 = 0;

51 
k
 = 0; k < 
cﬁumns1
; k++)

52 
Sum
+(*(
m1
+
cﬁumns1
*
i
+
k
)Ë* (*(
m2
+
cﬁumns2
*k+
j
));

53 *(
√w_m
+
cﬁumns2
*
i
+
j
Ë
Sum
;

56 
	}
}

60 
	$M©rixMu…ùlyS2M
(*
m
, 
rows
, 
cﬁumns
, 
s
, *
√w_m
)

62 
i
,
j
;

64 
i
 = 0; i < 
rows
; i++)

65 
j
 = 0; j < 
cﬁumns
; j++)

66 *(
√w_m
+
i
*
cﬁumns
+
j
Ë(*(
m
+i*cﬁumns+j))*
s
;

67 
	}
}

71 
	$M©rixPlusMöus
(*
m1
, *
m2
, 
rows
, 
cﬁumns
, sig√d 
sign
,*
√w_m
)

73 
i
,
j
;

75 i‡(
sign
 >= 0)

77 
i
 = 0; i < 
rows
; i++)

78 
j
 = 0; j < 
cﬁumns
; j++)

79 *(
√w_m
+
i
*
cﬁumns
+
j
Ë(*(
m1
+i*cﬁumns+j)Ë+ (*(
m2
+i*columns+j));

83 
i
 = 0; i < 
rows
; i++)

84 
j
 = 0; j < 
cﬁumns
; j++)

85 *(
√w_m
+
i
*
cﬁumns
+
j
Ë(*(
m1
+i*cﬁumns+j)Ë- (*(
m2
+i*columns+j));

87 
	}
}

90 
	$M©rixTøn•o£
(*
m
, 
rows
, 
cﬁumns
, *
√w_m
)

92 
i
,
j
;

93 
i
 = 0; i < 
rows
; i++)

94 
j
 = 0; j < 
cﬁumns
; j++)

95 *(
√w_m
+
j
*
rows
+
i
Ë*(
m
+i*
cﬁumns
+j);

96 
	}
}

99 
	$M©rixCoÁ˘‹
(*
m
, 
size
, *
√w_m
)

102 
bufxx
[10][10];

103 *
buf1
=(*)
bufxx
;

104 
i
=0,
j
=0,
k
=0,
l
=0, 
c
=0, 
d
=0;

105 sig√d 
sign
;

107 
i
<
size
)

109 
j
 = 0;

110 
j
<
size
)

112 
k
 = 0;

113 
c
 = 0;

114 i‡(((
i
+
j
)%2) == 0)

115 
sign
 = 1;

117 
sign
 = -1;

120 
k
<(
size
-1))

122 i‡(
c
 =
i
)

123 
c
++;

124 
l
 = 0;

125 
d
 = 0;

126 
l
<(
size
-1))

128 i‡(
d
 =
j
)

129 
d
++;

130 *(
buf1
+(
size
-1)*
k
+
l
Ë*(
m
+size*
c
+
d
);

131 
l
++;

132 
d
++;

134 
k
++;

135 
c
++;

137 
	`m©rixDë_LU_Tønsf‹m
(
buf1
, 
size
 - 1,(
√w_m
+size*
i
+
j
));

138 *(
√w_m
+
size
*
i
+
j
)*=
sign
;

139 
j
++;

141 
i
++;

143 
	}
}

147 
	$M©rixDë_LU_Tønsf‹m
(*
A
, 
n
,*
out
)

149 
ãmp
 = 0;

150 
LU_
 [3][3];

151 * 
LU
 = (*)
LU_
;

152 
i
,
j
,
k
;

153 
j
 = 0; j < 
n
; j++)

155 *(
LU
+
j
Ë*(
A
+j);

156 i‡(
j
 >= 1)

157 *(
LU
+
j
*
n
Ë*(
A
+j*n)/(*LU);

159 
i
 = 1; i < 
n
; i++)

161 
j
 = 
i
; j < 
n
; j++)

163 
k
 = 0; k <(
i
-1); k++)

164 
ãmp
 +(*(
LU
+
n
*
i
+
k
))*(*(LU+k*n+
j
));

165 *(
LU
+
i
*
n
+
j
Ë*(
A
+i*n+jË- 
ãmp
;

166 
ãmp
 = 0;

168 
j
 = 
i
+1; j < 
n
; j++)

170 
k
 = 0; k <(
i
-1); k++)

171 
ãmp
 +(*(
LU
+
j
*
n
+
k
))*(*(LU+k*n+
i
));

172 *(
LU
+
j
*
n
+
i
Ë((*(
A
+j*n+i)Ë- 
ãmp
)/(*(LU+i*n+i));

173 
ãmp
 = 0;

176 
ãmp
 = 1;

177 
i
 = 0; i < 
n
; i++)

178 
ãmp
 **(
LU
+
i
*
n
+i);

179 *
out
=
ãmp
;

180 
	}
}

182 
	$M©rixInvî£
(*
m
, 
size
, *
√w_m
)

184 
buf1
[4][4];

185 
buf2
 [4][4];

186 
buf
;

187 
buf3
[3][3];

188 
dë
 ;

189 
	`M©rixDë_LU_Tønsf‹m
(
m
, 
size
,&
dë
);

190 
i
,
j
;

192 
	`M©rixCoÁ˘‹
(
m
, 
size
, &
buf1
[0][0]);

193 
	`M©rixTøn•o£
(&
buf1
[0][0], 
size
, size, &
buf2
[0][0]);

195 
i
 = 1; i <
size
; i++)

196 
j
 = 1; j <
size
; j++)

198 
buf
 = 
	`M©rixGëCñl
(&
buf1
[0][0], 
size
, size, 
i
, 
j
)/
dë
;

199 
	`M©rixSëCñl
((*)
buf3
, 
size
, size, 
i
, 
j
, 
buf
);

201 
	`M©rixTøn•o£
(&
buf3
[0][0], 
size
, size, 
√w_m
);

202 
	}
}

204 
TVe˘‹
 
	$Subåa˘i⁄
–
TVe˘‹
 
a
, TVe˘‹ 
b
)

206 
TVe˘‹
 
ªsu…
 ;

207 
ªsu…
.
x
 = 
a
.x - 
b
.x;

208 
ªsu…
.
y
 = 
a
.y - 
b
.y;

209  
ªsu…
;

210 
	}
}

212 
TVe˘‹
 
	$Addôi⁄
–
TVe˘‹
 
a
, TVe˘‹ 
b
)

214 
TVe˘‹
 
ªsu…
 ;

215 
ªsu…
.
x
 = 
a
.x + 
b
.x;

216 
ªsu…
.
y
 = 
a
.y + 
b
.y;

217  
ªsu…
;

218 
	}
}

220 
TVe˘‹
 
	$N‹mÆiz©i⁄
–
TVe˘‹
 
a
, 
Àn
)

222 
TVe˘‹
 
ªsu…
 ;

223 
mod
 = 
	`pow
(
a
.
x
 *á.x +á.
y
 *á.y, 0.5) ;

224 i‡(
mod
 > 0) {

225 
k
 = 
Àn
/
mod
;

227 
ªsu…
.
x
 = 
a
.x * 
k
;

228 
ªsu…
.
y
 = 
a
.y * 
k
;

230  
ªsu…
;

231 
	}
}

233 
TVe˘‹
 
	$SˇÀ
–
TVe˘‹
 
a
, 
k
)

235 
TVe˘‹
 
ªsu…
 ;

236 
ªsu…
.
x
 = 
a
.x * 
k
;

237 
ªsu…
.
y
 = 
a
.y * 
k
;

238  
ªsu…
;

239 
	}
}

241 
	$Mod
–
TVe˘‹
 
a
)

243  
	`pow
(
a
.
x
 *á.x +á.
y
 *á.y, 0.5);

244 
	}
}

	@C:\repos\SmallCar-main\External\Matrix\Matrix.h

1 #¥agm®
⁄˚


11 #i‡(
CALC_MATRIX
 == 1)

13 
M©rixC›y
(*
m
, 
rows
, 
cﬁumns
, *
√w_m
);

14 
M©rixGëCñl
(*
m
, 
rows
, 
cﬁumns
, 
row
, 
cﬁumn
);

15 
M©rixMu…ùlyM2M
(*
m1
, 
rows1
, 
cﬁumns1
, *
m2
, 
rows2
, 
cﬁumns2
, *
√w_m
);

16 
M©rixMu…ùlyS2M
(*
m
, 
rows
, 
cﬁumns
, 
s
, *
√w_m
);

17 
M©rixPlusMöus
(*
m1
, *
m2
, 
rows
, 
cﬁumns
, sig√d 
sign
,*
√w_m
);

18 
M©rixTøn•o£
(*
m
, 
rows
, 
cﬁumns
, *
√w_m
);

19 
M©rixDë_LU_Tønsf‹m
(*
A
, 
n
,*
out
);

20 
M©rixCoÁ˘‹
(*
m
, 
size
, *
√w_m
);

21 
M©rixInvî£
(*
m
, 
size
, *
√w_m
);

22 
M©rixFûl
(*
m
, 
rows
, 
cﬁumns
, 
vÆ
);

25 
	mx
;

26 
	my
;

27 } 
	tTVe˘‹
;

29 
TVe˘‹
 
N‹mÆiz©i⁄
–TVe˘‹ 
a
, 
Àn
);

30 
TVe˘‹
 
Subåa˘i⁄
–TVe˘‹ 
a
, TVe˘‹ 
b
);

31 
TVe˘‹
 
Addôi⁄
–TVe˘‹ 
a
, TVe˘‹ 
b
);

32 
Mod
–
TVe˘‹
 
a
);

33 
TVe˘‹
 
SˇÀ
–TVe˘‹ 
a
, 
k
);

	@C:\repos\SmallCar-main\External\ModBus\ASCII\ModBus_ASCII.c

9 
	~"ModBus_c⁄f.h
"

10 #if(
__c⁄figEXT_ModBus
 == 1)

33 
	$ModBus_H™dÀr
()

35 if(
	`CheckUSARTRe˚ivî
(
ModBus_Sour˚
Ë=1 && !
ModBus_BusyFœg
)

37 if(
UART_Buf„r
 > (
UART_EndMsgPoöãr
 + 1)ËUART_Buf„∏
UART_SèπMsgPoöãr
;

38 *
UART_Buf„r
++ = 
	`GëUSARTDR
(
ModBus_Sour˚
);

40 if(
ModBus_BusyFœg
)

42 ()
	`GëUSARTDR
(
ModBus_Sour˚
);

44 
	}
}

49 #i‡(
__c⁄figMODBUS_AUTOPARSE
 == 1)

50 
	$ModBus_TimIRQ
()

55 
	}
}

62 
	$ModBus_Inô
()

65 
UART_Buf„r
 = (*)
	`mÆloc
(
STANDART_MODBUS_SIZE
);

68 if(
UART_Buf„r
 =
NULL
) ;

69 
UART_CuºítIndexPoöãr
 = 
UART_Buf„r
;

70 
UART_SèπMsgPoöãr
 = 
UART_Buf„r
;

71 
UART_AddªssIndexPoöãr
 = 
UART_Buf„r
 + 1;

72 
UART_Fun˘i⁄IndexPoöãr
 = 
UART_Buf„r
 + 3;

73 
UART_LRCIndexPoöãr
 = 
UART_Buf„r
 + (
STANDART_MODBUS_SIZE
 - 4);

74 
UART_EndMsgPoöãr
 = 
UART_Buf„r
 + (
STANDART_MODBUS_SIZE
 - 2);

75 
UART_D©aIndexPoöãr
 = 
UART_Buf„r
 + 5;

76 
	`ModBus_CÀ¨Msgs
();

77 
ModBus_BusyFœg
 = 
Ál£
;

78 
	}
}

84 
	$ModBus_ReInô
()

86 if(
UART_Buf„r
 =
NULL
) ;

87 
UART_CuºítIndexPoöãr
 = 
UART_Buf„r
;

88 
UART_SèπMsgPoöãr
 = 
UART_Buf„r
;

89 
UART_AddªssIndexPoöãr
 = 
UART_Buf„r
 + 1;

90 
UART_Fun˘i⁄IndexPoöãr
 = 
UART_Buf„r
 + 3;

91 
UART_LRCIndexPoöãr
 = 
UART_Buf„r
 + (
STANDART_MODBUS_SIZE
 - 4);

92 
UART_EndMsgPoöãr
 = 
UART_Buf„r
 + (
STANDART_MODBUS_SIZE
 - 2);

93 
UART_D©aIndexPoöãr
 = 
UART_Buf„r
 + 5;

94 
	`ModBus_CÀ¨Msgs
();

95 
	}
}

101 
	$ModBus_Clo£Tønsmissi⁄
()

103 
	`ModBus_CÀ¨Msgs
();

105 
	`‰ì
(
UART_Buf„r
);

106 
	`‰ì
(
UART_SèπMsgPoöãr
);

107 
	`‰ì
(
UART_AddªssIndexPoöãr
);

108 
	`‰ì
(
UART_Fun˘i⁄IndexPoöãr
);

109 
	`‰ì
(
UART_CuºítIndexPoöãr
);

110 
	`‰ì
(
UART_LRCIndexPoöãr
);

111 
	`‰ì
(
UART_EndMsgPoöãr
);

112 
	}
}

118 
	$ModBus_CÀ¨Msgs
()

120 
UART_Buf„r
 = 
UART_SèπMsgPoöãr
;

121 
i
 = 0; i <((
UART_EndMsgPoöãr
 + 2Ë- 
UART_SèπMsgPoöãr
); i++Ë*
UART_Buf„r
++ = 0;

122 
UART_Buf„r
 = 
UART_SèπMsgPoöãr
;

123 
	}
}

125 
	$ModBus_HEX_TO_ASCII_C⁄vîãrU32
(*
St‹age
, 
uöt32_t
 
VÆue
)

127 
ASCII
;

128 
i
 = 1; i < 8; i++)

130 
ASCII
 = ()(
VÆue
 >> (28 - 4*
i
))&0xF;

131 if–
ASCII
 > 0x9) { ASCII -= 0xA; ASCII += 0x41; }

132 if–
ASCII
 >= 0x00 && ASCII <= 0x9) { ASCII += 0x30; }

133 *
St‹age
++ = 
ASCII
;

136 
	}
}

138 
	$ModBus_HEX_TO_ASCII_C⁄vîãrU8
(*
St‹age
, 
uöt8_t
 
VÆue
)

140 
ASCII
;

141 
i
 = 1; i < 2; i++)

143 
ASCII
 = ()(
VÆue
 >> (28 - 4*
i
))&0xF;

144 if–
ASCII
 > 0x9) { ASCII -= 0xA; ASCII += 0x41; }

145 if–
ASCII
 >= 0x00 && ASCII <= 0x9) { ASCII += 0x30; }

146 *
St‹age
++ = 
ASCII
;

148 
	}
}

150 
	$ModBus_HEX_TO_ASCII_C⁄vîãrU16
(*
St‹age
, 
uöt16_t
 
VÆue
)

152 
ASCII
;

153 
i
 = 1; i < 4; i++)

155 
ASCII
 = ()(
VÆue
 >> (28 - 4*
i
))&0xF;

156 if–
ASCII
 > 0x9) { ASCII -= 0xA; ASCII += 0x41; }

157 if–
ASCII
 >= 0x00 && ASCII <= 0x9) { ASCII += 0x30; }

158 *
St‹age
++ = 
ASCII
;

161 
	}
}

163 
	$ModBus_ASCII_TO_HEX_C⁄vîãr
(*
ASCII_Poöãr
, 
bsize
)

165 
HEX
, 
i
, 
Resu…
;

166 
Resu…
 = 0; 
HEX
 = 0; 
i
 = 0;

167 
i
 = 1; i <
bsize
; i++)

169 
HEX
 = (()*(
ASCII_Poöãr
 + (
i
 - 1)));

170 i‡((()(
HEX
)) > '9') { HEX = ()(HEX&0xF) + 9; }

171 { 
HEX
 &= 0xF;}

172 
Resu…
 |(Ë(
HEX
 << (4 * (
bsize
 - 
i
)));

174  
Resu…
;

175 
	}
}

183 
	$ModBus_CÆcuœãLRC
()

185 *
pD©a
 = 
UART_SèπMsgPoöãr
;

186 
LRC
 = 0;

187 
bsize
 = (()(
UART_LRCIndexPoöãr
 - 
UART_SèπMsgPoöãr
));

188 
bsize
--)

190 
LRC
 +*
pD©a
++;

192  (()(-(()
LRC
)));

193 
	}
}

200 c⁄° 
	gEndFøme
[2] = {0x0D,0x0A};

201 
boﬁ
 
	$ModBus_CheckFøme
()

203 
boﬁ
 
IsMSG
 = 
Ál£
;

204 *
UART_Pªdi˘Poöãr
 = 
UART_SèπMsgPoöãr
 + 
MINIMAL_OFFSET
;

206 if(*
UART_SèπMsgPoöãr
 !0x3AË 
Ál£
;

208 if(
UART_Buf„r
 < 
UART_Pªdi˘Poöãr
Ë 
Ál£
;

210 *
i
 = 
UART_Pªdi˘Poöãr
; i < 
UART_EndMsgPoöãr
; i++)

212 if(*
i
 !
EndFøme
[0]) ;

213 if(*(
i
 + 1Ë!
EndFøme
[1]) ;

214 
IsMSG
 = 
åue
;

215 
UART_Pªdi˘Poöãr
 = 
i
;

218 if(!
IsMSG
Ë 
Ál£
;

219 
UART_LRCIndexPoöãr
 = 
UART_Pªdi˘Poöãr
 - 2;

220 
ModBus_BusyFœg
 = 
åue
;

221 
	`NVIC_DißbÀIRQ
(
ModBus_IRQ
);

222  
åue
;

223 
	}
}

225 
uöt8_t
 
	gödex
 = 0;

226 
	$ModBus_Coun°ru˘Answî
(
Code
)

228 
Code
)

234 
i
 = 0; i < 
ödex
; i++)

247 
	}
}

249 
uöt32_t
 *
	$ModBus_C⁄°ru˘Regi°î
(*
Regi°îPoöãr
)

251 
uöt32_t
 
Resu…
 = 0x40000000;

252 
uöt16_t
 
REG
 = 0;

253 
i
 = 0; i < 4; i++)

255 
REG
 = 
	`ModBus_ASCII_TO_HEX_C⁄vîãr
(
Regi°îPoöãr
, 2);

256 
REG
 = REG << (8 * (3 - 
i
));

257 
Resu…
 |(
uöt32_t
)
REG
;

258 
Regi°îPoöãr
 += 2;

260 if(
Resu…
 > 0x5003FFFF)  0x00;

261  ((
uöt32_t
 *)
Resu…
);

262 
	}
}

264 
uöt32_t
 
	gVÆue
;

265 
	$ModBus_P¨£Packë
(
Addªss
)

268 
Tmp
 = 
	`ModBus_ASCII_TO_HEX_C⁄vîãr
(
UART_AddªssIndexPoöãr
, 2);

269 if(
Tmp
 !
Addªss
) ;

272 
LRC_Check
 = 
	`ModBus_CÆcuœãLRC
();

273 
Tmp
 = 
	`ModBus_ASCII_TO_HEX_C⁄vîãr
(
UART_LRCIndexPoöãr
, 2);

274 if(
Tmp
 !
LRC_Check
) ;

277 
Tmp
 = 
	`ModBus_ASCII_TO_HEX_C⁄vîãr
(
UART_Fun˘i⁄IndexPoöãr
, 2);

278 if–
Tmp
 != 0x03 && Tmp != 0x06) ;

280 
Tmp
)

286 
uöt32_t
 *
Regi°î
;

287 
uöt8_t
 
Lígth
 = 0;

288 
Regi°î
 = 
	`ModBus_C⁄°ru˘Regi°î
(
UART_D©aIndexPoöãr
);

289 
Lígth
 = 
	`ModBus_ASCII_TO_HEX_C⁄vîãr
((
UART_LRCIndexPoöãr
 - 2), 2);

290 
uöt8_t
 
i
 = 0; i < 
Lígth
; i++)

292 if(
i
 > 
ModBus_MAXREGS
) ;

293 
VÆue
 = *
Regi°î
;

294 
Regi°î
 = (
uöt32_t
 *)(((uint32_t)Register) + 0x04);

295 
Regi°îs_32BôVÆues
[
i
] = 
VÆue
;

296 
ödex
++;

304 
	}
}

	@C:\repos\SmallCar-main\External\ModBus\ASCII\ModBus_ASCII.h

9 #¥agm®
⁄˚


10 
	~"ModBus_c⁄f.h
"

11 
	#STANDART_MODBUS_SIZE
 (513)

	)

16 * 
	gUART_Buf„r
;

17 * 
	gUART_SèπMsgPoöãr
;

18 * 
	gUART_AddªssIndexPoöãr
;

19 * 
	gUART_Fun˘i⁄IndexPoöãr
;

20 * 
	gUART_D©aIndexPoöãr
;

21 * 
	gUART_CuºítIndexPoöãr
;

22 * 
	gUART_LRCIndexPoöãr
;

23 * 
	gUART_EndMsgPoöãr
;

25 #if(
__c⁄figMODBUS_SœveAddªss
 == 0)

29 
	#MASTER


	)

34 
	#SLAVE


	)

35 
__©åibuã__
((
unu£d
)Ë
	gADDRESS
 = 
__c⁄figMODBUS_SœveAddªss
;

42 
ModBus_Inô
();

48 
ModBus_ReInô
();

54 
ModBus_Clo£Tønsmissi⁄
();

60 
ModBus_CÀ¨Msgs
();

68 
ModBus_CÆcuœãLRC
();

74 
boﬁ
 
ModBus_CheckFøme
();

76 
ModBus_P¨£Packë
(
Addªss
);

78 
ModBus_RódRegi°îs
(
uöt32_t
 *
Regi°î
, 
uöt8_t
 
Byãs
);

	@C:\repos\SmallCar-main\External\ModBus\ModBus_conf.h

9 #¥agm®
⁄˚


10 #if(
__c⁄figEXT_ModBus
 == 1)

12 
	~<°dlib.h
>

15 
	~"FûC⁄fig.h
"

16 
	~"BﬂrdSñe˘i⁄.h
"

19 
	~"ModBus_ASCII.h
"

21 #i‡(
__c⁄figMODBUS_AUTOPARSE
 == 1)

22 #i‚de‡
__c⁄figMODBUS_TIMI¡îru±Sour£


23 
	#__c⁄figMODBUS_TIMI¡îru±Sour£
 
TIM4_IRQH™dÀr


	)

29 
	#ModBus_Sour˚
 
__c⁄figMODBUS_Sour˚


	)

30 
	#ModBus_H™dÀr
 
__c⁄figMODBUS_H™dÀr


	)

31 
	#ModBus_Ma°îMode
 
__c⁄figMODBUS_Ma°îMode


	)

32 
	#ModBus_IRQ
 
__c⁄figMODBUS_I¡îru±Sour˚


	)

33 
	#ModBus_TimIRQ
 
__c⁄figMODBUS_TIMI¡îru±Sour£


	)

34 
	#ModBus_MAXREGS
 
__c⁄figMODBUS_MAXREGISTERS


	)

35 
	#MINIMAL_OFFSET
 
__c⁄figMODBUS_MINIMAL_OFFSET


	)

40 
boﬁ
 
	gModBus_BusyFœg
;

45 
uöt8_t
 
	gRegi°îs_8Bô
[
ModBus_MAXREGS
];

49 
uöt8_t
 
	gRegi°îs_8BôVÆues
[
ModBus_MAXREGS
];

53 
uöt16_t
 
	gRegi°îs_16Bô
[
ModBus_MAXREGS
];

57 
uöt16_t
 
	gRegi°îs_16BôVÆues
[
ModBus_MAXREGS
];

61 
uöt32_t
 
	gRegi°îs_32Bô
[
ModBus_MAXREGS
];

65 
uöt32_t
 
	gRegi°îs_32BôVÆues
[
ModBus_MAXREGS
];

	@C:\repos\SmallCar-main\External\Regulators\Regulators.c

10 
	~"FûC⁄fig.h
"

12 #i‡(
CALC_REGULATOR
 == 1)

13 
	~"Reguœt‹s.h
"

15 
	$Reguœt‹Add_P_Sëtögs
(
uöt8_t
 
Numbî
, 
Reguœt‹P¨amëîs
* 
Sëtögs
)

17 if(--
Numbî
 < 0 || Numbî > 
P_Li°
) ;

19 
P
[
Numbî
].
p_k
 = 
Sëtögs
->p_k;

20 
P
[
Numbî
].
p_⁄
 = 
Sëtögs
->
ªg_⁄
;

21 
P
[
Numbî
].
p_îr‹_íd
 = 
Sëtögs
->
ªg_îr‹_íd
;

22 
P
[
Numbî
].
p_ouçut_íd
 = 
Sëtögs
->
ªg_ouçut_íd
;

23 
P
[
Numbî
].
mö_ouçut
 = 
Sëtögs
->min_output;

24 
P
[
Numbî
].
max_ouçut
 = 
Sëtögs
->max_output;

26 
P
[
Numbî
].
îr‹
 = 0.0;

27 
	}
}

32 
	$Reguœt‹Add_PI_Sëtögs
(
uöt8_t
 
Numbî
, 
Reguœt‹P¨amëîs
* 
Sëtögs
)

34 if(--
Numbî
 < 0 || Numbî > 
PI_Li°
) ;

36 
PI
[
Numbî
].
p_k
 = 
Sëtögs
->p_k;

37 
PI
[
Numbî
].
i_k
 = 
Sëtögs
->i_k;

38 
PI
[
Numbî
].
pi_⁄
 = 
Sëtögs
->
ªg_⁄
;

39 
PI
[
Numbî
].
pi_îr‹_íd
 = 
Sëtögs
->
ªg_îr‹_íd
;

40 
PI
[
Numbî
].
pi_ouçut_íd
 = 
Sëtögs
->
ªg_ouçut_íd
;

41 
PI
[
Numbî
].
max_sum_îr‹
 = 
Sëtögs
->max_sum_error;

42 
PI
[
Numbî
].
max_ouçut
 = 
Sëtögs
->max_output;

43 
PI
[
Numbî
].
mö_ouçut
 = 
Sëtögs
->min_output;

46 
PI
[
Numbî
].
îr‹
 = 0.0;

47 
PI
[
Numbî
].
sum_îr‹
 = 0.0;

48 
	}
}

50 
	$PI_Sèπ
(
PI_Reguœt‹
* 
pi_c⁄åﬁ
)

52 
pi_c⁄åﬁ
->
pi_⁄
 = 1;

53 
	}
}

55 
	$PI_St›
(
PI_Reguœt‹
* 
pi_c⁄åﬁ
)

57 
pi_c⁄åﬁ
->
pi_⁄
 = 0;

58 
pi_c⁄åﬁ
->
îr‹
 = 0.0;

59 
pi_c⁄åﬁ
->
sum_îr‹
 = 0.0;

60 
	}
}

69 
	$Reguœt‹Add_PID_Sëtögs
(
uöt8_t
 
Numbî
, 
Reguœt‹P¨amëîs
* 
Sëtögs
)

71 if(--
Numbî
 < 0 || Numbî > 
PID_Li°
) ;

72 
PID
[
Numbî
].
p_k
 = 
Sëtögs
->p_k;

73 
PID
[
Numbî
].
i_k
 = 
Sëtögs
->i_k;

74 
PID
[
Numbî
].
d_k
 = 
Sëtögs
->d_k;

75 
PID
[
Numbî
].
pid_⁄
 = 
Sëtögs
->
ªg_⁄
;

76 
PID
[
Numbî
].
pid_îr‹_íd
 = 
Sëtögs
->
ªg_îr‹_íd
;

77 
PID
[
Numbî
].
pid_ouçut_íd
 = 
Sëtögs
->
ªg_ouçut_íd
;

78 
PID
[
Numbî
].
max_sum_îr‹
 = 
Sëtögs
->max_sum_error;

79 
PID
[
Numbî
].
max_ouçut
 = 
Sëtögs
->max_output;

80 
PID
[
Numbî
].
mö_ouçut
 = 
Sëtögs
->min_output;

83 
PID
[
Numbî
].
¥ev_îr‹
 = 0.0;

84 
PID
[
Numbî
].
îr‹
 = 0.0;

85 
PID
[
Numbî
].
sum_îr‹
 = 0.0;

86 
PID
[
Numbî
].
dif_îr‹
 = 0.0;

87 
	}
}

89 
	$PID_Sèπ
(
PID_Reguœt‹
* 
pid_c⁄åﬁ
)

91 
pid_c⁄åﬁ
->
pid_⁄
 = 1;

92 
	}
}

94 
	$PID_St›
(
PID_Reguœt‹
* 
pid_c⁄åﬁ
)

96 
pid_c⁄åﬁ
->
pid_⁄
 = 0;

97 
pid_c⁄åﬁ
->
¥ev_îr‹
 = 0.0;

98 
pid_c⁄åﬁ
->
îr‹
 = 0.0;

99 
pid_c⁄åﬁ
->
sum_îr‹
 = 0.0;

100 
pid_c⁄åﬁ
->
dif_îr‹
 = 0.0;

101 
	}
}

106 
	$PID_CÆc
(
PID_Reguœt‹
* 
pid_c⁄åﬁ
)

108 
pid_c⁄åﬁ
->
îr‹
 =Öid_c⁄åﬁ->
èrgë
 -Öid_c⁄åﬁ->
cuºít
;

109 
pid_c⁄åﬁ
->
dif_îr‹
 =Öid_c⁄åﬁ->
îr‹
 -Öid_c⁄åﬁ->
¥ev_îr‹
;

110 
pid_c⁄åﬁ
->
¥ev_îr‹
 =Öid_c⁄åﬁ->
îr‹
;

111 
pid_c⁄åﬁ
->
sum_îr‹
 +pid_c⁄åﬁ->
îr‹
;

113 i‡(
pid_c⁄åﬁ
->
sum_îr‹
 >Öid_c⁄åﬁ->
max_sum_îr‹
)

114 
pid_c⁄åﬁ
->
sum_îr‹
 =Öid_c⁄åﬁ->
max_sum_îr‹
;

115 i‡(
pid_c⁄åﬁ
->
sum_îr‹
 < -pid_c⁄åﬁ->
max_sum_îr‹
)

116 
pid_c⁄åﬁ
->
sum_îr‹
 = -pid_c⁄åﬁ->
max_sum_îr‹
;

118 i‡(
pid_c⁄åﬁ
->
pid_⁄
)

120 
pid_c⁄åﬁ
->
ouçut
 = (()’id_c⁄åﬁ->
p_k
 *Öid_c⁄åﬁ->
îr‹
)+’id_c⁄åﬁ->
i_k
 *Öid_c⁄åﬁ->
sum_îr‹
)+

121 (
pid_c⁄åﬁ
->
d_k
 *Öid_c⁄åﬁ->
dif_îr‹
));

123 i‡(
pid_c⁄åﬁ
->
ouçut
 >Öid_c⁄åﬁ->
max_ouçut
)

124 
pid_c⁄åﬁ
->
ouçut
 =Öid_c⁄åﬁ->
max_ouçut
;

125 i‡(
pid_c⁄åﬁ
->
ouçut
 < -pid_c⁄åﬁ->
max_ouçut
)

126 
pid_c⁄åﬁ
->
ouçut
 = -pid_c⁄åﬁ->
max_ouçut
;

128 i‡(
pid_c⁄åﬁ
->
ouçut
 <Öid_c⁄åﬁ->
mö_ouçut
 &&Öid_control->output > -pid_control->min_output)

129 
pid_c⁄åﬁ
->
ouçut
 = 0;

131 i‡((
pid_c⁄åﬁ
->
ouçut
 <pid_c⁄åﬁ->
pid_ouçut_íd
) &&(

132 
pid_c⁄åﬁ
->
ouçut
 >-pid_c⁄åﬁ->
pid_ouçut_íd
) &&(

133 
pid_c⁄åﬁ
->
îr‹
 <pid_c⁄åﬁ->
pid_îr‹_íd
) && (pid_control->error >= -pid_control->pid_error_end))

134 
pid_c⁄åﬁ
->
pid_föish
 = 1;

136 
pid_c⁄åﬁ
->
pid_föish
 = 0;

140 
pid_c⁄åﬁ
->
ouçut
 = 0;

141 
pid_c⁄åﬁ
->
pid_föish
 = 0;

143 
	}
}

	@C:\repos\SmallCar-main\External\Regulators\Regulators.h

10 #¥agm®
⁄˚


11 
	~"BﬂrdSñe˘i⁄.h
"

12 #if(
CALC_REGULATOR
 == 1)

16 
	mªg_⁄
;

17 
	mp_k
;

18 
	mi_k
;

19 
	md_k
;

20 
	mmax_sum_îr‹
;

21 
	mªg_ouçut_íd
;

22 
	mªg_îr‹_íd
;

23 
	mmö_ouçut
;

24 
	mmax_ouçut
;

25 }
	tReguœt‹P¨amëîs
;

26 
Reguœt‹P¨amëîs
 
	gSëtögs
[
__c⁄fig_Reguœt‹Li°
];

31 #i‚de‡
__c⁄fig_Reguœt‹Li°P


32 
	#P_Li°
 1

	)

34 
	#P_Li°
 
__c⁄fig_Reguœt‹Li°P


	)

39 
	mp_k
;

40 
	mèrgë
;

41 
	mcuºít
;

42 
	mîr‹
;

43 
	mmax_ouçut
;

44 
	mmö_ouçut
;

45 
	mouçut
;

46 
	mp_⁄
;

47 
	mp_föish
;

48 
	mîr‹_dú
;

49 
	mp_îr‹_íd
;

50 
	mp_ouçut_íd
;

51 }
	tP_Reguœt‹
;

52 
P_Reguœt‹
 
	gP
[
P_Li°
];

54 
Reguœt‹Add_P_Sëtögs
(
uöt8_t
 
Numbî
, 
Reguœt‹P¨amëîs
* 
Sëtögs
);

59 #i‚de‡
__c⁄fig_Reguœt‹Li°PI


60 
	#PI_Li°
 1

	)

62 
	#PI_Li°
 
__c⁄fig_Reguœt‹Li°PI


	)

66 
	mp_k
;

67 
	mi_k
;

68 
	mèrgë
;

69 
	mcuºít
;

70 
	mîr‹
;

71 
	msum_îr‹
;

72 
	mmax_sum_îr‹
;

73 
	mmax_ouçut
;

74 
	mmö_ouçut
;

75 
	mcut_ouçut
;

76 
	mouçut
;

77 
	mpi_⁄
;

78 
	mpi_föish
;

79 
	mpi_îr‹_íd
;

80 
	mpi_ouçut_íd
;

81 }
	tPI_Reguœt‹
;

82 
PI_Reguœt‹
 
	gPI
[
PI_Li°
];

88 #i‚de‡
__c⁄fig_Reguœt‹Li°PID


89 
	#PID_Li°
 1

	)

91 
	#PID_Li°
 
__c⁄fig_Reguœt‹Li°PID


	)

95 
	mp_k
;

96 
	mi_k
;

97 
	md_k
;

98 
	mèrgë
;

99 
	mcuºít
;

100 
	m¥ev_îr‹
;

101 
	mîr‹
;

102 
	msum_îr‹
;

103 
	mmax_sum_îr‹
;

104 
	mdif_îr‹
;

105 
	mmax_ouçut
;

106 
	mmö_ouçut
;

107 
	mouçut
;

108 
	mpid_⁄
;

109 
	mpid_föish
;

110 
	mpid_îr‹_íd
;

111 
	mpid_ouçut_íd
;

112 }
	tPID_Reguœt‹
;

113 
PID_Reguœt‹
 
	gPID
[
PID_Li°
];

115 
Reguœt‹Add_PID_Sëtögs
(
uöt8_t
 
Numbî
, 
Reguœt‹P¨amëîs
* 
Sëtögs
);

117 
PID_Sèπ
(
PID_Reguœt‹
* 
pid_c⁄åﬁ
);

119 
PID_St›
(
PID_Reguœt‹
* 
pid_c⁄åﬁ
);

121 
PID_CÆc
(
PID_Reguœt‹
* 
pid_c⁄åﬁ
);

	@C:\repos\SmallCar-main\External\SSD1306\fonts.c

23 
	~"f⁄ts.h
"

25 #if(
EXTERNAL_SSD1306
 == 1)

26 c⁄° 
uöt16_t
 
	gF⁄t7x10
 [] = {

124 c⁄° 
uöt16_t
 
	gF⁄t11x18
 [] = {

222 c⁄° 
uöt16_t
 
	gF⁄t16x26
 [] = {

321 
F⁄tDef_t
 
	gF⁄t_7x10
 = {

324 
F⁄t7x10


327 
F⁄tDef_t
 
	gF⁄t_11x18
 = {

330 
F⁄t11x18


333 
F⁄tDef_t
 
	gF⁄t_16x26
 = {

336 
F⁄t16x26


339 * 
	$FONTS_GëSåögSize
(* 
°r
, 
FONTS_SIZE_t
* 
SizeSåu˘
, 
F⁄tDef_t
* 
F⁄t
) {

341 
SizeSåu˘
->
Height
 = 
F⁄t
->
F⁄tHeight
;

342 
SizeSåu˘
->
Lígth
 = 
F⁄t
->
F⁄tWidth
 * 
	`°æí
(
°r
);

345  
°r
;

346 
	}
}

	@C:\repos\SmallCar-main\External\SSD1306\fonts.h

24 #i‚de‡
FONTS_H


25 
	#FONTS_H
 120

	)

28 #ifde‡
__˝lu•lus


29 
C
 {

44 
	~"°m32f4xx.h
"

45 
	~"°rög.h
"

57 
uöt8_t
 
F⁄tWidth
;

58 
uöt8_t
 
F⁄tHeight
;

59 c⁄° 
uöt16_t
 *
d©a
;

60 } 
	tF⁄tDef_t
;

66 
uöt16_t
 
Lígth
;

67 
uöt16_t
 
Height
;

68 } 
	tFONTS_SIZE_t
;

83 
F⁄tDef_t
 
F⁄t_7x10
;

88 
F⁄tDef_t
 
F⁄t_11x18
;

93 
F⁄tDef_t
 
F⁄t_16x26
;

112 * 
FONTS_GëSåögSize
(* 
°r
, 
FONTS_SIZE_t
* 
SizeSåu˘
, 
F⁄tDef_t
* 
F⁄t
);

127 #ifde‡
__˝lu•lus


	@C:\repos\SmallCar-main\External\SSD1306\images.c

1 
	~"images.h
"

3 #i‡(
EXTERNAL_SSD1306
 == 1)

4 
uöt8_t
 
	glogo_RCR_50x50
 [350] =

58 
uöt8_t
 
	glogo_RCR_20x20
[60] =

81 
uöt8_t
 
	glogo_RCR_40x40
 [200] =

127 
uöt8_t
 
	glogo_DSTU_40x40
 [200] =

171 
uöt8_t
 
	gSad_50x50
[350] =

198 
uöt8_t
 
	gHóπ_50x50
[350] =

	@C:\repos\SmallCar-main\External\SSD1306\images.h

1 #i‚de‡
IMAGES_H_INCLUDED


2 
	#IMAGES_H_INCLUDED


	)

4 
	~"FûC⁄fig.h
"

5 #if(
EXTERNAL_SSD1306
 == 1)

6 
	~"°döt.h
"

7 
uöt8_t
 
	glogo_RCR_50x50
 [350];

8 
uöt8_t
 
	glogo_RCR_20x20
[60];

9 
uöt8_t
 
	glogo_RCR_40x40
[200];

10 
uöt8_t
 
	glogo_DSTU_40x40
 [200];

11 
uöt8_t
 
	gT™k_60x60
[510];

12 
uöt8_t
 
	gSad_50x50
[350];

13 
uöt8_t
 
	gHóπ_50x50
[350];

	@C:\repos\SmallCar-main\External\SSD1306\ssd1306.c

23 
	~"ssd1306.h
"

25 #if(
EXTERNAL_SSD1306
 == 1)

27 
	#SSD1306_WRITECOMMAND
(
comm™d
Ë
	`ssd1306_I2C_Wrôe
(
SSD1306_I2C
, 
SSD1306_I2C_ADDR
, 0x00, (comm™d))

	)

29 
	#SSD1306_WRITEDATA
(
d©a
Ë
	`ssd1306_I2C_Wrôe
(
SSD1306_I2C
, 
SSD1306_I2C_ADDR
, 0x40, (d©a))

	)

31 
	#ABS
(
x
Ë((xË> 0 ? (xË: -(x))

	)

37 
uöt8_t
 
	gSSD1306_Buf„r
[
SSD1306_WIDTH
 * 
SSD1306_HEIGHT
 / 8];

41 
uöt16_t
 
	mCuºítX
;

42 
uöt16_t
 
	mCuºítY
;

43 
uöt8_t
 
	mInvîãd
;

44 
uöt8_t
 
	mInôülized
;

45 } 
	tSSD1306_t
;

48 
SSD1306_t
 
	gSSD1306
;

50 
uöt8_t
 
	$SSD1306_Inô
() {

52 
	`I2CMa°îC⁄figuª
(
SSD1306_I2C
, 
I2C_Fa°
, 
SSD1306_I2C_ADDR
);

54 i‡(!
	`ssd1306_I2C_IsDevi˚C⁄√˘ed
(
SSD1306_I2C
, 
SSD1306_I2C_ADDR
)) {

60 
uöt32_t
 
p
 = 2500;

61 
p
>0)

62 
p
--;

65 
	`SSD1306_WRITECOMMAND
(0xAE);

66 
	`SSD1306_WRITECOMMAND
(0x20);

67 
	`SSD1306_WRITECOMMAND
(0x10);

68 
	`SSD1306_WRITECOMMAND
(0xB0);

69 
	`SSD1306_WRITECOMMAND
(0xC8);

70 
	`SSD1306_WRITECOMMAND
(0x00);

71 
	`SSD1306_WRITECOMMAND
(0x10);

72 
	`SSD1306_WRITECOMMAND
(0x40);

73 
	`SSD1306_WRITECOMMAND
(0x81);

74 
	`SSD1306_WRITECOMMAND
(0xFF);

75 
	`SSD1306_WRITECOMMAND
(0xA1);

76 
	`SSD1306_WRITECOMMAND
(0xA6);

77 
	`SSD1306_WRITECOMMAND
(0xA8);

78 
	`SSD1306_WRITECOMMAND
(0x3F);

79 
	`SSD1306_WRITECOMMAND
(0xA4);

80 
	`SSD1306_WRITECOMMAND
(0xD3);

81 
	`SSD1306_WRITECOMMAND
(0x00);

82 
	`SSD1306_WRITECOMMAND
(0xD5);

83 
	`SSD1306_WRITECOMMAND
(0xF0);

84 
	`SSD1306_WRITECOMMAND
(0xD9);

85 
	`SSD1306_WRITECOMMAND
(0x22);

86 
	`SSD1306_WRITECOMMAND
(0xDA);

87 
	`SSD1306_WRITECOMMAND
(0x12);

88 
	`SSD1306_WRITECOMMAND
(0xDB);

89 
	`SSD1306_WRITECOMMAND
(0x20);

90 
	`SSD1306_WRITECOMMAND
(0x8D);

91 
	`SSD1306_WRITECOMMAND
(0x14);

92 
	`SSD1306_WRITECOMMAND
(0xAF);

95 
	`SSD1306_Fûl
(
SSD1306_COLOR_BLACK
);

98 
	`SSD1306_Upd©eS¸ìn
();

101 
SSD1306
.
CuºítX
 = 0;

102 
SSD1306
.
CuºítY
 = 0;

105 
SSD1306
.
Inôülized
 = 1;

109 
	}
}

111 
	$SSD1306_Upd©eS¸ìn
() {

112 
uöt8_t
 
m
;

114 
m
 = 0; m < 8; m++) {

115 
	`SSD1306_WRITECOMMAND
(0xB0 + 
m
);

116 
	`SSD1306_WRITECOMMAND
(0x00);

117 
	`SSD1306_WRITECOMMAND
(0x10);

120 
	`ssd1306_I2C_WrôeMu…i
(
SSD1306_I2C
, 
SSD1306_I2C_ADDR
, 0x40, &
SSD1306_Buf„r
[
SSD1306_WIDTH
 * 
m
], SSD1306_WIDTH);

122 
	}
}

124 
	$SSD1306_ToggÀInvît
() {

125 
uöt16_t
 
i
;

128 
SSD1306
.
Invîãd
 = !SSD1306.Inverted;

131 
i
 = 0; i < (
SSD1306_Buf„r
); i++) {

132 
SSD1306_Buf„r
[
i
] = ~SSD1306_Buffer[i];

134 
	}
}

136 
	$SSD1306_Fûl
(
SSD1306_COLOR_t
 
cﬁ‹
) {

138 
	`mem£t
(
SSD1306_Buf„r
, (
cﬁ‹
 =
SSD1306_COLOR_BLACK
) ? 0x00 : 0xFF, (SSD1306_Buffer));

139 
	}
}

141 
	$SSD1306_DøwPixñ
(
uöt16_t
 
x
, uöt16_à
y
, 
SSD1306_COLOR_t
 
cﬁ‹
) {

143 
x
 >
SSD1306_WIDTH
 ||

144 
y
 >
SSD1306_HEIGHT


151 i‡(
SSD1306
.
Invîãd
) {

152 
cﬁ‹
 = (
SSD1306_COLOR_t
)!color;

156 i‡(
cﬁ‹
 =
SSD1306_COLOR_WHITE
) {

157 
SSD1306_Buf„r
[
x
 + (
y
 / 8Ë* 
SSD1306_WIDTH
] |= 1 << (y % 8);

159 
SSD1306_Buf„r
[
x
 + (
y
 / 8Ë* 
SSD1306_WIDTH
] &= ~(1 << (y % 8));

161 
	}
}

163 
	$SSD1306_GŸoXY
(
uöt16_t
 
x
, uöt16_à
y
) {

165 
SSD1306
.
CuºítX
 = 
x
;

166 
SSD1306
.
CuºítY
 = 
y
;

167 
	}
}

169 
	$SSD1306_Putc
(
ch
, 
F⁄tDef_t
* 
F⁄t
, 
SSD1306_COLOR_t
 
cﬁ‹
) {

170 
uöt32_t
 
i
, 
b
, 
j
;

174 
SSD1306_WIDTH
 <(
SSD1306
.
CuºítX
 + 
F⁄t
->
F⁄tWidth
) ||

175 
SSD1306_HEIGHT
 <(
SSD1306
.
CuºítY
 + 
F⁄t
->
F⁄tHeight
)

182 
i
 = 0; i < 
F⁄t
->
F⁄tHeight
; i++) {

183 
b
 = 
F⁄t
->
d©a
[(
ch
 - 32Ë* F⁄t->
F⁄tHeight
 + 
i
];

184 
j
 = 0; j < 
F⁄t
->
F⁄tWidth
; j++) {

185 i‡((
b
 << 
j
) & 0x8000) {

186 
	`SSD1306_DøwPixñ
(
SSD1306
.
CuºítX
 + 
j
, (SSD1306.
CuºítY
 + 
i
), (
SSD1306_COLOR_t
Ë
cﬁ‹
);

188 
	`SSD1306_DøwPixñ
(
SSD1306
.
CuºítX
 + 
j
, (SSD1306.
CuºítY
 + 
i
), (
SSD1306_COLOR_t
)!
cﬁ‹
);

194 
SSD1306
.
CuºítX
 +
F⁄t
->
F⁄tWidth
;

197  
ch
;

198 
	}
}

200 
	$SSD1306_Puts
(* 
°r
, 
F⁄tDef_t
* 
F⁄t
, 
SSD1306_COLOR_t
 
cﬁ‹
) {

202 *
°r
) {

204 i‡(
	`SSD1306_Putc
(*
°r
, 
F⁄t
, 
cﬁ‹
) != *str) {

206  *
°r
;

210 
°r
++;

214  *
°r
;

215 
	}
}

218 
	$SSD1306_DøwLöe
(
uöt16_t
 
x0
, uöt16_à
y0
, uöt16_à
x1
, uöt16_à
y1
, 
SSD1306_COLOR_t
 
c
) {

219 
öt16_t
 
dx
, 
dy
, 
sx
, 
sy
, 
îr
, 
e2
, 
i
, 
tmp
;

222 i‡(
x0
 >
SSD1306_WIDTH
) {

223 
x0
 = 
SSD1306_WIDTH
 - 1;

225 i‡(
x1
 >
SSD1306_WIDTH
) {

226 
x1
 = 
SSD1306_WIDTH
 - 1;

228 i‡(
y0
 >
SSD1306_HEIGHT
) {

229 
y0
 = 
SSD1306_HEIGHT
 - 1;

231 i‡(
y1
 >
SSD1306_HEIGHT
) {

232 
y1
 = 
SSD1306_HEIGHT
 - 1;

235 
dx
 = (
x0
 < 
x1
) ? (x1 - x0) : (x0 - x1);

236 
dy
 = (
y0
 < 
y1
) ? (y1 - y0) : (y0 - y1);

237 
sx
 = (
x0
 < 
x1
) ? 1 : -1;

238 
sy
 = (
y0
 < 
y1
) ? 1 : -1;

239 
îr
 = ((
dx
 > 
dy
) ? dx : -dy) / 2;

241 i‡(
dx
 == 0) {

242 i‡(
y1
 < 
y0
) {

243 
tmp
 = 
y1
;

244 
y1
 = 
y0
;

245 
y0
 = 
tmp
;

248 i‡(
x1
 < 
x0
) {

249 
tmp
 = 
x1
;

250 
x1
 = 
x0
;

251 
x0
 = 
tmp
;

255 
i
 = 
y0
; i <
y1
; i++) {

256 
	`SSD1306_DøwPixñ
(
x0
, 
i
, 
c
);

263 i‡(
dy
 == 0) {

264 i‡(
y1
 < 
y0
) {

265 
tmp
 = 
y1
;

266 
y1
 = 
y0
;

267 
y0
 = 
tmp
;

270 i‡(
x1
 < 
x0
) {

271 
tmp
 = 
x1
;

272 
x1
 = 
x0
;

273 
x0
 = 
tmp
;

277 
i
 = 
x0
; i <
x1
; i++) {

278 
	`SSD1306_DøwPixñ
(
i
, 
y0
, 
c
);

286 
	`SSD1306_DøwPixñ
(
x0
, 
y0
, 
c
);

287 i‡(
x0
 =
x1
 && 
y0
 =
y1
) {

290 
e2
 = 
îr
;

291 i‡(
e2
 > -
dx
) {

292 
îr
 -
dy
;

293 
x0
 +
sx
;

295 i‡(
e2
 < 
dy
) {

296 
îr
 +
dx
;

297 
y0
 +
sy
;

300 
	}
}

302 
	$SSD1306_DøwRe˘™gÀ
(
uöt16_t
 
x
, uöt16_à
y
, uöt16_à
w
, uöt16_à
h
, 
SSD1306_COLOR_t
 
c
) {

305 
x
 >
SSD1306_WIDTH
 ||

306 
y
 >
SSD1306_HEIGHT


313 i‡((
x
 + 
w
Ë>
SSD1306_WIDTH
) {

314 
w
 = 
SSD1306_WIDTH
 - 
x
;

316 i‡((
y
 + 
h
Ë>
SSD1306_HEIGHT
) {

317 
h
 = 
SSD1306_HEIGHT
 - 
y
;

321 
	`SSD1306_DøwLöe
(
x
, 
y
, x + 
w
, y, 
c
);

322 
	`SSD1306_DøwLöe
(
x
, 
y
 + 
h
, x + 
w
, y + h, 
c
);

323 
	`SSD1306_DøwLöe
(
x
, 
y
, x, y + 
h
, 
c
);

324 
	`SSD1306_DøwLöe
(
x
 + 
w
, 
y
, x + w, y + 
h
, 
c
);

325 
	}
}

327 
	$SSD1306_DøwFûÀdRe˘™gÀ
(
uöt16_t
 
x
, uöt16_à
y
, uöt16_à
w
, uöt16_à
h
, 
SSD1306_COLOR_t
 
c
) {

328 
uöt8_t
 
i
;

332 
x
 >
SSD1306_WIDTH
 ||

333 
y
 >
SSD1306_HEIGHT


340 i‡((
x
 + 
w
Ë>
SSD1306_WIDTH
) {

341 
w
 = 
SSD1306_WIDTH
 - 
x
;

343 i‡((
y
 + 
h
Ë>
SSD1306_HEIGHT
) {

344 
h
 = 
SSD1306_HEIGHT
 - 
y
;

348 
i
 = 0; i <
h
; i++) {

350 
	`SSD1306_DøwLöe
(
x
, 
y
 + 
i
, x + 
w
, y + i, 
c
);

352 
	}
}

354 
	$SSD1306_DøwTrüngÀ
(
uöt16_t
 
x1
, uöt16_à
y1
, uöt16_à
x2
, uöt16_à
y2
, uöt16_à
x3
, uöt16_à
y3
, 
SSD1306_COLOR_t
 
cﬁ‹
) {

356 
	`SSD1306_DøwLöe
(
x1
, 
y1
, 
x2
, 
y2
, 
cﬁ‹
);

357 
	`SSD1306_DøwLöe
(
x2
, 
y2
, 
x3
, 
y3
, 
cﬁ‹
);

358 
	`SSD1306_DøwLöe
(
x3
, 
y3
, 
x1
, 
y1
, 
cﬁ‹
);

359 
	}
}

362 
	$SSD1306_DøwFûÀdTrüngÀ
(
uöt16_t
 
x1
, uöt16_à
y1
, uöt16_à
x2
, uöt16_à
y2
, uöt16_à
x3
, uöt16_à
y3
, 
SSD1306_COLOR_t
 
cﬁ‹
) {

363 
öt16_t
 
dñèx
 = 0, 
dñèy
 = 0, 
x
 = 0, 
y
 = 0, 
xöc1
 = 0, 
xöc2
 = 0,

364 
yöc1
 = 0, 
yöc2
 = 0, 
dí
 = 0, 
num
 = 0, 
numadd
 = 0, 
numpixñs
 = 0,

365 
cuΩixñ
 = 0;

367 
dñèx
 = 
	`ABS
(
x2
 - 
x1
);

368 
dñèy
 = 
	`ABS
(
y2
 - 
y1
);

369 
x
 = 
x1
;

370 
y
 = 
y1
;

372 i‡(
x2
 >
x1
) {

373 
xöc1
 = 1;

374 
xöc2
 = 1;

376 
xöc1
 = -1;

377 
xöc2
 = -1;

380 i‡(
y2
 >
y1
) {

381 
yöc1
 = 1;

382 
yöc2
 = 1;

384 
yöc1
 = -1;

385 
yöc2
 = -1;

388 i‡(
dñèx
 >
dñèy
){

389 
xöc1
 = 0;

390 
yöc2
 = 0;

391 
dí
 = 
dñèx
;

392 
num
 = 
dñèx
 / 2;

393 
numadd
 = 
dñèy
;

394 
numpixñs
 = 
dñèx
;

396 
xöc2
 = 0;

397 
yöc1
 = 0;

398 
dí
 = 
dñèy
;

399 
num
 = 
dñèy
 / 2;

400 
numadd
 = 
dñèx
;

401 
numpixñs
 = 
dñèy
;

404 
cuΩixñ
 = 0; cuΩixñ <
numpixñs
; curpixel++) {

405 
	`SSD1306_DøwLöe
(
x
, 
y
, 
x3
, 
y3
, 
cﬁ‹
);

407 
num
 +
numadd
;

408 i‡(
num
 >
dí
) {

409 
num
 -
dí
;

410 
x
 +
xöc1
;

411 
y
 +
yöc1
;

413 
x
 +
xöc2
;

414 
y
 +
yöc2
;

416 
	}
}

418 
	$SSD1306_DøwCú˛e
(
öt16_t
 
x0
, i¡16_à
y0
, i¡16_à
r
, 
SSD1306_COLOR_t
 
c
) {

419 
öt16_t
 
f
 = 1 - 
r
;

420 
öt16_t
 
ddF_x
 = 1;

421 
öt16_t
 
ddF_y
 = -2 * 
r
;

422 
öt16_t
 
x
 = 0;

423 
öt16_t
 
y
 = 
r
;

425 
	`SSD1306_DøwPixñ
(
x0
, 
y0
 + 
r
, 
c
);

426 
	`SSD1306_DøwPixñ
(
x0
, 
y0
 - 
r
, 
c
);

427 
	`SSD1306_DøwPixñ
(
x0
 + 
r
, 
y0
, 
c
);

428 
	`SSD1306_DøwPixñ
(
x0
 - 
r
, 
y0
, 
c
);

430 
x
 < 
y
) {

431 i‡(
f
 >= 0) {

432 
y
--;

433 
ddF_y
 += 2;

434 
f
 +
ddF_y
;

436 
x
++;

437 
ddF_x
 += 2;

438 
f
 +
ddF_x
;

440 
	`SSD1306_DøwPixñ
(
x0
 + 
x
, 
y0
 + 
y
, 
c
);

441 
	`SSD1306_DøwPixñ
(
x0
 - 
x
, 
y0
 + 
y
, 
c
);

442 
	`SSD1306_DøwPixñ
(
x0
 + 
x
, 
y0
 - 
y
, 
c
);

443 
	`SSD1306_DøwPixñ
(
x0
 - 
x
, 
y0
 - 
y
, 
c
);

445 
	`SSD1306_DøwPixñ
(
x0
 + 
y
, 
y0
 + 
x
, 
c
);

446 
	`SSD1306_DøwPixñ
(
x0
 - 
y
, 
y0
 + 
x
, 
c
);

447 
	`SSD1306_DøwPixñ
(
x0
 + 
y
, 
y0
 - 
x
, 
c
);

448 
	`SSD1306_DøwPixñ
(
x0
 - 
y
, 
y0
 - 
x
, 
c
);

450 
	}
}

452 
	$SSD1306_DøwFûÀdCú˛e
(
öt16_t
 
x0
, i¡16_à
y0
, i¡16_à
r
, 
SSD1306_COLOR_t
 
c
) {

453 
öt16_t
 
f
 = 1 - 
r
;

454 
öt16_t
 
ddF_x
 = 1;

455 
öt16_t
 
ddF_y
 = -2 * 
r
;

456 
öt16_t
 
x
 = 0;

457 
öt16_t
 
y
 = 
r
;

459 
	`SSD1306_DøwPixñ
(
x0
, 
y0
 + 
r
, 
c
);

460 
	`SSD1306_DøwPixñ
(
x0
, 
y0
 - 
r
, 
c
);

461 
	`SSD1306_DøwPixñ
(
x0
 + 
r
, 
y0
, 
c
);

462 
	`SSD1306_DøwPixñ
(
x0
 - 
r
, 
y0
, 
c
);

463 
	`SSD1306_DøwLöe
(
x0
 - 
r
, 
y0
, x0 +Ñ, y0, 
c
);

465 
x
 < 
y
) {

466 i‡(
f
 >= 0) {

467 
y
--;

468 
ddF_y
 += 2;

469 
f
 +
ddF_y
;

471 
x
++;

472 
ddF_x
 += 2;

473 
f
 +
ddF_x
;

475 
	`SSD1306_DøwLöe
(
x0
 - 
x
, 
y0
 + 
y
, x0 + x, y0 + y, 
c
);

476 
	`SSD1306_DøwLöe
(
x0
 + 
x
, 
y0
 - 
y
, x0 - x, y0 - y, 
c
);

478 
	`SSD1306_DøwLöe
(
x0
 + 
y
, 
y0
 + 
x
, x0 - y, y0 + x, 
c
);

479 
	`SSD1306_DøwLöe
(
x0
 + 
y
, 
y0
 - 
x
, x0 - y, y0 - x, 
c
);

481 
	}
}

483 
	$ssd1306_image
(
uöt8_t
 *
img
, uöt8_à
hight
,uöt8_à
wight
,uöt8_à
x
, uöt8_à
y
)

485 
uöt32_t
 
i
, 
b
, 
j
,
c
 = 0;

486 
	`__©åibuã__
((
unu£d
)Ë
uöt8_t
 
byãs_x
, 
byãs_y
, 
ãmp
, 
co‹d_x
,
co‹d_y
;

488 if((
hight
%8)!=0Ë
byãs_y
=(hight/8+1)*8;

489 
byãs_y
=
hight
;

491 if((
wight
%8)!=0Ë
byãs_x
=(wight/8+1)*8;

492 
byãs_x
=
wight
;

493 
b
 = 0;

494 
i
=0; i<
hight
; i++){

495 
j
=0; j<
byãs_x
; j++)

497 
co‹d_x
=
x
+
j
;

498 
co‹d_y
=
y
+
i
;

499 
	`SSD1306_DøwPixñ
(
co‹d_x
, 
co‹d_y
, (
uöt8_t
Ë(
img
[
c
/8] & 1<<(7-
b
))>>(7-b) );

500 if(
b
<7)

501 
b
++;

503 
b
=0;

504 
c
++;

507 
	}
}

510 
	$SSD1306_ON
() {

511 
	`SSD1306_WRITECOMMAND
(0x8D);

512 
	`SSD1306_WRITECOMMAND
(0x14);

513 
	`SSD1306_WRITECOMMAND
(0xAF);

514 
	}
}

515 
	$SSD1306_OFF
() {

516 
	`SSD1306_WRITECOMMAND
(0x8D);

517 
	`SSD1306_WRITECOMMAND
(0x10);

518 
	`SSD1306_WRITECOMMAND
(0xAE);

519 
	}
}

	@C:\repos\SmallCar-main\External\SSD1306\ssd1306.h

23 #i‚de‡
SSD1306_H


24 
	#SSD1306_H
 100

	)

27 #ifde‡
__˝lu•lus


28 
C
 {

47 
	~"FûC⁄fig.h
"

48 #if(
EXTERNAL_SSD1306
 == 1)

49 
	~"°dlib.h
"

50 
	~"°rög.h
"

53 #i‚de‡
SSD1306_I2C


54 
	#SSD1306_I2C
 
__c⁄figI2C_LCD_SOURCE


	)

58 #i‚de‡
SSD1306_I2C_ADDR


59 
	#SSD1306_I2C_ADDR
 (0x78)

	)

65 #i‚de‡
SSD1306_WIDTH


66 
	#SSD1306_WIDTH
 128

	)

69 #i‚de‡
SSD1306_HEIGHT


70 
	#SSD1306_HEIGHT
 64

	)

77 
SSD1306_COLOR_BLACK
 = 0x00,

78 
SSD1306_COLOR_WHITE
 = 0x01

79 } 
	tSSD1306_COLOR_t
;

90 
uöt8_t
 
SSD1306_Inô
();

98 
SSD1306_Upd©eS¸ìn
();

106 
SSD1306_ToggÀInvît
();

114 
SSD1306_Fûl
(
SSD1306_COLOR_t
 
Cﬁ‹
);

124 
SSD1306_DøwPixñ
(
uöt16_t
 
x
, uöt16_à
y
, 
SSD1306_COLOR_t
 
cﬁ‹
);

132 
SSD1306_GŸoXY
(
uöt16_t
 
x
, uöt16_à
y
);

142 
SSD1306_Putc
(
ch
, 
F⁄tDef_t
* 
F⁄t
, 
SSD1306_COLOR_t
 
cﬁ‹
);

152 
SSD1306_Puts
(* 
°r
, 
F⁄tDef_t
* 
F⁄t
, 
SSD1306_COLOR_t
 
cﬁ‹
);

164 
SSD1306_DøwLöe
(
uöt16_t
 
x0
, uöt16_à
y0
, uöt16_à
x1
, uöt16_à
y1
, 
SSD1306_COLOR_t
 
c
);

176 
SSD1306_DøwRe˘™gÀ
(
uöt16_t
 
x
, uöt16_à
y
, uöt16_à
w
, uöt16_à
h
, 
SSD1306_COLOR_t
 
c
);

188 
SSD1306_DøwFûÀdRe˘™gÀ
(
uöt16_t
 
x
, uöt16_à
y
, uöt16_à
w
, uöt16_à
h
, 
SSD1306_COLOR_t
 
c
);

202 
SSD1306_DøwTrüngÀ
(
uöt16_t
 
x1
, uöt16_à
y1
, uöt16_à
x2
, uöt16_à
y2
, uöt16_à
x3
, uöt16_à
y3
, 
SSD1306_COLOR_t
 
cﬁ‹
);

213 
SSD1306_DøwCú˛e
(
öt16_t
 
x0
, i¡16_à
y0
, i¡16_à
r
, 
SSD1306_COLOR_t
 
c
);

224 
SSD1306_DøwFûÀdCú˛e
(
öt16_t
 
x0
, i¡16_à
y0
, i¡16_à
r
, 
SSD1306_COLOR_t
 
c
);

227 
ssd1306_image
(
uöt8_t
 *
img
, uöt8_à
hight
,uöt8_à
wight
,uöt8_à
x
, uöt8_à
y
);

230 #ifde‡
__˝lu•lus


	@C:\repos\SmallCar-main\External\SSD1306\ssd1306_i2c.c

23 
	~"ssd1306_i2c.h
"

25 #if(
EXTERNAL_SSD1306
 == 1)

27 
uöt32_t
 
	gssd1306_I2C_Timeout
;

29 #i‚de‡
__c⁄figI2C_TIMEOUT


30 
	#__c⁄figI2C_TIMEOUT
 10000

	)

34 
	#I2C_TRANSMITTER_MODE
 0

	)

35 
	#I2C_RECEIVER_MODE
 1

	)

36 
	#I2C_ACK_ENABLE
 1

	)

37 
	#I2C_ACK_DISABLE
 0

	)

40 
	$ssd1306_I2C_WrôeMu…i
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
ªg
, uöt8_t* 
d©a
, 
uöt16_t
 
cou¡
) {

41 
uöt8_t
 
i
;

42 
	`ssd1306_I2C_Sèπ
(
I2Cx
, 
addªss
, 
I2C_TRANSMITTER_MODE
, 
I2C_ACK_DISABLE
);

43 
	`ssd1306_I2C_WrôeD©a
(
I2Cx
, 
ªg
);

44 
i
 = 0; i < 
cou¡
; i++) {

45 
	`ssd1306_I2C_WrôeD©a
(
I2Cx
, 
d©a
[
i
]);

47 
	`ssd1306_I2C_St›
(
I2Cx
);

48 
	}
}

54 
öt16_t
 
	$ssd1306_I2C_Sèπ
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
dúe˘i⁄
, uöt8_à
ack
) {

56 
I2Cx
->
CR1
 |
I2C_CR1_START
;

59 
ssd1306_I2C_Timeout
 = 
__c⁄figI2C_TIMEOUT
;

60 !(
I2Cx
->
SR1
 & 
I2C_SR1_SB
)) {

61 i‡(--
ssd1306_I2C_Timeout
 == 0x00) {

67 i‡(
ack
) {

68 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

72 i‡(
dúe˘i⁄
 =
I2C_TRANSMITTER_MODE
) {

74 
I2Cx
->
DR
 = 
addªss
 & ~
I2C_OAR1_ADD0
;

77 
ssd1306_I2C_Timeout
 = 
__c⁄figI2C_TIMEOUT
;

78 !(
I2Cx
->
SR1
 & 
I2C_SR1_ADDR
)) {

79 i‡(--
ssd1306_I2C_Timeout
 == 0x00) {

84 i‡(
dúe˘i⁄
 =
I2C_RECEIVER_MODE
) {

86 
I2Cx
->
DR
 = 
addªss
 | 
I2C_OAR1_ADD0
;

89 
ssd1306_I2C_Timeout
 = 
__c⁄figI2C_TIMEOUT
;

91 
	`I2CBusyEvít
(
I2Cx
Ë&& 
	`I2CMa°îModeEvít
(I2CxË&& 
	`I2CAddªssSítEvít
(I2Cx)) {

92 i‡(--
ssd1306_I2C_Timeout
 == 0x00) {

99 ()
I2Cx
->
SR2
;

103 
	}
}

105 
	$ssd1306_I2C_WrôeD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
d©a
) {

107 
ssd1306_I2C_Timeout
 = 
__c⁄figI2C_TIMEOUT
;

108 !(
I2Cx
->
SR1
 & 
I2C_SR1_TXE
Ë&& 
ssd1306_I2C_Timeout
) {

109 
ssd1306_I2C_Timeout
--;

113 
I2Cx
->
DR
 = 
d©a
;

114 
	}
}

116 
	$ssd1306_I2C_Wrôe
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
ªg
, uöt8_à
d©a
) {

117 
	`ssd1306_I2C_Sèπ
(
I2Cx
, 
addªss
, 
I2C_TRANSMITTER_MODE
, 
I2C_ACK_DISABLE
);

118 
	`ssd1306_I2C_WrôeD©a
(
I2Cx
, 
ªg
);

119 
	`ssd1306_I2C_WrôeD©a
(
I2Cx
, 
d©a
);

120 
	`ssd1306_I2C_St›
(
I2Cx
);

121 
	}
}

124 
uöt8_t
 
	$ssd1306_I2C_St›
(
I2C_Ty≥Def
* 
I2Cx
) {

126 
ssd1306_I2C_Timeout
 = 
__c⁄figI2C_TIMEOUT
;

127 ((!(
I2Cx
->
SR1
 & 
I2C_SR1_TXE
)Ë|| (!(I2Cx->SR1 & 
I2C_SR1_BTF
)))) {

128 i‡(--
ssd1306_I2C_Timeout
 == 0x00) {

134 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

138 
	}
}

140 
uöt8_t
 
	$ssd1306_I2C_IsDevi˚C⁄√˘ed
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
) {

141 
uöt8_t
 
c⁄√˘ed
 = 0;

143 i‡(!
	`ssd1306_I2C_Sèπ
(
I2Cx
, 
addªss
, 
I2C_TRANSMITTER_MODE
, 
I2C_ACK_ENABLE
)) {

144 
c⁄√˘ed
 = 1;

148 
	`ssd1306_I2C_St›
(
I2Cx
);

151  
c⁄√˘ed
;

152 
	}
}

	@C:\repos\SmallCar-main\External\SSD1306\ssd1306_i2c.h

23 #i‚de‡
ssd1306_I2C_H


24 
	#ssd1306_I2C_H
 161

	)

26 
	~"FûC⁄fig.h
"

27 #if(
EXTERNAL_SSD1306
 == 1)

28 
	~"ssd1306.h
"

29 
ssd1306_I2C_Inô
();

39 
ssd1306_I2C_Wrôe
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
ªg
, uöt8_à
d©a
);

50 
ssd1306_I2C_WrôeMu…i
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
ªg
, uöt8_à*
d©a
, 
uöt16_t
 
cou¡
);

61 
öt16_t
 
ssd1306_I2C_Sèπ
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
dúe˘i⁄
, uöt8_à
ack
);

69 
uöt8_t
 
ssd1306_I2C_St›
(
I2C_Ty≥Def
* 
I2Cx
);

78 
ssd1306_I2C_WrôeD©a
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
d©a
);

80 
uöt8_t
 
ssd1306_I2C_IsDevi˚C⁄√˘ed
(
I2C_Ty≥Def
* 
I2Cx
, uöt8_à
addªss
);

	@C:\repos\SmallCar-main\Fil_lib\FilConfig.h

25 #¥agm®
⁄˚


26 
	~"maö.h
"

27 
	~<°dboﬁ.h
>

28 
	~"BﬂrdSñe˘i⁄.h
"

30 
	#FIL_RCC
 
__c⁄figUSE_RCC


	)

31 
	#FIL_GPIO
 
__c⁄figUSE_GPIO


	)

32 
	#FIL_TIM
 
__c⁄figUSE_TIM


	)

33 
	#FIL_USART
 
__c⁄figUSE_USART


	)

34 
	#FIL_DMA
 
__c⁄figUSE_DMA


	)

35 
	#FIL_I2C
 
__c⁄figUSE_I2C


	)

36 
	#FIL_ADC
 
__c⁄figUSE_ADC


	)

37 
	#FIL_EXTI
 
__c⁄figUSE_EXTI


	)

38 
	#FIL_RTC
 
__c⁄figUSE_RTC


	)

39 
	#FIL_Dïªˇãd
 
__c⁄figUSE_DïªˇãdFun˘i⁄s


40 

	)

41 
	#FIL_CALC_RCC
 
__c⁄figCALC_RCC


	)

42 
	#FIL_CALC_TIM
 
__c⁄figCALC_TIM


	)

43 
	#FIL_CALC_USART
 
__c⁄figCALC_USART


	)

44 
	#CALC_I2C_SCANNING
 
__c⁄figCALC_I2C_SCANNING


	)

46 #i‡
deföed
(
STM32F401xx
Ë|| deföed(
STM32F40_41xxx
Ë|| deföed(
STM32F411xE
)

47 
	#C‹ãxM4


	)

51 #i‡
deföed
(
STM32F401xx
)

52 
	#C‹ãxM4_Low


	)

54 
	#C‹ãxM4_High


	)

57 #i‡
deföed
(
STM32F10xx
)

58 
	#C‹ãxM3


	)

65 
	#AŒsuµ‹t
 (
STM32F401xx
 || 
STM32F40_41xxx
 || 
STM32F411xE
)

	)

66 
	#suµ‹t_High
 (
STM32F40_41xxx
 || 
STM32F411xE
)

	)

67 #i‡ !
deföed
(
AŒsuµ‹t
)

68 #îr‹ 
NŸ
 
suµ‹ãd
 
⁄
 
™Ÿhî
 
devi˚s


69 #¥agm®
mesßge
 "Supported devices:"

70 #¥agm®
mesßge
 "STM32F407VGT6, STM32F407VET6"

71 #¥agm®
mesßge
 "STM32F401CCU6, STM32F411VET6"

76 #if(
FIL_FREERTOS
 == 1)

82 
	~"FªeRTOS.h
"

83 
	~"FªeRTOSC⁄fig.h
"

84 
	~"èsk.h
"

85 
	~"queue.h
"

86 
	~"£mphr.h
"

87 
	~"¸outöe.h
"

88 
	~"timîs.h
"

89 
	~"evít_groups.h
"

90 
	~"°ªam_buf„r.h
"

93 
	~"RobŸ_èsks.h
"

97 #if(
FIL_RCC
 == 1)

98 
	~"RCC.h
"

99 #ñif(
FIL_RCC
 > 1 || FIL_RCC < 0)

100 #îr‹ 
InvÆid
 
¨gumít
 
FIL_RCC


102 #if(
FIL_GPIO
 == 1)

103 
	~"GPIO.h
"

104 #ñif(
FIL_GPIO
 > 1 || FIL_GPIO < 0)

105 #îr‹ 
InvÆid
 
¨gumít
 
FIL_GPIO


107 #if(
FIL_TIM
 == 1)

108 
	~"TIM.h
"

109 #ñif(
FIL_TIM
 > 1 || FIL_TIM < 0)

110 #îr‹ 
InvÆid
 
¨gumít
 
FIL_TIM


112 #if(
FIL_USART
 == 1)

113 
	~"USART.h
"

114 #ñif(
FIL_USART
 > 1 || FIL_USART < 0)

115 #îr‹ 
InvÆid
 
¨gumít
 
FIL_USART


117 #if(
FIL_DMA
 == 1)

118 
	~"DMA.h
"

119 
	~"DMA_FIFOBuf„rs.h
"

120 #ñif(
FIL_DMA
 > 1 || FIL_DMA < 0)

121 #îr‹ 
InvÆid
 
¨gumít
 
FIL_DMA


123 #if(
FIL_ADC
 == 1)

124 
	~"ADC.h
"

125 #ñif(
FIL_ADC
 > 1 || FIL_ADC < 0)

126 #îr‹ 
InvÆid
 
¨gumít
 
FIL_ADC


128 #if(
FIL_I2C
 == 1)

129 
	~"I2C.h
"

130 #ñif(
FIL_I2C
 > 1 || FIL_I2C < 0)

131 #îr‹ 
InvÆid
 
¨gumít
 
FIL_I2C


133 #if(
FIL_EXTI
 == 1)

134 
	~"EXTI.h
"

135 #ñif(
FIL_EXTI
 > 1 || FIL_EXTI < 0)

136 #îr‹ 
InvÆid
 
¨gumít
 
FIL_EXTI


138 #if(
FIL_RTC
 == 1)

139 
	~"RTC.h
"

140 #ñif(
FIL_RTC
 > 1 || FIL_RTC < 0)

141 #îr‹ 
InvÆid
 
¨gumít
 
FIL_RTC


	@C:\repos\SmallCar-main\Fil_lib\inc\ADC.h

10 #¥agm®
⁄˚


11 
	~"FûC⁄fig.h
"

13 #if(
FIL_ADC
 == 1)

15 
	#ADC_3_CYCLES
 0

	)

16 
	#ADC_15_CYCLES
 1

	)

17 
	#ADC_28_CYCLES
 2

	)

18 
	#ADC_56_CYCLES
 3

	)

19 
	#ADC_84_CYCLES
 4

	)

20 
	#ADC_112_CYCLES
 5

	)

21 
	#ADC_144_CYCLES
 6

	)

22 
	#ADC_480_CYCLES
 7

	)

24 #if(
__c⁄figADC_RESOLUTION
 == 10)

25 
	#K_RESOLUTION
 1024.0

	)

26 #ñif(
__c⁄figADC_RESOLUTION
 == 8)

27 
	#K_RESOLUTION
 256.0

	)

28 #ñif(
__c⁄figADC_RESOLUTION
 == 6)

29 
	#K_RESOLUTION
 64.0

	)

31 
	#K_RESOLUTION
 4096.0

	)

34 #ifde‡
C‹ãxM4


35 #ifde‡
C‹ãxM4_High


43 
__©åibuã__
((
unu£d
)Ë
	gRCH
 = 0;

44 
	#ADCAddReguœrCh™√l
(
ADCx
,
CHANNEL
,
CYCLES
) {\

45 
ADCx
->
SQR1
 &= ~(0xF << 20); \

46 
ADCx
->
SQR1
 |
RCH
 << 20; \

47 *(&
ADCx
->
SQR3
 - (
RCH
 / 6)Ë|
CHANNEL
 << ((RCH * 5) % 30); \

48 *(&
ADCx
->
SMPR2
 - ((
RCH
 / 10)*0x4)Ë|
CYCLES
 << ((RCH * 3) % 30); \

49 
RCH
++; }

	)

58 
__©åibuã__
((
unu£d
)Ë
	gJCH
 = 0;

59 
	#ADCAddInje˘edCh™√l
(
ADCx
,
CHANNEL
,
CYCLES
, 
JCH
) {\

60 
ADCx
->
JSQR
 &= ~(0xF << 20); \

61 
ADCx
->
JSQR
 |(
JCH
 << 20); \

62 
ADCx
->
JSQR
 |(
CHANNEL
 << (((
JCH
 + 3) * 5) % 30)); \

63 *(&
ADCx
->
SMPR2
 - ((
JCH
 / 10)*0x4)Ë|(
CYCLES
 << (JCH * 3) % 30); \

64 if(
JCH
 == 3) JCH = 0; \

65 
JCH
++; }

	)

69 #ifde‡
C‹ãxM4_Low


71 
	#ADCSim∂eC⁄figuª
(
ADC
) {\

72 
	`SëADCAd⁄
(
ADC
); \

73 
	`SëADCDDS
(
ADC
); \

74 
	`SëADCDMA
(
ADC
); \

75 
	`SëADCC⁄t
(
ADC
); \

76 
	`SëADCSˇn
(
ADC
); \

77 (
__c⁄figADC_I¡îru±Reque°
 =1Ë? 
	`SëADCReguœrI¡îru±
(
ADC
) : \

78 
	`Re£tADCReguœrI¡îru±
(
ADC
); \

79 (
__c⁄figADC_I¡îru±Reque°
 =1Ë? 
	`SëADCInje˘edI¡îru±
(
ADC
) : \

80 
	`Re£tADCInje˘edI¡îru±
(
ADC
); \

81 
	`ADCSèπReguœr
(
ADC
); \

82 !(
ADC
->
SR
 & 
ADC_SR_EOC
)) {} \

83 if(
	`CheckADCJSèπ
(
ADC
Ë=1Ë
	`ADCSèπInje˘ed
(ADC); \

84 !(
ADC
->
SR
 & 
ADC_SR_EOC
)Ë{} }

	)

91 
__©åibuã__
((
unu£d
)Ë
	gRCH
;

92 
	#ADCAddReguœrCh™√l
(
CHANNEL
,
CYCLES
) {\

93 
ADC1
->
SQR1
 &= ~(0xF << 20); \

94 
ADC1
->
SQR1
 |
RCH
 << 20; \

95 *(&
ADC1
->
SQR3
 - (
RCH
 / 6)Ë|
CHANNEL
 << ((RCH * 5) % 30); \

96 *(&
ADC1
->
SMPR2
 - ((
RCH
 / 10)*0x4)Ë|
CYCLES
 << ((RCH * 3) % 30); \

97 
RCH
++; }

	)

104 
__©åibuã__
((
unu£d
)Ë
	gJCH
;

105 
	#ADCAddInje˘edCh™√l
(
CHANNEL
,
CYCLES
) {\

106 
ADC1
->
JSQR
 &= ~(0xF << 20); \

107 
ADC1
->
JSQR
 |(
JCH
 << 20); \

108 
ADC1
->
JSQR
 |(
CHANNEL
 << (((
JCH
 + 3) * 5) % 30)); \

109 *(&
ADC1
->
SMPR2
 - ((
JCH
 / 10)*0x4)Ë|(
CYCLES
 << (JCH * 3) % 30); \

110 if(
JCH
 == 3) JCH = 0; \

111 
JCH
++; }

	)

119 
	#REGULAR
 (0x2F)

	)

120 
	#INJECTED
 (0x3F)

	)

121 
	#ADCAddCh™√l
(
CHANNEL
,
TYPE
,
CYCLES
) {\

122 if(
TYPE
 =
REGULAR
Ë
	`ADCAddReguœrCh™√l
(
CHANNEL
,
CYCLES
); \

123 if(
TYPE
 =
INJECTED
Ë
	`ADCAddInje˘edCh™√l
(
CHANNEL
,
CYCLES
); }

	)

134 
	#ADCAddInje˘edGroup
(
ADC
,
NUMBER
,
J1
,
J2
,
J3
,
J4
) {\

135 
ADC
->
JSQR
 &= ~(0x3FFFFF); \

136 
ADC
->
JSQR
 |(
NUMBER
 << 20); \

137 
ADC
->
JSQR
 |((
J1
Ë| (
J2
 << 5Ë| (
J3
 << 10Ë| (
J4
 << 15)); \

138 
	`SëADCC⁄tInje˘ed
(
ADC
); }

	)

141 
	#SëADCSMP1
(
ADC
,
CYCLES
Ë((ADC->
SMPR1
Ë|
	`ADCSm¥1
(CYCLES))

	)

142 
	#SëADCSMP2
(
ADC
,
CYCLES
Ë((ADC->
SMPR2
Ë|
	`ADCSm¥2
(CYCLES))

	)

143 
	#SëADCLígth
(
ADC
,
LENGTH
Ë((ADC->
SQR1
Ë|(LENGTH << 20))

	)

144 
	#SëADCSˇn
(
ADC
Ë((ADC->
CR1
Ë|(
ADC_CR1_SCAN
))

	)

145 
	#SëADCDMA
(
ADC
Ë((ADC->
CR2
Ë|(
ADC_CR2_DMA
))

	)

146 
	#SëADCC⁄t
(
ADC
Ë((ADC->
CR2
Ë|(
ADC_CR2_CONT
))

	)

147 
	#SëADCDDS
(
ADC
Ë((ADC->
CR2
Ë|(
ADC_CR2_DDS
))

	)

148 
	#SëADCAd⁄
(
ADC
Ë((ADC->
CR2
Ë|(
ADC_CR2_ADON
))

	)

149 
	#ADCSèπReguœr
(
ADC
Ë((ADC->
CR2
Ë|(
ADC_CR2_SWSTART
))

	)

150 
	#ADCSèπInje˘ed
(
ADC
Ë((ADC->
CR2
Ë|(
ADC_CR2_JSWSTART
))

	)

151 
	#SëADCInje˘edI¡îru±
(
ADC
Ë((ADC->
CR1
Ë|(
ADC_CR1_JEOCIE
))

	)

152 
	#SëADCReguœrI¡îru±
(
ADC
Ë((ADC->
CR1
Ë|(
ADC_CR1_EOCIE
))

	)

153 
	#SëADCC⁄tInje˘ed
(
ADC
Ë((ADC->
CR1
Ë|(
ADC_CR1_JAUTO
))

	)

155 
	#Re£tADCC⁄t
(
ADC
Ë((ADC->
CR2
Ë&(~
ADC_CR2_CONT
))

	)

156 
	#ADCSt›Reguœr
(
ADC
Ë((ADC->
CR2
Ë&(~
ADC_CR2_SWSTART
))

	)

157 
	#Re£tADCEOCEvít
(
ADC
Ë((ADC->
SR
Ë&(~
ADC_SR_EOC
))

	)

158 
	#Re£tADCJEOCEvít
(
ADC
Ë((ADC->
SR
Ë&(~
ADC_SR_JEOC
))

	)

159 
	#Re£tADCOVREvít
(
ADC
Ë((ADC->
SR
Ë&(~
ADC_SR_OVR
))

	)

160 
	#Re£tADCInje˘edI¡îru±
(
ADC
Ë((ADC->
CR1
Ë&(~
ADC_CR1_JEOCIE
))

	)

161 
	#Re£tADCReguœrI¡îru±
(
ADC
Ë((ADC->
CR1
Ë&(~
ADC_CR1_EOCIE
))

	)

163 
	#CheckADCA«logW©chdogEvít
(
ADC
Ë(((ADC->
SR
Ë& (
ADC_SR_AWD
)))

	)

164 
	#CheckADCReguœrEndEvít
(
ADC
Ë(((ADC->
SR
Ë& (
ADC_SR_EOC
)Ë>> 1)

	)

165 
	#CheckADCInje˘edEndEvít
(
ADC
Ë(((ADC->
SR
Ë& (
ADC_SR_JEOC
)Ë>> 2)

	)

166 
	#CheckADCInje˘edSèπEvít
(
ADC
Ë(((ADC->
SR
Ë& (
ADC_SR_JSTRT
)Ë>> 3)

	)

167 
	#CheckADCReguœrSèπEvít
(
ADC
Ë(((ADC->
SR
Ë& (
ADC_SR_STRT
)Ë>> 4)

	)

168 
	#CheckADCOvîrunEvít
(
ADC
Ë(((ADC->
SR
Ë& (
ADC_SR_OVR
)Ë>> 5)

	)

169 
	#CheckADCJSèπ
(
ADC
Ë(((ADC->
CR1
Ë& (
ADC_CR1_JAUTO
)Ë>> 10)

	)

171 
	#C⁄fADCResﬁuti⁄
(
ADC
,
RESOLUTION
Ë{ADC->
CR1
 = (((ADC->CR1)&(~(
ADC_CR1_RES
)))|((
uöt32_t
)(RESOLUTION << 24)));}

	)

172 
	#C⁄fADCVBATE
 {
ADC
->
CCR
 = (((ADC->CCR)&(~(
ADC_CCR_VBATE
 | 
ADC_CCR_TSVREFE
)))|(ADC_CCR_VBATE));}

	)

173 
	#C⁄fADCTSVREFE
 {
ADC
->
CCR
 = (((ADC->CCR)&(~(
ADC_CCR_TSVREFE
 | 
ADC_CCR_VBATE
)))|(ADC_CCR_TSVREFE));}

	)

174 
	#C⁄fADCCCR
(
CCRx
Ë{
ADC
->
CCR
 = (((ADC->CCR)&(~(
ADC_CCR_ADCPRE
)))|(CCRx << 16));}

	)

176 #if(
__c⁄figCONVERT_Vﬁts
 == 1)

178 
	mADCSour˚
[4];

179 
	mInjëed
[4];

180 
	mReguœr
[14];

181 
	mBATTERY
;

182 
	mTEMPERATURE
;

183 }
	gADCSètus
;

184 #ñi‡(
__c⁄figCONVERT_Vﬁts
 == 0)

186 
	mADCSour˚
[4];

187 
uöt16_t
 
	mInje˘ed
[4];

188 
uöt16_t
 
	mReguœr
[14];

189 
uöt16_t
 
	mBATTERY
;

190 
uöt16_t
 
	mTEMPERATURE
;

191 }
	gADCSètus
;

194 #ifde‡
C‹ãxM4_Low


200 
__WEAK
 
ADC_Inô
();

203 #ifde‡
C‹ãxM4_High


210 
__WEAK
 
ADC_Inô
(
ADC_Ty≥Def
 *
ADCx
);

	@C:\repos\SmallCar-main\Fil_lib\inc\DMA.h

10 #¥agm®
⁄˚


11 
	~"FûC⁄fig.h
"

13 #i‡(
FIL_DMA
 == 1)

16 
	#LOW_P
 0

	)

17 
	#MEDIUM_P
 1

	)

18 
	#HIGH_P
 2

	)

19 
	#VîyHigh_P
 3

	)

21 
	#BYTE
 0

22 
	#HALFWORD
 1

23 
	#WORD
 2

25 
	#PîùhîÆToMem‹y
 0

	)

26 
	#Mem‹yToPîùhîÆ
 1

	)

27 
	#Mem‹yToMem‹y
 2

	)

29 #i‡
deföed
(
STM32F40_41xxx
)

41 
	#C⁄√˘ADCTODMA
(
EVENT
,
PRIORITY
, 
MEMORY
, 
TXINTERRUPT
) {\

42 
	`SëDMACh™√l
(
DMA2
,
EVENT
); \

43 if(
EVENT
 =
ADC1Req
Ë
	`SëDMAPAR
(
DMA2
,ADC1Req,(&
ADC1
->
DR
)); \

44 if(
EVENT
 =
ADC2Req
Ë
	`SëDMAPAR
(
DMA2
,ADC2Req,(&
ADC2
->
DR
)); \

45 if(
EVENT
 =
ADC3Req
Ë
	`SëDMAPAR
(
DMA2
,ADC3Req,(&
ADC3
->
DR
)); \

46 
	`SëDMAMEMORY0
(
DMA2
,
EVENT
,(&
MEMORY
)); \

47 
	`CÀ¨DMADú
(
DMA2
,
EVENT
); \

48 
	`SëDMANDTR
(
DMA2
,
EVENT
,
ADC1_NUMB
); \

49 
	`CÀ¨DMAPöc
(
DMA2
,
EVENT
); \

50 
	`SëDMAMöc
(
DMA2
,
EVENT
); \

51 
	`SëDMACúc
(
DMA2
,
EVENT
); \

52 
	`SëDMAPsize
(
DMA2
,
EVENT
,
HALFWORD
); \

53 
	`SëDMAMsize
(
DMA2
,
EVENT
,
HALFWORD
); \

54 
	`SëDMAPri‹ôy
(
DMA2
,
EVENT
,
PRIORITY
); \

55 if(
TXINTERRUPT
 =1Ë
	`SëDMATøns„rIT
(
DMA2
,
EVENT
); \

56 if(
TXINTERRUPT
 =0.5Ë
	`SëDMAHFTøns„rIT
(
DMA2
,
EVENT
); \

57 if(
TXINTERRUPT
 =2Ë
	`SëDMATøns„rEºIT
(
DMA2
,
EVENT
); \

58 
	`DMASèπ
(
DMA2
,
EVENT
); }

	)

71 
	#C⁄√˘USARTTODMA
(
DMA
,
EVENT
, 
PRIORITY
, 
MEMORY
, 
TXINTERRUPT
) {\

72 
	`SëDMACh™√l
(
DMA
,
EVENT
); \

73 if(
EVENT
 =
USART1RXReq
 || EVENT =
USART1TXReq
Ë
	`SëDMAPAR
(
DMA
,EVENT,(&
USART1
->
DR
)); \

74 if(
EVENT
 =
USART2RXReq
 || EVENT =
USART2TXReq
Ë
	`SëDMAPAR
(
DMA
,EVENT,(&
USART2
->
DR
)); \

75 if(
EVENT
 =
USART3RXReq
 || EVENT =
USART3TXReq
Ë
	`SëDMAPAR
(
DMA
,EVENT,(&
USART3
->
DR
)); \

76 if(
EVENT
 =
UART4RXReq
 || EVENT =
UART4TXReq
Ë
	`SëDMAPAR
(
DMA
,EVENT,(&
UART4
->
DR
)); \

77 if(
EVENT
 =
UART5RXReq
 || EVENT =
UART5TXReq
Ë
	`SëDMAPAR
(
DMA
,EVENT,(&
UART5
->
DR
)); \

78 if(
EVENT
 =
USART6RXReq
 || EVENT =
USART6TXReq
Ë
	`SëDMAPAR
(
DMA
,EVENT,(&
USART6
->
DR
)); \

79 
	`SëDMAMEMORY0
(
DMA
,
EVENT
,(&
MEMORY
)); \

80 if(
EVENT
 =
USART1RXReq
 || EVENT =
USART2RXReq
 || EVENT =
USART3RXReq
 || \

81 
EVENT
 =
UART4RXReq
 || EVENT =
UART5RXReq
 || EVENT =
USART6RXReq
Ë
	`CÀ¨DMADú
(
DMA
,EVENT);\

82 
	`SëDMADú
(
DMA
,
EVENT
,
Mem‹yToPîùhîÆ
); \

83 
	`SëDMANDTR
(
DMA
,
EVENT
,(
MEMORY
)); \

84 
	`CÀ¨DMAPöc
(
DMA
,
EVENT
); \

85 
	`SëDMAMöc
(
DMA
,
EVENT
); \

86 
	`SëDMACúc
(
DMA
,
EVENT
); \

87 
	`SëDMAPsize
(
DMA
,
EVENT
,
BYTE
); \

88 
	`SëDMAMsize
(
DMA
,
EVENT
,
BYTE
); \

89 
	`SëDMAPri‹ôy
(
DMA
,
EVENT
,
PRIORITY
); \

90 if(
TXINTERRUPT
 =1Ë
	`SëDMATøns„rIT
(
DMA
,
EVENT
); \

91 if(
TXINTERRUPT
 =0.5Ë
	`SëDMAHFTøns„rIT
(
DMA
,
EVENT
); \

92 if(
TXINTERRUPT
 =2Ë
	`SëDMATøns„rEºIT
(
DMA
,
EVENT
); \

93 
	`DMASèπ
(
DMA
,
EVENT
); }

	)

95 #ñi‡
deföed
(
STM32F401xx
)

106 
	#C⁄√˘ADCTODMA
(
PRIORITY
, 
MEMORY
, 
TXINTERRUPT
) {\

107 
	`SëDMACh™√l
(
DMA2
,
ADC1Req
); \

108 
	`SëDMAPAR
(
DMA2
,
ADC1Req
,(&
ADC1
->
DR
)); \

109 
	`SëDMAMEMORY0
(
DMA2
,
ADC1Req
,(&
MEMORY
)); \

110 
	`CÀ¨DMADú
(
DMA2
,
ADC1Req
); \

111 
	`SëDMANDTR
(
DMA2
,
ADC1Req
,
ADC1_NUMB
); \

112 
	`CÀ¨DMAPöc
(
DMA2
,
ADC1Req
); \

113 
	`SëDMAMöc
(
DMA2
,
ADC1Req
); \

114 
	`SëDMACúc
(
DMA2
,
ADC1Req
); \

115 
	`SëDMAPsize
(
DMA2
,
ADC1Req
,
HALFWORD
); \

116 
	`SëDMAMsize
(
DMA2
,
ADC1Req
,
HALFWORD
); \

117 
	`SëDMAPri‹ôy
(
DMA2
,
ADC1Req
,
PRIORITY
); \

118 if(
TXINTERRUPT
 =1Ë
	`SëDMATøns„rIT
(
DMA2
,
ADC1Req
); \

119 if(
TXINTERRUPT
 =0.5Ë
	`SëDMAHFTøns„rIT
(
DMA2
,
ADC1Req
); \

120 if(
TXINTERRUPT
 =2Ë
	`SëDMATøns„rEºIT
(
DMA2
,
ADC1Req
); \

121 
	`DMASèπ
(
DMA2
,
ADC1Req
); }

	)

134 
	#C⁄√˘USARTTODMA
(
DMA
,
EVENT
, 
PRIORITY
, 
MEMORY
, 
TXINTERRUPT
) {\

135 
	`SëDMACh™√l
(
DMA
,
EVENT
); \

136 if(
EVENT
 =
USART1RXReq
 || EVENT =
USART1TXReq
Ë
	`SëDMAPAR
(
DMA
,EVENT,(&
USART1
->
DR
)); \

137 if(
EVENT
 =
USART2RXReq
 || EVENT =
USART2TXReq
Ë
	`SëDMAPAR
(
DMA
,EVENT,(&
USART2
->
DR
)); \

138 if(
EVENT
 =
USART6RXReq
 || EVENT =
USART6TXReq
Ë
	`SëDMAPAR
(
DMA
,EVENT,(&
USART6
->
DR
)); \

139 
	`SëDMAMEMORY0
(
DMA
,
EVENT
,(&
MEMORY
)); \

140 if(
EVENT
 =
USART1RXReq
 || EVENT =
USART2RXReq
 || EVENT =
USART6RXReq
Ë
	`CÀ¨DMADú
(
DMA
,EVENT);\

141 
	`SëDMADú
(
DMA
,
EVENT
,
Mem‹yToPîùhîÆ
); \

142 
	`SëDMANDTR
(
DMA
,
EVENT
,(
MEMORY
)); \

143 
	`CÀ¨DMAPöc
(
DMA
,
EVENT
); \

144 
	`SëDMAMöc
(
DMA
,
EVENT
); \

145 
	`SëDMACúc
(
DMA
,
EVENT
); \

146 
	`SëDMAPsize
(
DMA
,
EVENT
,
BYTE
); \

147 
	`SëDMAMsize
(
DMA
,
EVENT
,
BYTE
); \

148 
	`SëDMAPri‹ôy
(
DMA
,
EVENT
,
PRIORITY
); \

149 if(
TXINTERRUPT
 =1Ë
	`SëDMATøns„rIT
(
DMA
,
EVENT
); \

150 if(
TXINTERRUPT
 =0.5Ë
	`SëDMAHFTøns„rIT
(
DMA
,
EVENT
); \

151 if(
TXINTERRUPT
 =2Ë
	`SëDMATøns„rEºIT
(
DMA
,
EVENT
); \

152 
	`DMASèπ
(
DMA
,
EVENT
); }

	)

162 
	#TIM1CH1Req
 0xE

	)

163 
	#TIM1CH2Req
 0x30

	)

164 
	#TIM1CH3Req
 0x30

	)

165 
	#TIM1CH4Req
 0x30

	)

166 
	#TIM1TRIGReq
 0x26

	)

167 
	#TIM1UPReq
 0x2E

	)

168 
	#TIM1COMReq
 0x26

	)

169 
	#TIM2CH1Req
 0x2B

	)

170 
	#TIM2CH2Req
 0x33

	)

171 
	#TIM2CH3Req
 0xB

	)

172 
	#TIM2CH4Req
 0x33

	)

173 
	#TIM2UPReq
 0xB

	)

174 
	#TIM3CH1Req
 0x25

	)

175 
	#TIM3CH2Req
 0x2D

	)

176 
	#TIM3CH3Req
 0x3D

	)

177 
	#TIM3CH4Req
 0x15

	)

178 
	#TIM3TRIGReq
 0x25

	)

179 
	#TIM3UPReq
 0x15

	)

180 
	#TIM4CH1Req
 0x2

	)

181 
	#TIM4CH2Req
 0x1A

	)

182 
	#TIM4CH3Req
 0x3A

	)

183 
	#TIM4UPReq
 0x32

	)

184 
	#TIM5CH1Req
 0x16

	)

185 
	#TIM5CH2Req
 0x26

	)

186 
	#TIM5CH3Req
 0x6

	)

187 
	#TIM5CH4Req
 0xE

	)

188 
	#TIM5TRIGReq
 0xE

	)

189 
	#TIM5UPReq
 0x6

	)

190 #i‡
deföed
(
STM32F40_41xxx
)

191 
	#TIM6UPReq
 0xF

	)

192 
	#TIM7UPReq
 0x21

	)

193 
	#TIM8CH1Req
 0x10

	)

194 
	#TIM8CH2Req
 0x10

	)

195 
	#TIM8CH3Req
 0x10

	)

196 
	#TIM8CH4Req
 0x3F

	)

197 
	#TIM8TRIGReq
 0x3F

	)

198 
	#TIM8UPReq
 0xF

	)

199 
	#TIM8COMReq
 0x3F

	)

205 
	#SPI1RXReq
 0x13

	)

206 
	#SPI1TXReq
 0x1B

	)

207 
	#SPI2RXReq
 0x18

	)

208 
	#SPI2TXReq
 0x20

	)

209 
	#SPI3RXReq
 0x10

	)

210 
	#SPI3TXReq
 0x28

	)

215 
	#ADC1Req
 0x0

	)

216 #i‡
deföed
(
STM32F40_41xxx
)

217 
	#ADC2Req
 0x19

	)

218 
	#ADC3Req
 0x2

	)

223 
	#DAC1Req
 0x2F

	)

224 
	#DAC2Req
 0x37

	)

230 
	#SDIOReq
 0x1C

	)

232 #i‡
deföed
(
STM32F40_41xxx
)

236 
	#DCMIReq
 0x39

	)

241 
	#CRYPINReq
 0x2A

	)

242 
	#CRYPOUTReq
 0x32

	)

247 
	#HASHINReq
 0x3A

	)

253 
	#USART1RXReq
 0x14

	)

254 
	#USART1TXReq
 0x3C

	)

255 
	#USART2RXReq
 0x2C

	)

256 
	#USART2TXReq
 0x34

	)

258 #i‡
deföed
(
STM32F40_41xxx
)

259 
	#USART3RXReq
 0xC

	)

260 
	#USART3TXReq
 0x1C

	)

261 
	#UART4RXReq
 0x14

	)

262 
	#UART4TXReq
 0x24

	)

263 
	#UART5RXReq
 0x4

	)

264 
	#UART5TXReq
 0x3C

	)

267 
	#USART6RXReq
 0x15

	)

268 
	#USART6TXReq
 0x3D

	)

273 
	#I2C1RXReq
 0x1

	)

274 
	#I2C1TXReq
 0x39

	)

275 
	#I2C2RXReq
 0x17

	)

276 
	#I2C2TXReq
 0x3F

	)

277 
	#I2C3RXReq
 0x13

	)

278 
	#I2C3TXReq
 0x23

	)

283 
	#I2S2RXReq
 0x1B

	)

284 
	#I2S3RXReq
 0x12

	)

285 
	#I2S3TXReq
 0x22

	)

288 
	#DMAID
(
DMA
Ë{(DMA =
DMA1
Ë? 
DMA1_BASE
 : (DMA =
DMA2
Ë? 
DMA2_BASE
 : 0x00;}

	)

290 
	#DMADEFAULT
 1

	)

291 
	#DMAFIFO
 2

	)

293 
	#DMACHECKSTREAM
(
v¨ious
,
evít
Ë((
uöt32_t
)(–(v¨ious&0x1)*–0x18 * ( (evít&0x38Ë>> 3ËËË+ (((v¨ious&0x2)>>1)*(0x24 * (”vít&0x38Ë>> 3)))))

	)

294 
	#DMACHECKCHANNEL
(
evít
Ë((
uöt32_t
)(”vít&0x7Ë<< 25))

	)

296 
	#DMASèπ
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1))

	)

297 
	#SëDMADúe˘ModeIT
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1 << 1))

	)

298 
	#SëDMATøns„rEºIT
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1 << 2))

	)

299 
	#SëDMAHFTøns„rIT
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1 << 3))

	)

300 
	#SëDMATøns„rIT
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1 << 4))

	)

301 
	#SëDMApf˘æ
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1 << 5))

	)

302 
	#SëDMADú
(
DMA
,
EVENT
,
DIR
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(DIR << 6))

	)

303 
	#SëDMACúc
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1 << 8))

	)

304 
	#SëDMAPöc
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1 << 9))

	)

305 
	#SëDMAMöc
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1 << 10))

	)

306 
	#SëDMAPsize
(
DMA
,
EVENT
,
PSIZE
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(PSIZE << 11))

	)

307 
	#SëDMAMsize
(
DMA
,
EVENT
,
MSIZE
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(MSIZE << 13))

	)

308 
	#SëDMAPöcos
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1 << 15))

	)

309 
	#SëDMAPri‹ôy
(
DMA
,
EVENT
,
PL
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(PL << 16))

	)

310 
	#SëDMADBM
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1 << 18))

	)

311 
	#SëDMACT
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|(1 << 19))

	)

312 
	#SëDMACh™√l
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|
	`DMACHECKCHANNEL
(EVENT))

	)

313 
	#SëDMANDTR
(
DMA
,
EVENT
,
NDTR
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x14 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|((
uöt16_t
)(NDTR)))

	)

314 
	#SëDMAPAR
(
DMA
,
EVENT
,
PAR
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x18 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|((uöt32_t)(PAR)))

	)

315 
	#SëDMAMEMORY0
(
DMA
,
EVENT
,
M0A
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x1C + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|((uöt32_t)(M0A)))

	)

316 
	#SëDMAMEMORY1
(
DMA
,
EVENT
,
M1A
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x20 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë|((uöt32_t)(M1A)))

	)

317 
	#SëDMADúe˘MDIS
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x24 + 
	`DMACHECKSTREAM
(
DMAFIFO
,EVENT))Ë|(1 << 2))

	)

318 
	#SëDMAFIFOTªshﬁd
(
DMA
,
EVENT
,
FTH
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x24 + 
	`DMACHECKSTREAM
(
DMAFIFO
,EVENT))Ë|(FTH))

	)

319 
	#SëDMAFIFOEºIT
(
DMA
,
EVENT
,
FEIE
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x24 + 
	`DMACHECKSTREAM
(
DMAFIFO
,EVENT))Ë|(FEIE << 7))

	)

321 
	#DMASt›
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë&~
DMA_SxCR_EN
)

	)

322 
	#CÀ¨DMADú
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë&~
DMA_SxCR_DIR
)

	)

323 
	#CÀ¨DMAPöc
(
DMA
,
EVENT
Ë(* (
uöt32_t
 *)((
	`DMAID
(DMA)Ë+ (0x10 + 
	`DMACHECKSTREAM
(
DMADEFAULT
,EVENT))Ë&~
DMA_SxCR_PINC
)

	)

	@C:\repos\SmallCar-main\Fil_lib\inc\DMA_FIFOBuffers.h

10 #¥agm®
⁄˚


11 
	~"FûC⁄fig.h
"

13 #if(
FIL_DMA
 == 1)

18 
	#ADC1_NUMB
 2

	)

20 #ifde‡
C‹ãxM4_High


21 
	#ADC2_NUMB
 2

	)

22 
	#ADC3_NUMB
 3

	)

25 
	#USART1RX_NUMB
 8

	)

26 
	#USART1TX_NUMB
 8

	)

27 
	#USART2RX_NUMB
 8

	)

28 
	#USART2TX_NUMB
 8

	)

30 #ifde‡
C‹ãxM4_High


31 
	#USART3RX_NUMB
 8

	)

32 
	#USART3TX_NUMB
 8

	)

33 
	#UART4RX_NUMB
 8

	)

34 
	#UART4TX_NUMB
 8

	)

35 
	#UART5RX_NUMB
 8

	)

36 
	#UART5TX_NUMB
 8

	)

39 
	#USART6RX_NUMB
 8

	)

40 
	#USART6TX_NUMB
 8

	)

46 
uöt16_t
 
ADC1_D©a
[
ADC1_NUMB
];

48 #ifde‡
C‹ãxM4_High


53 
uöt16_t
 
ADC2_D©a
[
ADC2_NUMB
];

59 
uöt16_t
 
ADC3_D©a
[
ADC3_NUMB
];

66 
uöt8_t
 
USART1RX_D©a
[
USART1RX_NUMB
];

67 
uöt8_t
 
USART1TX_D©a
[
USART1TX_NUMB
];

73 
uöt8_t
 
USART2RX_D©a
[
USART2RX_NUMB
];

74 
uöt8_t
 
USART2TX_D©a
[
USART2TX_NUMB
];

76 #ifde‡
C‹ãxM4_High


81 
uöt8_t
 
USART3RX_D©a
[
USART3RX_NUMB
];

82 
uöt8_t
 
USART3TX_D©a
[
USART3TX_NUMB
];

88 
uöt8_t
 
UART4RX_D©a
[
UART4RX_NUMB
];

89 
uöt8_t
 
UART4TX_D©a
[
UART4TX_NUMB
];

95 
uöt8_t
 
UART5RX_D©a
[
UART5RX_NUMB
];

96 
uöt8_t
 
UART5TX_D©a
[
UART5TX_NUMB
];

103 
uöt8_t
 
USART6RX_D©a
[
USART6RX_NUMB
];

104 
uöt8_t
 
USART6TX_D©a
[
USART6TX_NUMB
];

	@C:\repos\SmallCar-main\Fil_lib\inc\EXTI.h

10 
	~"FûC⁄fig.h
"

12 #if(
FIL_EXTI
 == 1)

15 
	#EXTI_RISING_EDGE
 1

	)

16 
	#EXTI_FALLING_EDGE
 2

	)

17 
	#EXTI_BOTH_EDGES
 3

	)

24 
	#AddEXTII¡îru±
(
PIN
, 
EDGE
) {\

25 
SYSCFG
->
EXTICR
 [((
PIN
)&0xF) >> 0x02] |= (PIN>>4) << ((((PIN)&0xF) % 4) << 0x02); \

26 
EXTI
->
IMR
 |(1<<((
PIN
)&0xF)); \

27 
EDGE
) \

29 
EXTI_FALLING_EDGE
: \

31 
EXTI
->
FTSR
 |(1<<((
PIN
)&0xF)); \

32 
EXTI
->
RTSR
 &~(1<<((
PIN
)&0xF)); \

35 
EXTI_RISING_EDGE
: \

37 
EXTI
->
FTSR
 &~(1<<((
PIN
)&0xF)); \

38 
EXTI
->
RTSR
 |(1<<((
PIN
)&0xF)); \

41 
EXTI_BOTH_EDGES
: \

43 
EXTI
->
RTSR
 |(1<<((
PIN
)&0xF)); \

44 
EXTI
->
FTSR
 |(1<<((
PIN
)&0xF)); \

47 } }

	)

	@C:\repos\SmallCar-main\Fil_lib\inc\GPIO.h

10 #¥agm®
⁄˚


11 
	~"FûC⁄fig.h
"

13 
	#PORTA
 0

	)

14 
	#PORTB
 1

	)

15 
	#PORTC
 2

	)

16 
	#PORTD
 3

	)

17 
	#PORTE
 4

	)

22 
	#AF0
 0

	)

23 
	#AF1
 1

	)

24 
	#AF2
 2

	)

25 
	#AF3
 3

	)

26 
	#AF4
 4

	)

27 
	#AF5
 5

	)

28 
	#AF6
 6

	)

29 
	#AF7
 7

	)

30 
	#AF8
 8

	)

31 
	#AF9
 9

	)

32 
	#AF10
 10

	)

33 
	#AF11
 11

	)

34 
	#AF12
 12

	)

35 
	#AF13
 13

	)

36 
	#AF14
 14

	)

37 
	#AF15
 15

	)

42 
	#INPUT
 0

	)

43 
	#GENERAL
 1

	)

44 
	#ALTERNATE
 2

	)

45 
	#ANALOG
 3

	)

50 
	#PUSH_PULL
 0

	)

51 
	#OPEN_DRAIN
 1

	)

56 
	#LOW_S
 0

57 
	#MEDIUM_S
 1

58 
	#FAST_S
 2

59 
	#HIGH_S
 3

60 

	)

64 
	#NO_PULL_UP
 0

	)

65 
	#PULL_UP
 1

	)

66 
	#PULL_DOWN
 2

	)

71 
	#GPIO_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

72 
	#GPIO
 ((*Ë
GPIO_BASE
)

	)

79 
	#GPIOPöID
(
PIN_PORT
, 
PIN
Ë–(PIN_PORT<<4)|PIN )

	)

84 
	#GPIO_off£t
 ((
uöt32_t
)0x00000400)

	)

85 
	#GPIO_ba£
(
pö
Ë(
GPIO_BASE
 +’ö>>4)*
GPIO_off£t
 )

	)

92 
	#GPIOPöMode
(
pö
, 
mode
Ë((
uöt32_t
Ë–modeË<<(’ö&0xF)<<1))

	)

99 
	#GPIOPöTy≥
(
pö
, 
ty≥
Ë((
uöt32_t
Ë–ty≥Ë<<(’ö&0xF)))

	)

106 
	#GPIOPöS≥ed
(
pö
, 
•ìd
Ë((
uöt32_t
Ë–•ìdË<<(’ö&0xF)<<1))

	)

113 
	#GPIOPöPuŒ
(
pö
, 
puŒ
Ë((
uöt32_t
Ë–puŒË<<(’ö&0xF)<<1))

	)

120 
	#GPIOPöAF
(
pö
,
af
Ë((
uöt32_t
Ë◊fË<<(’ö&0x7)<<2))

	)

126 
	#GPIOCÀ¨Mode
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö))Ë&~
	`GPIOPöMode
’ö, 0x3))

	)

132 
	#GPIOCÀ¨Ty≥
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x04)Ë&~
	`GPIOPöTy≥
’ö, 0x1))

	)

138 
	#GPIOCÀ¨S≥ed
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’öË+ 0x08)Ë&~
	`GPIOPöS≥ed
’ö, 0x3))

	)

144 
	#GPIOCÀ¨PuŒ
(
pö
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’öË+ 0x0C)Ë&~
	`GPIOPöPuŒ
’ö, 0x3))

	)

150 
	#GPIOCÀ¨C⁄f
(
pö
) {\

151 
	`GPIOCÀ¨Mode
(
pö
); \

152 
	`GPIOCÀ¨Ty≥
(
pö
); \

153 
	`GPIOCÀ¨S≥ed
(
pö
); \

154 
	`GPIOCÀ¨PuŒ
(
pö
Ë; }

	)

161 
	#GPIOSëMode
(
pö
,
mode
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö))Ë|
	`GPIOPöMode
’ö, mode))

	)

168 
	#GPIOSëTy≥
(
pö
,
ty≥
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x04)Ë|
	`GPIOPöTy≥
’ö,Åy≥))

	)

175 
	#GPIOSëS≥ed
(
pö
,
•ìd
)(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x08)Ë|
	`GPIOPöS≥ed
’ö, s≥ed))

	)

182 
	#GPIOSëPuŒ
(
pö
,
puŒ
Ë(*((
uöt32_t
 *Ë(
	`GPIO_ba£
’ö)+ 0x0C)Ë|
	`GPIOPöPuŒ
’ö,ÖuŒ))

	)

192 
	#GPIOSëC⁄f
(
pö
, 
mode
,
ty≥
,
•ìd
,
puŒ
) {\

193 
	`GPIOSëMode
(
pö
,
mode
); \

194 
	`GPIOSëTy≥
(
pö
,
ty≥
); \

195 
	`GPIOSëS≥ed
(
pö
,
•ìd
); \

196 
	`GPIOSëPuŒ
(
pö
,
puŒ
); }

	)

203 
	#GPIOC⁄fMode
(
pö
, 
mode
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x00)) = \

204 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x00))&(~
	`GPIOPöMode
’ö, 0x3)))|GPIOPöMode’ö, 
mode
));}

	)

211 
	#GPIOC⁄fTy≥
(
pö
, 
ty≥
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x04)) = \

212 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x04))&(~
	`GPIOPöTy≥
’ö, 0x1)))|GPIOPöTy≥’ö, 
ty≥
));}

	)

219 
	#GPIOC⁄fS≥ed
(
pö
,
•ìd
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x08)) = \

220 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x08))&(~
	`GPIOPöS≥ed
’ö, 0x3)))|GPIOPöS≥ed’ö,
•ìd
));}

	)

227 
	#GPIOC⁄fPuŒ
(
pö
, 
puŒ
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x0C)) = \

228 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x0C))&(~
	`GPIOPöPuŒ
’ö, 0x3)))|GPIOPöPuŒ’ö, 
puŒ
));}

	)

238 
	#GPIOC⁄fPö
(
pö
, 
mode
, 
ty≥
, 
•ìd
, 
puŒ
) {\

239 
	`GPIOC⁄fMode
(
pö
, 
mode
) \

240 
	`GPIOC⁄fTy≥
(
pö
, 
ty≥
) \

241 
	`GPIOC⁄fS≥ed
(
pö
, 
•ìd
) \

242 
	`GPIOC⁄fPuŒ
(
pö
, 
puŒ
Ë}

	)

249 
	#GPIOC⁄fAF
(
pö
, 
af
Ë{*((
uöt32_t
 *Ë(
	`GPIO_ba£
(pin)+0x20+((pin&0x08)>>1))) = \

250 ((*((
uöt32_t
 *Ë(
	`GPIO_ba£
(
pö
)+0x20+(’ö&0x08)>>1)))&(~
	`GPIOPöAF
’ö,0xF)))|GPIOPöAF’ö,
af
));}

	)

256 
	#SëPö
(
pö
Ë(*((
uöt32_t
 *)((
	`GPIO_ba£
’ö)Ë+ 0x18))((uöt32_t)1<<((uöt32_tÌö&0x0000000f)))

	)

262 
	#Re£tPö
(
pö
Ë(*((
uöt32_t
 *)(
	`GPIO_ba£
’öË+ 0x18))(uöt32_t)1<<(((uöt32_tÌö&0xf)+0x00000010))

	)

268 
	#ToogÀPö
(
pö
) {\

269 if(
	`PöVÆ
(
pö
)Ë
	`Re£tPö
(pin); \

270 
	`SëPö
(
pö
); }

	)

276 
	#PöVÆ
(
pö
Ë((*((
uöt32_t
 *)(
	`GPIO_ba£
’öË+ 0x10)))&((uöt32_t)1<<’ö&0xf)))

	)

282 
	#PöOut
(
pö
Ë((*((
uöt32_t
 *)(
	`GPIO_ba£
’öË+ 0x14)))&((uöt32_t)1<<’ö&0xf)))

	)

	@C:\repos\SmallCar-main\Fil_lib\inc\I2C.h

10 #i‚de‡
INCLUDED_I2C


11 
	#INCLUDED_I2C


	)

13 #¥agm®
⁄˚


14 
	~"FûC⁄fig.h
"

16 #if(
FIL_I2C
 == 1)

25 
	#I2CSim∂eC⁄figuª
(
I2C
, 
SPEED
) {\

26 
	`SëI2CPîùhDißbÀ
(
I2C
); \

27 
	`C⁄fI2CFªq
(
I2C
,
I2CDeÁu…FREQ
); \

28 
	`C⁄fI2CCCR
(
I2C
, 
SPEED
); \

29 if(
SPEED
 =
I2C_Slow
Ë
	`C⁄fI2CTri£
(
I2C
,
Ri£TimeDeÁu…SM
); \

30 if(
SPEED
 =
I2C_Fa°
Ë
	`C⁄fI2CTri£
(
I2C
,
Ri£TimeDeÁu…FM
); \

31 
	`SëI2CPîùhE«bÀ
(
I2C
); }

	)

41 
	#I2CMa°îC⁄figuª
(
I2C
, 
SPEED
, 
ADDRESS
) {\

42 
	`C⁄fI2CFªq
(
I2C
,
I2CDeÁu…FREQ
); \

43 
	`C⁄fI2CCCR
(
I2C
, 
SPEED
); \

44 
	`SëI2CPîùhDißbÀ
(
I2C
); \

45 if(
SPEED
 =
I2C_Slow
Ë{ 
	`SëI2CMa°îModeSlow
(
I2C
); \

46 
	`C⁄fI2CTri£
(
I2C
,
Ri£TimeDeÁu…SM
);}\

47 if(
SPEED
 =
I2C_Fa°
Ë{
	`C⁄fI2CTri£
(
I2C
,
Ri£TimeDeÁu…FM
); \

48 
	`SëI2CMa°îModeFa°
(
I2C
);} \

49 
	`SëI2CPîùhE«bÀ
(
I2C
); \

50 
	`C⁄fI2CAddªss
(
I2C
, 
ADDRESS
); }

	)

59 
	#I2CSœveC⁄figuª
(
I2C
, 
SPEED
, 
ADDRESS
)

	)

62 
	#I2CDeÁu…FREQ
 ((
uöt16_t
)(0x2A))

63 

	)

64 
	#C⁄fI2CFªq
(
I2C
,
FREQ
Ë{ I2C->
CR2
 = ((
uöt32_t
)(I2C->CR2 & ((uöt32_t)(~
I2C_CR2_FREQ
))Ë| ((uöt32_t)FREQ));}

	)

66 
	#Ri£TimeDeÁu…SM
 ((
uöt16_t
)(0x34))

	)

67 
	#Ri£TimeDeÁu…FM
 ((
uöt16_t
)(0x12))

	)

68 
	#C⁄fI2CTri£
(
I2C
,
vTRISE
Ë{ I2C->
TRISE
 = ((
uöt32_t
)(I2C->TRISE & ((uöt32_t)(~
I2C_TRISE_TRISE
))Ë| ((uöt32_t)vTRISE));}

	)

70 
	#C⁄fI2CAddªss
(
I2C
, 
ADDRESS
Ë{ I2C->
OAR1
 = ((
uöt32_t
)(I2C->OAR1 & ((uöt32_t)(~
I2C_OAR1_ADD1_7
))Ë| ((uöt32_t)(ADDRESS << 1)));}

	)

72 
	#I2C_Slow
 (420)

	)

73 
	#I2C_Fa°
 (105)

	)

74 
	#C⁄fI2CCCR
(
I2C
,
SPEED
Ë{ I2C->
CCR
 = ((
uöt32_t
)(I2C->CCR & ((uöt32_t)(~
I2C_CCR_CCR
))Ë| ((uöt32_t)SPEED));}

	)

77 
	#SëI2CMa°îModeFa°
(
I2C
Ë{ I2C->
CCR
 |
I2C_CCR_FS
;}

	)

78 
	#SëI2CPîùhE«bÀ
(
I2C
Ë{ I2C->
CR1
 |
I2C_CR1_PE
;}

	)

79 
	#I2CSèπ
(
I2C
Ë{ I2C->
CR1
 |
I2C_CR1_START
;}

	)

80 
	#I2CSt›
(
I2C
Ë{ I2C->
CR1
 |
I2C_CR1_STOP
;}

	)

81 
	#SëI2CAsk
(
I2C
Ë{ I2C->
CR1
 |
I2C_CR1_ACK
;}

	)

82 
	#I2CSídD©a
(
I2C
,
DATA
,
DIR
Ë(DIR =1Ë? (I2C->
DR
 = ((DATA << 1Ë& ~
I2C_OAR1_ADD0
)Ë: (I2C->DR = ((DATA << 1Ë| I2C_OAR1_ADD0))

	)

83 
	#I2CSídComm™d
(
I2C
,
DATA
Ë(I2C->
DR
 = DATA)

	)

84 
	#I2C_Re˚ive
(
I2C
,
Buf
Ë(Bu‡I2C->
DR
)

	)

86 
	#SëI2CMa°îModeSlow
(
I2C
Ë(I2C->
CCR
 &(~
I2C_CCR_FS
))

	)

87 
	#SëI2CPîùhDißbÀ
(
I2C
Ë(I2C->
CR1
 &(~
I2C_CR1_PE
))

	)

88 
	#Re£tI2CAsk
(
I2C
Ë(I2C->
CR1
 &~
I2C_CR1_ACK
)

	)

89 
	#Re£tI2CSR1
(
I2C
Ë(()(I2C->
SR1
))

	)

90 
	#Re£tI2CSR2
(
I2C
Ë(()(I2C->
SR2
))

	)

91 
	#Re£tI2CD©a
(
I2C
Ë(I2C->
DR
 = 0)

	)

92 
	#Re£tI2CCR1
(
I2C
Ë(I2C->
CR1
 = 0)

	)

94 
	#I2CPîùhE«bÀEvít
(
I2C
Ë((I2C->
CR1
 & 
I2C_CR1_PE
Ë=1)

	)

95 
	#I2CBusyEvít
(
I2C
Ë(((I2C->
SR2
 & 
I2C_SR2_BUSY
Ë>> 1Ë=1)

	)

96 
	#I2CSèπBôEvít
(
I2C
Ë((I2C->
SR1
 & 
I2C_SR1_SB
Ë=1)

	)

97 
	#I2CAddªssSítEvít
(
I2C
Ë(((I2C->
SR1
 & 
I2C_SR1_ADDR
Ë>> 1Ë=1)

	)

98 
	#I2CMa°îModeEvít
(
I2C
Ë((I2C->
SR2
 & 
I2C_SR2_MSL
Ë=1)

	)

99 
	#I2CD©aEm±yEvít
(
I2C
Ë(((I2C->
SR1
 & 
I2C_SR1_TXE
Ë>> 7Ë=1)

	)

100 
	#I2CD©aNŸEm±yEvít
(
I2C
Ë(((I2C->
SR1
 & 
I2C_SR1_RXNE
Ë>> 6Ë=1)

	)

101 
	#I2CByãTøn„ªdEvít
(
I2C
Ë(((I2C->
SR1
 & 
I2C_SR1_BTF
Ë>> 2Ë=1)

	)

102 
	#I2CBusBusyEvít
(
I2C
Ë(((I2C->
SR2
 & 
I2C_SR2_BUSY
Ë>> 1Ë=1)

	)

105 #i‚de‡
__c⁄figI2C_TIMEOUT


106 
	#__c⁄figI2C_TIMEOUT
 10000

	)

114 
I2C_CÀ¨AŒSèts
(
I2C_Ty≥Def
* 
I2Cx
);

116 
uöt8_t
 
I2C_Mem‹yWrôeSögÀ
(
I2C_Ty≥Def
* 
I2Cx
, uöt8_à
addªss
, uöt8_à
Regi°î
, uöt8_à
VÆue
);

117 
uöt8_t
 
I2C_Mem‹yWrôeMuÃùÀ
(
I2C_Ty≥Def
* 
I2Cx
, uöt8_à
addªss
, uöt8_à
Regi°î
, uöt8_t* 
Buf„r
, uöt8_à
Lígth
);

118 
uöt8_t
 
I2C_Mem‹yRódSögÀ
(
I2C_Ty≥Def
* 
I2Cx
, uöt8_à
addªss
, uöt8_à
Regi°î
);

119 
uöt8_t
 
I2C_Mem‹yRódMu…ùÀ
(
I2C_Ty≥Def
* 
I2Cx
, uöt8_à
addªss
, uöt8_à
Regi°î
, uöt8_t* 
Buf„r
, 
uöt16_t
 
Lígth
);

128 
boﬁ
 
I2C_SögÀSíd
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Byã
, boﬁ 
IsWrôe
);

135 
uöt16_t
 
I2C_Mu…ùÀSíd
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 *
bufByãs
, uöt8_à
Lígth
);

141 
uöt8_t
 
I2C_SögÀRód
(
I2C_Ty≥Def
* 
I2Cx
);

149 
uöt16_t
 
I2C_Mu…ùÀRód
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 *
Buf„r
, uöt8_à
Lígth
);

151 
I2C_Re°‹eC⁄√˘i⁄
(
I2C_Ty≥Def
* 
I2Cx
);

152 #if(
CALC_I2C_SCANNING
 == 1)

153 #if(
__c⁄figI2C_FödLi°Size
 > 0 )

156 
uöt16_t
 
	mDevi˚s
[
__c⁄figI2C_FödLi°Size
];

157 }
	gI2CSètus
;

161 
uöt8_t
 
I2CFödDevi˚s
(
I2C_Ty≥Def
* 
I2Cx
);

	@C:\repos\SmallCar-main\Fil_lib\inc\RCC.h

10 #¥agm®
⁄˚


11 
	~"FûC⁄fig.h
"

12 #i‡(
FIL_RCC
 == 1)

16 
	#SëDMA1
 (
RCC
->
AHB1ENR
 |((
uöt32_t
)(1 << 21)))

	)

17 
	#SëDMA2
 (
RCC
->
AHB1ENR
 |((
uöt32_t
)(1 << 22)))

	)

21 
	#SëGPIOA
 (
RCC
->
AHB1ENR
 |((
uöt32_t
)(1)))

	)

22 
	#SëGPIOB
 (
RCC
->
AHB1ENR
 |((
uöt32_t
)(1 << 1)))

	)

23 
	#SëGPIOC
 (
RCC
->
AHB1ENR
 |((
uöt32_t
)(1 << 2)))

	)

24 
	#SëGPIOD
 (
RCC
->
AHB1ENR
 |((
uöt32_t
)(1 << 3)))

	)

25 
	#SëGPIOE
 (
RCC
->
AHB1ENR
 |((
uöt32_t
)(1 << 4)))

	)

26 
	#SëGPIOH
 (
RCC
->
AHB1ENR
 |((
uöt32_t
)(1 << 7)))

	)

28 
	#Re£tGPIOB
 (
RCC
->
AHB1RSTR
 |(1 << 1))

	)

29 #i‡
deföed
(
STM32F40_41xxx
)

30 
	#SëGPIOF
 (
RCC
->
AHB1ENR
 |((
uöt32_t
)(1 << 5)))

	)

31 
	#SëGPIOG
 (
RCC
->
AHB1ENR
 |((
uöt32_t
)(1 << 6)))

	)

32 
	#SëGPIOI
 (
RCC
->
AHB1ENR
 |((
uöt32_t
)(1 << 8)))

	)

37 
	#SëTIM1
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1)))

	)

38 
	#SëTIM2
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1)))

	)

39 
	#SëTIM3
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 1)))

	)

40 
	#SëTIM4
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 2)))

	)

41 
	#SëTIM5
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 3)))

	)

42 
	#SëTIM9
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 16)))

	)

43 
	#SëTIM10
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 17)))

	)

44 
	#SëTIM11
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 18)))

	)

46 #i‡
deföed
(
STM32F40_41xxx
)

47 
	#SëTIM6
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 4)))

	)

48 
	#SëTIM7
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 5)))

	)

49 
	#SëTIM8
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 4)))

	)

50 
	#SëTIM12
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 6)))

	)

51 
	#SëTIM13
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 7)))

	)

52 
	#SëTIM14
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 8)))

	)

57 
	#SëUSART1
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 4)))

	)

58 
	#SëUSART6
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 5)))

	)

59 
	#SëUSART2
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 17)))

	)

61 #i‡
deföed
(
STM32F40_41xxx
)

62 
	#SëUSART3
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 18)))

	)

63 
	#SëUSART4
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 19)))

	)

64 
	#SëUSART5
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 20)))

	)

69 
	#SëI2C1
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 21)))

	)

70 
	#SëI2C2
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 22)))

	)

71 
	#SëI2C3
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 23)))

	)

73 
	#Re£tI2C1
 (
RCC
->
APB1RSTR
 |((
uöt32_t
)(1 << 21)))

	)

74 
	#Re£tI2C2
 (
RCC
->
APB1RSTR
 |((
uöt32_t
)(1 << 22)))

	)

75 
	#Re£tI2C3
 (
RCC
->
APB1RSTR
 |((
uöt32_t
)(1 << 23)))

	)

79 
	#SëADC1
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 8)))

	)

80 #i‡
deföed
(
STM32F40_41xxx
)

81 
	#SëADC2
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 9)))

	)

82 
	#SëADC3
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 10)))

	)

85 #i‡
deföed
(
STM32F40_41xxx
)

89 
	#SëDAC
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 29)))

	)

93 
	#SëCAN1
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 25)))

	)

94 
	#SëCAN2
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 26)))

	)

99 
	#SëPWR
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 28)))

	)

103 
	#SëSPI2
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 14)))

	)

104 
	#SëSPI3
 (
RCC
->
APB1ENR
 |((
uöt32_t
)(1 << 15)))

	)

105 
	#SëSPI1
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 12)))

	)

109 
	#SëSDIO
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 11)))

	)

113 
	#SëSYSCFG
 (
RCC
->
APB2ENR
 |((
uöt32_t
)(1 << 14)))

	)

118 
	#LSE
 (
RCC_CFGR_MCO1_0
 | 
RCC_CFGR_RTCPRE_3
)

	)

120 #ifde‡
__c⁄figMAP_MK1


121 
	#FIL_MKSOURSE1
 
__c⁄figMAP_MK1


	)

123 
	#FIL_MKSOURSE1
 
LSE


	)

126 
	#RCC_MKOuçut1
 (
RCC
->
CFGR
 |
FIL_MKSOURSE1
)

	)

127 
	#RCC_RTCClockON
 (
RCC
->
BDCR
 |(
RCC_BDCR_RTCEN
 | 
RCC_BDCR_RTCSEL_0
))

	)

128 
	#LSE_ON
 (
RCC
->
BDCR
 |
RCC_BDCR_LSEON
)

	)

130 
	#PWRU∆ockWrôePrŸe˘i⁄
 (
PWR
->
CR
 |
PWR_CR_DBP
)

	)

131 
	#PWRLockWrôePrŸe˘i⁄
 (
PWR
->
CR
 &~
PWR_CR_DBP
)

	)

133 #i‡(
FIL_CALC_RCC
 == 1)

139 
	#GëSWS
 ((
uöt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_SWS
Ë>> 2))

	)

140 
	#GëPLLSRC
 ((
uöt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
Ë>> 22))

	)

141 
	#GëPLLM
 ((
uöt32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
))

	)

142 
	#GëPLLN
 ((
uöt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
Ë>> 6))

	)

143 
	#GëPLLP
 ((
uöt32_t
)((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
Ë>> 16))

	)

144 
	#GëHPRE
 ((
uöt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
Ë>> 4))

	)

145 
	#GëPPRE1
 ((
uöt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
Ë>> 10))

	)

146 
	#GëPPRE2
 ((
uöt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
Ë>> 13))

	)

148 
__©åibuã__
((
unu£d
)Ë
uöt8_t
 
	gPªsˇÀrTabÀ
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

160 
uöt32_t
 
	mPLLVCO
;

161 
uöt32_t
 
	mCuºítSYSTICK
;

162 
uöt32_t
 
	mCuºítAHB
;

163 
uöt32_t
 
	mCuºítAPB1
;

164 
uöt32_t
 
	mCuºítAPB2
;

165 }
	gClocks
;

167 
CÆcRCCClocks
();

	@C:\repos\SmallCar-main\Fil_lib\inc\RTC.h

10 #¥agm®
⁄˚


11 
	~"FûC⁄fig.h
"

13 #i‡(
FIL_RTC
 == 1)

18 
	#FIL_YEARS
 
__c⁄figRTC_YEAR


	)

19 
	#FIL_MONTHS
 
__c⁄figRTC_MONTHS


	)

20 
	#FIL_WEEK
 (
__c⁄figRTC_DATE
/7)

	)

21 
	#FIL_DATE
 
__c⁄figRTC_DATE


	)

22 
	#FIL_HOURS
 
__c⁄figRTC_HOURS


	)

23 
	#FIL_MINUTES
 
__c⁄figRTC_MINUTES


	)

24 
	#FIL_SECONDS
 
__c⁄figRTC_SECONDS


	)

30 
	#RTC_CÆibøti⁄
 {\

31 
PWRU∆ockWrôePrŸe˘i⁄
; \

32 
RCC_RTCClockON
; \

33 
RCC_MKOuçut1
; \

34 
LSE_ON
; \

35 
RTCU∆ockPrŸe˘i⁄
; \

36 
RTCInôModeON
; \

37 !
RTCInôFœgEvít
) {} \

38 
RTCPassShadow
; \

39 
	`RTC_SëTime
(
FIL_HOURS
,
FIL_MINUTES
, \

40 
FIL_SECONDS
); \

41 
	`RTC_SëD©e
(
FIL_YEARS
,
FIL_MONTHS
, \

42 
FIL_WEEK
,
FIL_DATE
); \

43 
RTCLockShadow
; \

44 
RTCInôModeOFF
; \

45 
RTCLockPrŸe˘i⁄
; \

46 
PWRLockWrôePrŸe˘i⁄
; }

	)

48 #i‡(
__c⁄figUSE_ALARM_A
 == 1)

53 #i‚de‡
__c⁄figRTC_ALARM_A_DATE


54 #îr‹ 
Deföe
 
__c⁄figRTC_ALARM_A_DATE
 
∑ømëî


56 #i‚de‡
__c⁄figRTC_ALARM_A_HOURS


57 #îr‹ 
Deföe
 
__c⁄figRTC_ALARM_A_HOURS
 
∑ømëî


59 #i‚de‡
__c⁄figRTC_ALARM_A_MINUTES


60 #îr‹ 
Deföe
 
__c⁄figRTC_ALARM_A_MINUTES
 
∑ømëî


62 #i‚de‡
__c⁄figRTC_ALARM_A_SECONDS


63 #îr‹ 
Deföe
 
__c⁄figRTC_ALARM_A_SECONDS
 
∑ømëî


66 
	#RTC_Aœrm_A_Inô
 {\

67 
PWRU∆ockWrôePrŸe˘i⁄
; \

68 
RTCU∆ockPrŸe˘i⁄
; \

69 
St›AœrmA
; \

70 
SëRTCAœrmAI¡îru±
; \

71 
RTC
->
ALRMAR
 = 0; \

72 if(
__c⁄figRTC_ALARM_A_DATE
 < 0Ë
SëRTCAœrmAD©eD⁄tC¨e
; \

73 
	`SëRTCAœrmAD©eMask
(
__c⁄figRTC_ALARM_A_DATE
); \

74 if(
__c⁄figRTC_ALARM_A_HOURS
 < 0Ë
SëRTCAœrmAHourD⁄tC¨e
; \

75 
	`SëRTCAœrmAHourMask
(
__c⁄figRTC_ALARM_A_HOURS
); \

76 if(
__c⁄figRTC_ALARM_A_MINUTES
 < 0Ë
SëRTCAœrmAMöuãD⁄tC¨e
; \

77 
	`SëRTCAœrmAMöuãMask
(
__c⁄figRTC_ALARM_A_MINUTES
); \

78 if(
__c⁄figRTC_ALARM_A_SECONDS
 > 0Ë
	`SëRTCAœrmASec⁄dMask
(__configRTC_ALARM_A_SECONDS); \

79 
SëRTCAœrmASec⁄dD⁄tC¨e
; \

80 
SèπAœrmA
; \

81 
RTCLockPrŸe˘i⁄
; \

82 
PWRLockWrôePrŸe˘i⁄
; \

83 if(((
EXTI
->
IMR
 & 
EXTI_IMR_MR17
) >> 17) == 0) { \

84 
EXTI
->
IMR
 |= (1 << 17); \

85 
EXTI
->
FTSR
 |= (1 << 17); } \

86 
	`NVIC_E«bÀIRQ
(
RTC_Aœrm_IRQn
); }

	)

88 
	#RTCAœrm_A_Ch™geTime
(
DATE
,
HOUR
,
MINUTE
,
SECOND
) {\

89 
PWRU∆ockWrôePrŸe˘i⁄
; \

90 
RTCU∆ockPrŸe˘i⁄
; \

91 
St›AœrmA
; \

92 
RTC
->
ALRMAR
 = 0; \

93 if(
DATE
 <= 0 || DATE > 31) \

94 
SëRTCAœrmAD©eD⁄tC¨e
; \

95 
	`SëRTCAœrmAD©eMask
(
DATE
); \

96 if(
HOUR
 < 0 || HOUR > 23) \

97 
SëRTCAœrmAHourD⁄tC¨e
; \

98 
	`SëRTCAœrmAHourMask
(
HOUR
); \

99 if(
MINUTE
 < 0Ë
SëRTCAœrmAMöuãD⁄tC¨e
; \

100 
	`SëRTCAœrmAMöuãMask
(
MINUTE
); \

101 if(
SECOND
 > 0Ë
	`SëRTCAœrmASec⁄dMask
(SECOND); \

102 
SëRTCAœrmASec⁄dD⁄tC¨e
; \

103 
SèπAœrmA
; \

104 
RTCLockPrŸe˘i⁄
; \

105 
PWRLockWrôePrŸe˘i⁄
; }

	)

108 #if(
__c⁄figUSE_ALARM_B
 == 1)

113 #i‚de‡
__c⁄figRTC_ALARM_B_DATE


114 #îr‹ 
Deföe
 
__c⁄figRTC_ALARM_B_DATE
 
∑ømëî


116 #i‚de‡
__c⁄figRTC_ALARM_B_HOURS


117 #îr‹ 
Deföe
 
__c⁄figRTC_ALARM_B_HOURS
 
∑ømëî


119 #i‚de‡
__c⁄figRTC_ALARM_B_MINUTES


120 #îr‹ 
Deföe
 
__c⁄figRTC_ALARM_B_MINUTES
 
∑ømëî


122 #i‚de‡
__c⁄figRTC_ALARM_B_SECONDS


123 #îr‹ 
Deföe
 
__c⁄figRTC_ALARM_B_SECONDS
 
∑ømëî


126 
	#RTC_Aœrm_B_Inô
 {\

127 
PWRU∆ockWrôePrŸe˘i⁄
; \

128 
RTCU∆ockPrŸe˘i⁄
; \

129 
St›AœrmB
; \

130 
SëRTCAœrmBI¡îru±
; \

131 
RTC
->
ALRMBR
 = 0; \

132 if(
__c⁄figRTC_ALARM_B_DATE
 <= 0 || __configRTC_ALARM_B_DATE > 31) \

133 
SëRTCAœrmBD©eD⁄tC¨e
; \

134 
	`SëRTCAœrmBD©eMask
(
__c⁄figRTC_ALARM_B_DATE
); \

135 if(
__c⁄figRTC_ALARM_B_HOURS
 < 0 || __configRTC_ALARM_B_HOURS > 23) \

136 
SëRTCAœrmBHourD⁄tC¨e
; \

137 
	`SëRTCAœrmBHourMask
(
__c⁄figRTC_ALARM_B_HOURS
); \

138 if(
__c⁄figRTC_ALARM_B_MINUTES
 < 0Ë
SëRTCAœrmBMöuãD⁄tC¨e
; \

139 
	`SëRTCAœrmBMöuãMask
(
__c⁄figRTC_ALARM_B_MINUTES
); \

140 if(
__c⁄figRTC_ALARM_B_SECONDS
 > 0Ë
	`SëRTCAœrmBSec⁄dMask
(__configRTC_ALARM_B_SECONDS); \

141 
SëRTCAœrmBSec⁄dD⁄tC¨e
; \

142 
SèπAœrmB
; \

143 
RTCLockPrŸe˘i⁄
; \

144 
PWRLockWrôePrŸe˘i⁄
; \

145 if(((
EXTI
->
IMR
 & 
EXTI_IMR_MR17
) >> 17) == 0) { \

146 
EXTI
->
IMR
 |= (1 << 17); \

147 
EXTI
->
FTSR
 |= (1 << 17); } \

148 
	`NVIC_E«bÀIRQ
(
RTC_Aœrm_IRQn
); }

	)

150 
	#RTCAœrm_B_Ch™geTime
(
DATE
,
HOUR
,
MINUTE
,
SECOND
) {\

151 
PWRU∆ockWrôePrŸe˘i⁄
; \

152 
RTCU∆ockPrŸe˘i⁄
; \

153 
St›AœrmB
; \

154 
RTC
->
ALRMBR
 = 0; \

155 if(
DATE
 <= 0 || DATE > 31) \

156 
SëRTCAœrmBD©eD⁄tC¨e
; \

157 
	`SëRTCAœrmBD©eMask
(
DATE
); \

158 if(
HOUR
 < 0 || HOUR > 23) \

159 
SëRTCAœrmBHourD⁄tC¨e
; \

160 
	`SëRTCAœrmBHourMask
(
HOUR
); \

161 if(
MINUTE
 < 0Ë
SëRTCAœrmBMöuãD⁄tC¨e
; \

162 
	`SëRTCAœrmBMöuãMask
(
MINUTE
); \

163 if(
SECOND
 > 0Ë
	`SëRTCAœrmBSec⁄dMask
(SECOND); \

164 
SëRTCAœrmBSec⁄dD⁄tC¨e
; \

165 
SèπAœrmB
; \

166 
RTCLockPrŸe˘i⁄
; \

167 
PWRLockWrôePrŸe˘i⁄
; }

	)

172 
	#RTC_SëTime
(
HOURS
,
MINUTES
,
SECONDS
) {\

173 
RTC
->
TR
 = 0; \

174 
RTC
->
TR
 |((
HOURS
/10) << 20); \

175 
RTC
->
TR
 |((
HOURS
%10) << 16); \

176 
RTC
->
TR
 |((
MINUTES
/10) << 12); \

177 
RTC
->
TR
 |((
MINUTES
%10) << 8); \

178 
RTC
->
TR
 |((
SECONDS
/10) << 4); \

179 
RTC
->
TR
 |(
SECONDS
%10); }

	)

181 
	#RTC_SëD©e
(
YEARS
,
MONTHS
,
WEEK
,
DAYS
) {\

182 
RTC
->
DR
 = 0; \

183 
RTC
->
DR
 |((
YEARS
/10) << 20); \

184 
RTC
->
DR
 |((
YEARS
%10) << 16); \

185 
RTC
->
DR
 |((
MONTHS
/10) << 12); \

186 
RTC
->
DR
 |((
MONTHS
%10) << 8); \

187 
RTC
->
DR
 |(
WEEK
 << 13); \

188 
RTC
->
DR
 |(
DAYS
/10 << 4); \

189 
RTC
->
DR
 |(
DAYS
%10); }

	)

192 
	#SèπAœrmA
 (
RTC
->
CR
 |
RTC_CR_ALRAE
)

	)

193 
	#SèπAœrmB
 (
RTC
->
CR
 |
RTC_CR_ALRBE
)

	)

194 
	#SëRTCAœrmAI¡îru±
 (
RTC
->
CR
 |
RTC_CR_ALRAIE
)

	)

195 
	#SëRTCAœrmBI¡îru±
 (
RTC
->
CR
 |
RTC_CR_ALRBIE
)

	)

196 
	#RTCPassShadow
 (
RTC
->
CR
 |
RTC_CR_BYPSHAD
)

	)

197 
	#RTCInôModeON
 (
RTC
->
ISR
 |
RTC_ISR_INIT
)

	)

198 
	#RTCU∆ockPrŸe˘i⁄
 {\

199 
RTC
->
WPR
 = 0xCA; \

200 
RTC
->
WPR
 = 0x53; }

	)

201 
	#RTCAœrmAInôModeON
 (
RTC
->
ISR
 |
RTC_ISR_
)

	)

202 
	#SëRTCAœrmAD©eD⁄tC¨e
 (
RTC
->
ALRMAR
 |
RTC_ALRMAR_MSK4
)

	)

203 
	#SëRTCAœrmAHourD⁄tC¨e
 (
RTC
->
ALRMAR
 |
RTC_ALRMAR_MSK3
)

	)

204 
	#SëRTCAœrmAMöuãD⁄tC¨e
 (
RTC
->
ALRMAR
 |
RTC_ALRMAR_MSK2
)

	)

205 
	#SëRTCAœrmASec⁄dD⁄tC¨e
 (
RTC
->
ALRMAR
 |
RTC_ALRMAR_MSK1
)

	)

206 
	#SëRTCAœrmAD©eMask
(
DATE
Ë(
RTC
->
ALRMAR
 |((DATE/10*16 + DATE%10Ë<< 24))

	)

207 
	#SëRTCAœrmAHourMask
(
HOUR
Ë(
RTC
->
ALRMAR
 |((HOUR/10*16 + HOUR%10Ë<< 16))

	)

208 
	#SëRTCAœrmAMöuãMask
(
MINUTE
Ë(
RTC
->
ALRMAR
 |(((MINUTE/10*16Ë+ MINUTE%10Ë<< 8))

	)

209 
	#SëRTCAœrmASec⁄dMask
(
SECOND
Ë(
RTC
->
ALRMAR
 |(SECOND/10*16 + SECOND%10))

	)

210 
	#SëRTCAœrmBD©eMask
 (
RTC
->
ALRMBR
 |
RTC_ALRMBR_MSK4
)

	)

212 
	#St›AœrmA
 (
RTC
->
CR
 &~
RTC_CR_ALRAE
)

	)

213 
	#St›AœrmB
 (
RTC
->
CR
 &~
RTC_CR_ALRBE
)

	)

214 
	#RTCLockShadow
 (
RTC
->
CR
 &~
RTC_CR_BYPSHAD
)

	)

215 
	#RTCLockPrŸe˘i⁄
 (
RTC
->
WPR
 = 0xFF)

	)

216 
	#RTCInôModeOFF
 (
RTC
->
ISR
 &~
RTC_ISR_INIT
)

	)

217 
	#Re£tRTCAœrmAD©eMask
 (
RTC
->
ALRMAR
 &~
RTC_ALRMAR_MSK4
)

	)

218 
	#Re£tRTCAœrmBD©eMask
 (
RTC
->
ALRMBR
 &~
RTC_ALRMBR_MSK4
)

	)

219 
	#CÀ¨RTCAœrms
 {\

220 (
RTC
->
ISR
 &(~
RTC_ISR_ALRAF
 | ~
RTC_ISR_ALRBF
)); \

221 
EXTI
->
PR
 = (1 << 17); }

	)

223 
	#AœrmAEvít
 (((
RTC
->
ISR
 & 
RTC_ISR_ALRAF
Ë>> 8Ë=1)

	)

224 
	#AœrmBEvít
 (((
RTC
->
ISR
 & 
RTC_ISR_ALRBF
Ë>> 9Ë=1)

	)

225 
	#RTCInôFœgEvít
 (((
RTC
->
ISR
 & 
RTC_ISR_INITF
Ë>> 6Ë=1)

	)

227 
	mD©e
[10];

228 
	mTime
[8];

229 
uöt32_t
 
	mTime°amp
;

230 
	mAœrm_A
[20];

231 
	mAœrm_B
[20];

232 
uöt32_t
 
	mDR
,
	mTR
,
	mSSR
;

233 }
	gRTCSètus
;

235 
	#RTC_GëSètus
 {\

236 
RTC_GëTime
; \

237 
RTCSètus
.
Time
[0] = (()(((RTCSètus.
TR
 >> 20) & 0x3) + 0x30)); \

238 
RTCSètus
.
Time
[1] = (()(((RTCSètus.
TR
 >> 16) & 0xF) + 0x30)); \

239 
RTCSètus
.
Time
[2] = ':'; \

240 
RTCSètus
.
Time
[3] = (()(((RTCSètus.
TR
 >> 12) & 0x7) + 0x30)); \

241 
RTCSètus
.
Time
[4] = (()(((RTCSètus.
TR
 >> 8) & 0xF) + 0x30)); \

242 
RTCSètus
.
Time
[5] = ':'; \

243 
RTCSètus
.
Time
[6] = (()(((RTCSètus.
TR
 >> 4) & 0x7) + 0x30)); \

244 
RTCSètus
.
Time
[7] = (()(((RTCSètus.
TR
) & 0xF) + 0x30)); \

245 
RTCSètus
.
D©e
[0] = (()(((RTCSètus.
DR
 >> 4) & 0x3) + 0x30)); \

246 
RTCSètus
.
D©e
[1] = (()(((RTCSètus.
DR
) & 0xF) + 0x30)); \

247 
RTCSètus
.
D©e
[2] = '.'; \

248 
RTCSètus
.
D©e
[3] = (()(((RTCSètus.
DR
 >> 12) & 0x1) + 0x30)); \

249 
RTCSètus
.
D©e
[4] = (()(((RTCSètus.
DR
 >> 8) & 0xF) + 0x30)); \

250 
RTCSètus
.
D©e
[5] = '.'; \

251 
RTCSètus
.
D©e
[6] = '2'; \

252 
RTCSètus
.
D©e
[7] = '0'; \

253 
RTCSètus
.
D©e
[8] = (()(((RTCSètus.
DR
 >> 20) & 0xF) + 0x30)); \

254 
RTCSètus
.
D©e
[9] = (()(((RTCSètus.
DR
 >> 16) & 0xF) + 0x30)); \

255 
RTCSètus
.
Aœrm_A
[0] = (()(((
RTC
->
ALRMAR
 >> 20) & 0x3) + 0x30)); \

256 
RTCSètus
.
Aœrm_A
[1] = (()(((
RTC
->
ALRMAR
 >> 16) & 0xF) + 0x30)); \

257 
RTCSètus
.
Aœrm_A
[2] = ':'; \

258 
RTCSètus
.
Aœrm_A
[3] = (()(((
RTC
->
ALRMAR
 >> 12) & 0x7) + 0x30)); \

259 
RTCSètus
.
Aœrm_A
[4] = (()(((
RTC
->
ALRMAR
 >> 8) & 0xF) + 0x30)); \

260 
RTCSètus
.
Aœrm_A
[5] = ':'; \

261 
RTCSètus
.
Aœrm_A
[6] = (()(((
RTC
->
ALRMAR
 >> 4) & 0x7) + 0x30)); \

262 
RTCSètus
.
Aœrm_A
[7] = (()(((
RTC
->
ALRMAR
) & 0xF) + 0x30)); \

263 
RTCSètus
.
Aœrm_A
[8] = '/'; \

264 
RTCSètus
.
Aœrm_A
[9] = '/'; \

265 
RTCSètus
.
Aœrm_A
[10] = (()(((
RTC
->
ALRMAR
 >> 28) & 0x3) + 0x30)); \

266 
RTCSètus
.
Aœrm_A
[11] = (()(((
RTC
->
ALRMAR
 >> 24) & 0xF) + 0x30)); \

267 
RTCSètus
.
Aœrm_A
[12] = '.'; \

268 
RTCSètus
.
Aœrm_A
[13] = (()(((RTCSètus.
DR
 >> 12) & 0x1) + 0x30)); \

269 
RTCSètus
.
Aœrm_A
[14] = (()(((RTCSètus.
DR
 >> 8) & 0xF) + 0x30)); \

270 
RTCSètus
.
Aœrm_A
[15] = '.'; \

271 
RTCSètus
.
Aœrm_A
[16] = '2'; \

272 
RTCSètus
.
Aœrm_A
[17] = '0'; \

273 
RTCSètus
.
Aœrm_A
[18] = (()(((RTCSètus.
DR
 >> 20) & 0xF) + 0x30)); \

274 
RTCSètus
.
Aœrm_A
[19] = (()(((RTCSètus.
DR
 >> 16) & 0xF) + 0x30)); \

275 
RTCSètus
.
Aœrm_B
[0] = (()(((
RTC
->
ALRMBR
 >> 20) & 0x3) + 0x30)); \

276 
RTCSètus
.
Aœrm_B
[1] = (()(((
RTC
->
ALRMBR
 >> 16) & 0xF) + 0x30)); \

277 
RTCSètus
.
Aœrm_B
[2] = ':'; \

278 
RTCSètus
.
Aœrm_B
[3] = (()(((
RTC
->
ALRMBR
 >> 12) & 0x7) + 0x30)); \

279 
RTCSètus
.
Aœrm_B
[4] = (()(((
RTC
->
ALRMBR
 >> 8) & 0xF) + 0x30)); \

280 
RTCSètus
.
Aœrm_B
[5] = ':'; \

281 
RTCSètus
.
Aœrm_B
[6] = (()(((
RTC
->
ALRMBR
 >> 4) & 0x7) + 0x30)); \

282 
RTCSètus
.
Aœrm_B
[7] = (()(((
RTC
->
ALRMBR
) & 0xF) + 0x30)); \

283 
RTCSètus
.
Aœrm_B
[8] = '/'; \

284 
RTCSètus
.
Aœrm_B
[9] = '/'; \

285 
RTCSètus
.
Aœrm_B
[10] = (()(((
RTC
->
ALRMBR
 >> 28) & 0x3) + 0x30)); \

286 
RTCSètus
.
Aœrm_B
[11] = (()(((
RTC
->
ALRMBR
 >> 24) & 0xF) + 0x30)); \

287 
RTCSètus
.
Aœrm_B
[12] = '.'; \

288 
RTCSètus
.
Aœrm_B
[13] = (()(((RTCSètus.
DR
 >> 12) & 0x1) + 0x30)); \

289 
RTCSètus
.
Aœrm_B
[14] = (()(((RTCSètus.
DR
 >> 8) & 0xF) + 0x30)); \

290 
RTCSètus
.
Aœrm_B
[15] = '.'; \

291 
RTCSètus
.
Aœrm_B
[16] = '2'; \

292 
RTCSètus
.
Aœrm_B
[17] = '0'; \

293 
RTCSètus
.
Aœrm_B
[18] = (()(((RTCSètus.
DR
 >> 20) & 0xF) + 0x30)); \

294 
RTCSètus
.
Aœrm_B
[19] = (()(((RTCSètus.
DR
 >> 16Ë& 0xFË+ 0x30)); }

	)

296 
	#RTC_GëTime
 {\

297 
RTCSètus
.
SSR
 = 
RTC
->SSR; \

298 
RTCSètus
.
TR
 = 
RTC
->TR; \

299 
RTCSètus
.
DR
 = 
RTC
->DR; }

	)

	@C:\repos\SmallCar-main\Fil_lib\inc\TIM.h

10 #¥agm®
⁄˚


11 
	~"FûC⁄fig.h
"

12 #i‡(
FIL_TIM
 == 1)

20 
	#TimPWMC⁄figuª
(
TIM
,
PSC
,
ARR
,
ch1
,
ch2
,
ch3
,
ch4
) {\

21 
	`C⁄fCh™√lsTim
(
TIM
,6,6,
ch1
,
ch2
,
ch3
,
ch4
); \

22 
	`C⁄fTimPSC
(
TIM
,
PSC
); \

23 
	`C⁄fTimARR
(
TIM
,
ARR
); \

24 
	`TimSèπ
(
TIM
); \

25 
	`SëTimMaöOuçut
(
TIM
); \

26 
	`Re£tTimCCR1
(
TIM
); \

27 
	`Re£tTimCCR2
(
TIM
); }

	)

36 
	#TimPIDC⁄figuª
(
TIM
,
PSC
,
ARR
) {\

37 
	`Re£tTimCNT
(
TIM
); \

38 
	`C⁄fTimPSC
(
TIM
,
PSC
); \

39 
	`C⁄fTimARR
(
TIM
,
ARR
); \

40 
	`SëTimUpd©eI¡îru±
(
TIM
); \

41 
	`TimSèπ
(
TIM
); }

	)

43 #i‡(
FIL_CALC_TIM
 == 1)

51 
	#TimPWMC⁄figuªAutom©ic
(
TIM
,
FREQUENCY
,
ch1
,
ch2
,
ch3
,
ch4
) {\

52 
	`C⁄fCh™√lsTim
(
TIM
,6,6,
ch1
,
ch2
,
ch3
,
ch4
); \

53 
	`CÆcTimFªquícy
(
TIM
,
FREQUENCY
); \

54 
	`TimSèπ
(
TIM
); \

55 
	`SëTimMaöOuçut
(
TIM
); \

56 
	`Re£tTimCCR1
(
TIM
); \

57 
	`Re£tTimCCR2
(
TIM
); \

58 
	`Re£tTimCCR3
(
TIM
); \

59 
	`Re£tTimCCR4
(
TIM
); }

	)

67 
	#TimPIDC⁄figuªAutom©ic
(
TIM
,
FREQUENCY
) {\

68 
	`Re£tTimCNT
(
TIM
); \

69 
	`CÆcTimFªquícy
(
TIM
,
FREQUENCY
); \

70 
	`SëTimUpd©eI¡îru±
(
TIM
); \

71 
	`TimSèπ
(
TIM
); }

	)

73 
	#TimO√Pul£C⁄figuª
(
TIM
,
ch1
,
ch2
,
POLAR1
,
ch3
,
ch4
,
POLAR2
) {\

74 
	`C⁄fCh™√lsTim
(
TIM
,
POLAR1
,
POLAR2
,
ch1
,
ch2
,
ch3
,
ch4
); \

75 
	`SëTimO√Pul£Mode
(
TIM
); \

76 
	`SëTimMaöOuçut
(
TIM
); }

	)

78 
	#TimGíî©ePul£
(
TIM
,
CHANNEL
,
DIV
,
Lígth
) {\

79 
	`CÆcTimPul£Lígth
(
TIM
,
CHANNEL
,
DIV
,
Lígth
); \

80 
	`Re£tTimCNT
(
TIM
); \

81 
	`TimSèπ
(
TIM
); }

	)

88 
	#TimEncodîC⁄figuª
(
TIM
) {\

89 
	`Re£tTimPSC
(
TIM
); \

90 
	`C⁄fTimARR
(
TIM
,0xFFFFFFFF); \

91 
	`TimSèπ
(
TIM
); \

92 
	`C⁄fTimSMS
(
TIM
,0x3); \

93 
	`C⁄fTimEtf
(
TIM
,0xF); }

	)

99 
	#TimPWMI≈utC≠tuªC⁄figuª
(
TIM
,
PSC
,
ARR
) {\

100 
	`C⁄fTimPSC
(
TIM
,
PSC
); \

101 
	`C⁄fTimARR
(
TIM
,
ARR
); \

102 
	`C⁄fTimC≠tuªSñe˘i⁄1
(
TIM
,0x1,0x2,1); \

103 
	`C⁄fTimC≠tuªSñe˘i⁄2
(
TIM
,0x1,0x2,1); \

104 
	`C⁄fTimC≠tuªPﬁ¨ôy
(
TIM
,0x0,0x0,0x0,0x0,1,1); \

105 
	`C⁄fTimC≠tuªCom∂emíèryPﬁ¨ôy
(
TIM
,0x0,0x0,0x0,0x0,1,1); \

106 
	`C⁄fTimTriggîSñe˘i⁄
(
TIM
,0x5); \

107 
	`C⁄fTimSMS
(
TIM
,0x4); \

108 
	`C⁄fTimC≠tuª
(
TIM
,0x1,0x1,0x1,0x1,1,1,1,1); \

109 
	`TimSèπ
(
TIM
); }

	)

119 
	#TimPWMCíåÆAlig√dModeC⁄figuª
(
TIM
,
PRESCALER
,
AUTORESET
,
ch1
,
ch2
,
pﬁ¨ôy1
,
ch3
,
ch4
,
pﬁ¨ôy2
) {\

120 
	`C⁄fCh™√lsTim
(
TIM
,
pﬁ¨ôy1
,
pﬁ¨ôy2
,
ch1
,
ch2
,
ch3
,
ch4
); \

121 
	`C⁄fTimPSC
(
TIM
,
PRESCALER
); \

122 
	`C⁄fTimARR
(
TIM
,
AUTORESET
); \

123 
	`TimSèπ
(
TIM
); \

124 
	`Re£tTimCCR1
(
TIM
); \

125 
	`Re£tTimCCR2
(
TIM
); }

	)

129 
	#C⁄fCh™√lsTim
(
TIM
,
mode1
,
mode2
,
ch1
,
ch2
,
ch3
,
ch4
) {\

130 
	`C⁄fTimOuçutCom∑ª1
(
TIM
,
mode1
,
mode2
,
ch1
,
ch2
); \

131 
	`C⁄fTimOuçutCom∑ª2
(
TIM
,
mode1
,
mode2
,
ch3
,
ch4
); \

132 
	`C⁄fTimCom∑ªFa°1
(
TIM
,1,1,
ch1
,
ch2
); \

133 
	`C⁄fTimCom∑ªFa°2
(
TIM
,1,1,
ch3
,
ch4
); \

134 
	`C⁄fTimC≠tuª
(
TIM
,1,1,1,1,
ch1
,
ch2
,
ch3
,
ch4
); }

	)

137 
	#C⁄fTimPSC
(
TIM
,
PRESCALER
Ë{ TIM->
PSC
 = ((
uöt32_t
)(TIM->PSC & ((uöt32_t)(~0xFFFFFFFF))Ë| ((uöt32_t)PRESCALER));}

	)

139 
	#C⁄fTimARR
(
TIM
,
AUTORESET
Ë{ TIM->
ARR
 = ((
uöt32_t
)(TIM->ARR & ((uöt32_t)(~0x00000000))Ë& ((uöt32_t)AUTORESET));}

	)

141 
	#TimOuçutCom∑ª1
(
OC1M
,
OC2M
,
CH1
,
CH2
Ë((
uöt16_t
)((((OC2MË<< 12)*CH2Ë| (((OC1MË<< 4)*CH1)))

	)

142 
	#C⁄fTimOuçutCom∑ª1
(
TIM
,
OC1M
,
OC2M
,
CH1
,
CH2
Ë{ TIM->
CCMR1
 = ((
uöt32_t
)(TIM->CCMR1 & (~
	`TimOuçutCom∑ª1
(7,7,1,1))Ë| TimOuçutCom∑ª1(OC1M,OC2M,CH1,CH2));}

	)

144 
	#TimOuçutCom∑ª2
(
OC3M
,
OC4M
,
CH3
,
CH4
Ë((
uöt16_t
)((((OC4MË<< 12)*CH4Ë| (((OC3MË<< 4)*CH3)))

	)

145 
	#C⁄fTimOuçutCom∑ª2
(
TIM
,
OC3M
,
OC4M
,
CH3
,
CH4
Ë{ TIM->
CCMR2
 = ((
uöt32_t
)(TIM->CCMR2 & (~
	`TimOuçutCom∑ª2
(7,7,1,1))Ë| TimOuçutCom∑ª2(OC3M,OC4M,CH3,CH4));}

	)

147 
	#TimOuçutCom∑ªFa°1
(
OC1FE
,
OC2FE
,
CH1
,
CH2
Ë((
uöt16_t
)((((OC2FEË<< 10)*CH2Ë| (((OC1FEË<< 2)*CH1)))

	)

148 
	#C⁄fTimCom∑ªFa°1
(
TIM
,
OC1FE
,
OC2FE
,
CH1
,
CH2
Ë{ TIM->
CCMR1
 = ((
uöt32_t
)(TIM->CCMR1 & (~
	`TimOuçutCom∑ªFa°1
(1,1,1,1))Ë| TimOuçutCom∑ªFa°1(OC1FE,OC2FE,CH1,CH2));}

	)

150 
	#TimOuçutCom∑ªFa°2
(
OC3FE
,
OC4FE
,
CH3
,
CH4
Ë((
uöt16_t
)((((OC4FEË<< 10)*CH4Ë| (((OC3FEË<< 2)*CH3)))

	)

151 
	#C⁄fTimCom∑ªFa°2
(
TIM
,
OC3FE
,
OC4FE
,
CH3
,
CH4
Ë{ TIM->
CCMR2
 = ((
uöt32_t
)(TIM->CCMR2 & (~
	`TimOuçutCom∑ªFa°2
(1,1,1,1))Ë| TimOuçutCom∑ªFa°2(OC3FE,OC4FE,CH3,CH4));}

	)

153 
	#TimC≠tuª
(
CC1E
,
CC2E
,
CC3E
,
CC4E
,
CH1
,
CH2
,
CH3
,
CH4
Ë((
uöt16_t
)((((CC4EË<< 12)*CH4Ë| (((CC3EË<< 8)*CH3)| (((CC2EË<< 4)*CH2Ë| ((CC1E)*CH1)))

	)

154 
	#C⁄fTimC≠tuª
(
TIM
,
CC1E
,
CC2E
,
CC3E
,
CC4E
,
CH1
,
CH2
,
CH3
,
CH4
Ë{ TIM->
CCER
 = ((
uöt32_t
)(TIM->CCER & (~
	`TimC≠tuª
(1,1,1,1,1,1,1,1))Ë| TimC≠tuª(CC1E,CC2E,CC3E,CC4E,CH1,CH2,CH3,CH4));}

	)

156 
	#C⁄fTimCCR1
(
TIM
,
CCR
Ë{TIM->
CCR1
 = ((
uöt32_t
)((TIM->CCR1Ë& (~0xFFFFFFFF)Ë| ((uöt32_t)(CCR)));}

	)

158 
	#C⁄fTimCCR2
(
TIM
,
CCR
Ë{TIM->
CCR2
 = ((
uöt32_t
)((TIM->CCR2Ë& (~0xFFFFFFFF)Ë| ((uöt32_t)(CCR)));}

	)

160 
	#C⁄fTimCCR3
(
TIM
,
CCR
Ë{TIM->
CCR3
 = ((
uöt32_t
)((TIM->CCR3Ë& (~0xFFFFFFFF)Ë| ((uöt32_t)(CCR)));}

	)

162 
	#C⁄fTimCCR4
(
TIM
,
CCR
Ë{TIM->
CCR4
 = ((
uöt32_t
)((TIM->CCR4Ë& (~0xFFFFFFFF)Ë| ((uöt32_t)(CCR)));}

	)

164 
	#C⁄fTimSMS
(
TIM
,
SMS
Ë{TIM->
SMCR
 = ((
uöt32_t
)((TIM->SMCRË& (~0x7)Ë| ((uöt32_t)(SMS)));}

	)

166 
	#TimETF
(
ETF
Ë((
uöt16_t
)((ETFË<< 8))

	)

167 
	#C⁄fTimEtf
(
TIM
,
ETF
Ë{TIM->
SMCR
 = ((
uöt32_t
)((TIM->SMCRË& (~
	`TimETF
(0xF))Ë| TimETF(ETF));}

	)

169 
	#TimC≠tuªSñe˘i⁄1
(
CC1S
,
CC2S
,
CH1
Ë((
uöt16_t
)((((CC2SË<< 8)*CH1Ë| ((CC1S)*CH1)))

	)

170 
	#C⁄fTimC≠tuªSñe˘i⁄1
(
TIM
,
CC1S
,
CC2S
,
CH1
Ë{TIM->
CCER
 = ((
uöt32_t
)((TIM->CCERË& (~
	`TimC≠tuªSñe˘i⁄1
(1,1,1))Ë| TimC≠tuªSñe˘i⁄1(CC1S,CC2S,CH1));}

	)

172 
	#TimC≠tuªSñe˘i⁄2
(
CC3S
,
CC4S
,
CH2
Ë((
uöt16_t
)((((CC4SË<< 8)*CH2Ë| ((CC3S)*CH2)))

	)

173 
	#C⁄fTimC≠tuªSñe˘i⁄2
(
TIM
,
CC3S
,
CC4S
,
CH2
Ë{TIM->
CCER
 = ((
uöt32_t
)((TIM->CCERË& (~
	`TimC≠tuªSñe˘i⁄2
(1,1,1))Ë| 
	`TimC≠tuªSñe˘i⁄1
(CC3S,CC4S,CH2));}

	)

175 
	#TimC≠tuªPﬁ¨ôy
(
CC1P
,
CC2P
,
CC3P
,
CC4P
,
CH1
,
CH2
Ë((
uöt16_t
)((((CC4PË<< 13)*CH2Ë| (((CC3PË<< 9)*CH2)| (((CC2PË<< 5)*CH1Ë| (((CC1PË<< 1)*CH1)))

	)

176 
	#C⁄fTimC≠tuªPﬁ¨ôy
(
TIM
,
CC1P
,
CC2P
,
CC3P
,
CC4P
,
CH1
,
CH2
Ë{TIM->
CCER
 = ((
uöt32_t
)((TIM->CCERË& (~
	`TimC≠tuªPﬁ¨ôy
(1,1,1,1,1,1))Ë| TimC≠tuªPﬁ¨ôy(CC1P,CC2P,CC3P,CC4P,CH1,CH2));}

	)

178 
	#TimC≠tuªCom∂emíèryPﬁ¨ôy
(
CC1NP
,
CC2NP
,
CC3NP
,
CC4NP
,
CH1
,
CH2
Ë((
uöt16_t
)((((CC4NPË<< 15)*CH2Ë| (((CC3NPË<< 11)*CH2)| (((CC2NPË<< 7)*CH1Ë| (((CC1NPË<< 3)*CH1)))

	)

179 
	#C⁄fTimC≠tuªCom∂emíèryPﬁ¨ôy
(
TIM
,
CC1NP
,
CC2NP
,
CC3NP
,
CC4NP
,
CH1
,
CH2
Ë{TIM->
CCER
 = ((
uöt32_t
)((TIM->CCERË& (~
	`TimC≠tuªCom∂emíèryPﬁ¨ôy
(1,1,1,1,1,1))Ë| 
	`TimC≠tuªPﬁ¨ôy
(CC1NP,CC2NP,CC3NP,CC4NP,CH1,CH2));}

	)

181 
	#TimTriggîSñe˘i⁄
(
TS
Ë((
uöt16_t
)((TSË<< 4))

	)

182 
	#C⁄fTimTriggîSñe˘i⁄
(
TIM
,
TS
Ë{TIM->
SMCR
 = ((
uöt32_t
)((TIM->SMCRË& (~
	`TimTriggîSñe˘i⁄
(0x7))Ë| TimTriggîSñe˘i⁄(TS));}

	)

184 
	#TimSt›
(
TIM
Ë–TIM->
CR1
 &((
uöt32_t
)(~0x1)))

	)

185 
	#Re£tTimCNT
(
TIM
Ë–TIM->
CNT
 = ((
uöt32_t
)(0x0)Ë)

	)

186 
	#Re£tTimPSC
(
TIM
Ë–TIM->
PSC
 = ((
uöt32_t
)(0x0)Ë)

	)

187 
	#Re£tTimARR
(
TIM
Ë–TIM->
ARR
 = ((
uöt32_t
)(~0x00000000)Ë)

	)

188 
	#Re£tTimCCR1
(
TIM
Ë–TIM->
CCR1
 = ((
uöt32_t
)(0x0)Ë)

	)

189 
	#Re£tTimCCR2
(
TIM
Ë–TIM->
CCR2
 = ((
uöt32_t
)(0x0)Ë)

	)

190 
	#Re£tTimCCR3
(
TIM
Ë–TIM->
CCR3
 = ((
uöt32_t
)(0x0)Ë)

	)

191 
	#Re£tTimCCR4
(
TIM
Ë–TIM->
CCR4
 = ((
uöt32_t
)(0x0)Ë)

	)

192 
	#Re£tTimSR
(
TIM
Ë–TIM->
SR
 = ((
uöt32_t
)(0x0)Ë)

	)

194 
	#GëTimCNT
(
TIM
Ë((
uöt32_t
)(TIM->
CNT
))

	)

195 
	#GëTimARR
(
TIM
Ë((
uöt32_t
)(TIM->
ARR
))

	)

196 
	#GëTimSR
(
TIM
Ë((
uöt32_t
)(TIM->
SR
))

	)

198 
	#TimSèπ
(
TIM
Ë–TIM->
CR1
 |1)

	)

199 
	#SëTimUpd©eDißbÀ
(
TIM
Ë–TIM->
CR1
 |((
uöt32_t
)(1 << 1)))

	)

200 
	#SëTimUpd©eReque°
(
TIM
Ë–TIM->
CR1
 |((
uöt32_t
)(1 << 2)))

	)

201 
	#SëTimO√Pul£Mode
(
TIM
Ë–TIM->
CR1
 |((
uöt32_t
)(1 << 3)))

	)

202 
	#SëTimDúe˘i⁄
(
TIM
Ë–TIM->
CR1
 |(
TIM_CR1_DIR
))

	)

203 
	#SëTimPªlﬂdARR
(
TIM
,
ARPE
Ë–TIM->
CR1
 |((
uöt32_t
)(1 << 7)))

	)

204 
	#SëTimPSC
(
TIM
,
PRESC
Ë–TIM->
PSC
 |((
uöt32_t
)(PRESC)))

	)

205 
	#SëTimARR
(
TIM
,
ARR
Ë–TIM->
PSC
 &((
uöt32_t
)(ARR)))

	)

206 
	#SëTimUpd©eI¡îru±
(
TIM
Ë–TIM->
DIER
 |1)

	)

207 
	#SëTimMaöOuçut
(
TIM
Ë–TIM->
BDTR
 |((
uöt32_t
)(1 << 15)))

	)

208 
	#SëTimAutom©icOuçut
(
TIM
Ë–TIM->
BDTR
 |((
uöt32_t
)(1 << 14)))

	)

209 
	#SëTimUpd©eGíî©i⁄
(
TIM
Ë–TIM->
EGR
 |1)

	)

210 #i‡(
FIL_CALC_TIM
 == 1)

212 
uöt32_t
 
	gglobÆTime
;

215 
	mTimî
[5];

216 
uöt32_t
 
	mSour£Clock
;

217 
	mDutyCH1
;

218 
	mDutyCH2
;

219 
	mDutyCH3
;

220 
	mDutyCH4
;

221 
uöt32_t
 
	mFªquícy
;

222 }
	gTIMSètus
;

229 
CÆcTimClockSour£
(
TIM_Ty≥Def
 *
TIMx
);

236 
CÆcTimSètus
(
TIM_Ty≥Def
 *
TIMx
);

243 
CÆcTimFªquícy
(
TIM_Ty≥Def
* 
TIMx
, 
uöt32_t
 
‰eq
);

245 
CÆcTimPul£Lígth
(
TIM_Ty≥Def
* 
TIMx
, 
uöt8_t
 
ch™√l
, uöt8_à
Degªe
, 
uöt16_t
 
Lígth
);

254 
boﬁ
 
SëPWM
(
TIM_Ty≥Def
 *
TIMx
, 
uöt8_t
 
Ch™√l
, 
Duty
);

256 
dñay_ms
(
uöt32_t
 
ticks
);

258 
dñay_£c
(
uöt32_t
 
ticks
);

265 
CÆcTimDuøti⁄
((*
H™dÀ
)());

267 #ñif(
FIL_CALC_TIM
 > 1)

268 #îr‹ 
InvÆid
 
¨gumít
 
FIL_CALC_TIM


	@C:\repos\SmallCar-main\Fil_lib\inc\USART.h

10 #¥agm®
⁄˚


11 
	~"FûC⁄fig.h
"

13 #i‡(
FIL_USART
 == 1)

21 
	#USARTRe˚ivîC⁄figuª
(
USART
,
BAUD
,
RXI¡îru±
){\

22 
	`C⁄fUSARTBaud
(
USART
,
BAUD
); \

23 
	`SëUSARTRe˚ivî
(
USART
); \

24 if(
RXI¡îru±
 =1Ë
	`SëUSARTRXI¡îru±
(
USART
); \

25 
	`USARTSèπ
(
USART
); }

	)

33 
	#USARTTønsmôãrC⁄figuª
(
USART
,
BAUD
,
TXI¡îru±
){\

34 
	`C⁄fUSARTBaud
(
USART
,
BAUD
); \

35 
	`SëUSARTTønsmôãr
(
USART
); \

36 if(
TXI¡îru±
 =1Ë
	`SëUSARTRXI¡îru±
(
USART
); \

37 
	`USARTSèπ
(
USART
); }

	)

46 
	#USARTBŸhC⁄figuª
(
USART
,
BAUD
,
TXI¡îru±
, 
RXI¡îru±
){\

47 
	`C⁄fUSARTBaud
(
USART
,
BAUD
); \

48 
	`SëUSARTTønsmôãr
(
USART
); \

49 
	`SëUSARTRe˚ivî
(
USART
); \

50 if(
RXI¡îru±
 =1Ë
	`SëUSARTRXI¡îru±
(
USART
); \

51 if(
TXI¡îru±
 =1Ë
	`SëUSARTRXI¡îru±
(
USART
); \

52 
	`USARTSèπ
(
USART
); }

	)

54 
	#GëUSARTDR
(
USART
Ë((
uöt8_t
)(USART->
DR
))

	)

56 
	#USARTSèπ
(
USART
Ë(USART->
CR1
 |
USART_CR1_UE
)

	)

57 
	#SëUSARTMbô
(
USART
Ë(USART->
CR1
 |
USART_CR1_M
)

	)

58 
	#SëUSARTDMATønsmôãr
(
USART
Ë(USART->
CR3
 |
USART_CR3_DMAT
)

	)

59 
	#SëUSARTDMARe˚ivî
(
USART
Ë(USART->
CR3
 |
USART_CR3_DMAR
)

	)

60 
	#SëUSARTTønsmôãr
(
USART
Ë(USART->
CR1
 |
USART_CR1_TE
)

	)

61 
	#SëUSARTRe˚ivî
(
USART
Ë(USART->
CR1
 |
USART_CR1_RE
)

	)

62 
	#SëUSARTRXI¡îru±
(
USART
Ë(USART->
CR1
 |
USART_CR1_RXNEIE
)

	)

63 
	#SëUSARTTXI¡îru±
(
USART
Ë(USART->
CR1
 |
USART_CR1_TCIE
)

	)

64 
	#SëUSARTOvî8
(
USART
Ë(USART->
CR1
 |
USART_CR1_OVER8
)

	)

65 
	#SëUSART_DR
(
USART
,
D©a
Ë(USART->
DR
 = ((
uöt8_t
)(D©a)))

	)

67 #i‡(
FIL_CALC_USART
 == 0)

68 
	#C⁄fUSARTBaud
(
USART
,
BAUD
Ë{USART->
BRR
 = ((
uöt32_t
)((USART->BRR)&(~0xFFFF))|((
uöt16_t
)(BAUD)));}

	)

69 #ñi‡(
FIL_CALC_USART
 == 1)

70 
	#C⁄fUSARTBaud
(
USART
,
BAUD
Ë{USART->
BRR
 = ((
uöt32_t
)
	`CÆcUSARTBaudøã
(USART, BAUD));}

	)

72 #îr‹ [
FIL
:
UART
/
USART
] 
InvÆid
 
¨g
 
CÆc
 USART

74 
	#C⁄fUSARTSt›
(
USART
,
STOP
Ë{USART->
CR2
 = ((
uöt32_t
)((USART->CR2)&(~
USART_CR2_STOP
))|((
uöt16_t
)(STOP)));}

	)

76 
	#CheckUSARTSR
(
USART
Ë((
uöt16_t
)(USART->
SR
))

	)

77 
	#CheckUSARTRe˚ivî
(
USART
Ë((USART->
SR
 & 
USART_SR_RXNE
Ë>> 5)

	)

78 
	#CheckUSARTTønsmôî
(
USART
Ë((USART->
SR
 & 
USART_SR_TXE
Ë>> 7)

	)

79 
	#CheckUSARTCom∂ëeTønsmissi⁄
(
USART
Ë((USART->
SR
 & 
USART_SR_TC
Ë>> 6)

	)

80 
	#CheckUSARTD©a
(
USART
Ë((
uöt8_t
)(USART->
DR
))

	)

81 
	#CheckUSARTFømögEº‹
(
USART
Ë((USART->
SR
 & 
USART_SR_FE
Ë>> 1)

	)

82 
	#CheckUSARTP¨ôyEº‹
(
USART
Ë(USART->
SR
 & 
USART_SR_PE
)

	)

83 #i‡(
FIL_CALC_USART
 == 1)

92 
uöt16_t
 
CÆcUSARTBaudøã
(
USART_Ty≥Def
 *
USARTx
, 
uöt32_t
 
BaudR©e
);

	@C:\repos\SmallCar-main\Fil_lib\src\ADC.c

10 
	~"ADC.h
"

17 
	$ADC_IRQH™dÀr
()

20 
	}
}

21 #if(
FIL_ADC
 == 1)

27 #ifde‡
C‹ãxM4_Low


28 
__WEAK
 
uöt16_t
 
	gADC1_D©a
[
ADC1_NUMB
];

29 
__WEAK
 
	$ADC_Inô
()

32 #if(
__c⁄figADC_Dividî
 == 0)

33 
	`C⁄fADCCCR
(0);

34 #ñif(
__c⁄figADC_Dividî
 == 1)

35 
	`C⁄fADCCCR
(1);

36 #ñif(
__c⁄figADC_Dividî
 == 2)

37 
	`C⁄fADCCCR
(2);

38 #ñif(
__c⁄figADC_Dividî
 == 3)

39 
	`C⁄fADCCCR
(3);

41 
	`C⁄fADCCCR
(3);

44 #if(
__c⁄figADC_RESOLUTION
 == 6)

45 
	`C⁄fADCResﬁuti⁄
(
ADC1
,3);

46 #ñif(
__c⁄figADC_RESOLUTION
 == 8)

47 
	`C⁄fADCResﬁuti⁄
(
ADC1
,2);

48 #ñif(
__c⁄figADC_RESOLUTION
 == 10)

49 
	`C⁄fADCResﬁuti⁄
(
ADC1
,1);

50 #ñif(
__c⁄figADC_RESOLUTION
 == 12)

51 
	`C⁄fADCResﬁuti⁄
(
ADC1
,0);

53 
	`C⁄fADCResﬁuti⁄
(
ADC1
,0);

55 #if(
__c⁄figUSE_Tem≥øtuª_Sís‹
 == 1)

56 
C⁄fADCTSVREFE
;

57 
	`ADCAddCh™√l
(16,
REGULAR
,
ADC_480_CYCLES
);

58 
	`ADCAddCh™√l
(17,
REGULAR
,
ADC_480_CYCLES
);

59 #ñif(
__c⁄figUSE_B©ãry_Ch¨gög
 == 1)

60 
C⁄fADCVBATE
;

61 
	`ADCAddCh™√l
(18,
REGULAR
,
ADC_480_CYCLES
);

63 
Buf
[4] = {'A','D','C','1'};

64 
i
 = 0; i <3; i++Ë{ 
ADCSètus
.
ADCSour˚
[i] = 
Buf
[i]; }

65 
	`SëADCAd⁄
(
ADC1
);

66 #if(
FIL_DMA
 =1 && 
__c⁄figADC_DMAReque°
 == 1)

67 
	`SëADCDDS
(
ADC1
);

68 
	`SëADCDMA
(
ADC1
);

70 
	`SëADCC⁄t
(
ADC1
);

71 
	`SëADCSˇn
(
ADC1
);

72 #if(
__c⁄figADC_I¡îru±Reque°
 == 1)

73 
	`SëADCReguœrI¡îru±
(
ADC
);

75 
	`ADCSèπReguœr
(
ADC1
);

76 if(
	`CheckADCJSèπ
(
ADC1
Ë=1Ë
	`ADCSèπInje˘ed
(ADC1);

77 
	}
}

	@C:\repos\SmallCar-main\Fil_lib\src\DMA.c

11 
	~"°m32f4xx.h
"

12 
	~"DMA.h
"

13 
	~"DMA_FIFOBuf„rs.h
"

15 #if(
c⁄figUSE_DMA
 == 1)

19 
	$DMA1_Såóm0_IRQH™dÀr
()

22 
	}
}

24 
	$DMA1_Såóm1_IRQH™dÀr
()

27 
	}
}

29 
	$DMA1_Såóm2_IRQH™dÀr
()

32 
	}
}

34 
	$DMA1_Såóm3_IRQH™dÀr
()

37 
	}
}

39 
	$DMA1_Såóm4_IRQH™dÀr
()

42 
	}
}

44 
	$DMA1_Såóm5_IRQH™dÀr
()

47 
	}
}

49 
	$DMA1_Såóm6_IRQH™dÀr
()

52 
	}
}

56 
	$DMA2_Såóm0_IRQH™dÀr
()

59 
	}
}

61 
	$DMA2_Såóm1_IRQH™dÀr
()

64 
	}
}

66 
	$DMA2_Såóm2_IRQH™dÀr
()

69 
	}
}

71 
	$DMA2_Såóm3_IRQH™dÀr
()

74 
	}
}

76 
	$DMA2_Såóm4_IRQH™dÀr
()

79 
	}
}

81 
	$DMA2_Såóm5_IRQH™dÀr
()

84 
	}
}

86 
	$DMA2_Såóm6_IRQH™dÀr
()

89 
	}
}

	@C:\repos\SmallCar-main\Fil_lib\src\EXTI.c

1 
	~"EXTI.h
"

3 #if(
c⁄figUSE_EXTI
 == 1)

7 
	$EXTI0_IRQH™dÀr
()

9 
EXTI
->
PR
=0x1;

10 
	}
}

12 
	$EXTI1_IRQH™dÀr
()

14 
EXTI
->
PR
=0x2;

15 
	}
}

32 
	$EXTI9_5_IRQH™dÀr
()

35 i‡(
EXTI
->
PR
&(1<<6))

37 
EXTI
->
PR
=(1<<6);

40 i‡(
EXTI
->
PR
&(1<<7))

42 
EXTI
->
PR
=(1<<7);

45 i‡(
EXTI
->
PR
&(1<<8))

47 
EXTI
->
PR
=(1<<8);

50 i‡(
EXTI
->
PR
&(1<<9))

52 
EXTI
->
PR
=(1<<9);

54 
	}
}

56 
	$EXTI15_10_IRQH™dÀr
()

59 i‡(
EXTI
->
PR
&(1<<10))

61 
EXTI
->
PR
=(1<<10);

64 
	}
}

	@C:\repos\SmallCar-main\Fil_lib\src\I2C.c

10 
	~"I2C.h
"

14 #if(
FIL_I2C
 == 1)

15 
	$I2C1_EV_IRQH™dÀr
()

18 
	}
}

20 
	$I2C2_EV_IRQH™dÀr
()

23 
	}
}

25 
	$I2C3_EV_IRQH™dÀr
()

28 
	}
}

30 
	$I2C1_ER_IRQH™dÀr
()

33 
	}
}

35 
	$I2C2_ER_IRQH™dÀr
()

38 
	}
}

40 
	$I2C3_ER_IRQH™dÀr
()

43 
	}
}

45 
uöt32_t
 
	gI2C_timeout
;

46 #i‚de‡
__c⁄figI2C_TIMEOUT


47 
	#__c⁄figI2C_TIMEOUT
 (5000)

	)

54 
	$I2C_CÀ¨AŒSèts
(
I2C_Ty≥Def
* 
I2Cx
)

56 ()
I2Cx
->
SR1
;

57 
I2Cx
->
SR1
 = 0;

58 ()
I2Cx
->
SR2
;

59 
I2Cx
->
SR2
 = 0;

60 
	}
}

70 
uöt8_t
 
	$I2C_Mem‹yWrôeSögÀ
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
Regi°î
, uöt8_à
VÆue
)

72 
	`I2C_CÀ¨AŒSèts
(
I2Cx
);

74 
	`I2CSèπ
(
I2Cx
);

75 
	`SëI2CAsk
(
I2Cx
);

77 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

78 !
	`I2CSèπBôEvít
(
I2Cx
))

80 if(--
I2C_timeout
 == 0x00)

86 
	`I2CSídD©a
(
I2Cx
,
addªss
,1);

88 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

89 !
	`I2CAddªssSítEvít
(
I2Cx
Ë|| !
	`I2CD©aEm±yEvít
(I2Cx))

91 if(--
I2C_timeout
 == 0x00)

97 
	`I2C_CÀ¨AŒSèts
(
I2Cx
);

98 
	`I2CSídComm™d
(
I2Cx
,
Regi°î
);

100 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

101 !
	`I2CD©aEm±yEvít
(
I2Cx
))

103 i‡(--
I2C_timeout
 == 0x00)

109 
	`I2CSídComm™d
(
I2Cx
,
VÆue
);

111 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

112 !
	`I2CD©aEm±yEvít
(
I2Cx
Ë|| !
	`I2CByãTøn„ªdEvít
(I2Cx))

114 i‡(--
I2C_timeout
 == 0x00)

120 
	`I2CSt›
(
I2Cx
);

121 
	`Re£tI2CAsk
(
I2Cx
);

122  
VÆue
;

123 
	}
}

125 
uöt8_t
 
	$I2C_Mem‹yWrôeMuÃùÀ
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
Regi°î
, uöt8_t* 
Buf„r
, uöt8_à
Lígth
)

127 
	`I2C_CÀ¨AŒSèts
(
I2Cx
);

128 
	`Re£tI2CAsk
(
I2Cx
);

130 
	`I2CSèπ
(
I2Cx
);

132 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

133 !
	`I2CSèπBôEvít
(
I2Cx
))

135 if(--
I2C_timeout
 == 0x00)

141 
	`I2CSídD©a
(
I2Cx
,
addªss
,1);

143 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

144 !
	`I2CAddªssSítEvít
(
I2Cx
Ë|| !
	`I2CD©aEm±yEvít
(I2Cx))

146 if(--
I2C_timeout
 == 0x00)

152 
	`I2C_CÀ¨AŒSèts
(
I2Cx
);

153 
	`I2CSídComm™d
(
I2Cx
,
Regi°î
);

155 
uöt8_t
 
Suc˚ssRód
 = 0;

156 
i
 = 0; i <
Lígth
; i++)

158 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

159 !
	`I2CD©aEm±yEvít
(
I2Cx
Ë|| !
	`I2CByãTøn„ªdEvít
(I2Cx))

161 i‡(--
I2C_timeout
 == 0x00)

166 if(!
	`I2CD©aNŸEm±yEvít
(
I2Cx
)) ;

167 
I2Cx
->
DR
 = *
Buf„r
++;

168 
Suc˚ssRód
++;

171 
	`I2CSt›
(
I2Cx
);

172  
Suc˚ssRód
;

173 
	}
}

186 
uöt8_t
 
	$I2C_Mem‹yRódMu…ùÀ
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
Regi°î
, uöt8_t* 
Buf„r
, 
uöt16_t
 
Lígth
)

188 
	`I2C_CÀ¨AŒSèts
(
I2Cx
);

190 
	`I2CSèπ
(
I2Cx
);

191 
	`SëI2CAsk
(
I2Cx
);

193 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

194 !
	`I2CSèπBôEvít
(
I2Cx
))

196 if(--
I2C_timeout
 == 0x00)

202 
	`I2CSídD©a
(
I2Cx
,
addªss
,1);

204 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

205 !
	`I2CAddªssSítEvít
(
I2Cx
Ë|| !
	`I2CD©aEm±yEvít
(I2Cx))

207 if(--
I2C_timeout
 == 0x00)

213 
	`I2C_CÀ¨AŒSèts
(
I2Cx
);

215 
	`I2CSídComm™d
(
I2Cx
,
Regi°î
);

217 
	`I2CSèπ
(
I2Cx
);

219 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

220 !
	`I2CSèπBôEvít
(
I2Cx
))

222 if(--
I2C_timeout
 == 0x00)

228 
	`I2CSídD©a
(
I2Cx
,
addªss
,0);

230 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

231 
	`I2C_CÀ¨AŒSèts
(
I2Cx
);

232 !
	`I2CAddªssSítEvít
(
I2Cx
))

234 if(--
I2C_timeout
 == 0x00)

239 ()
I2Cx
->
SR1
;

240 ()
I2Cx
->
SR2
;

242 
uöt16_t
 
Suc˚ssRód
 = 0;

243 
i
 = 0; i <
Lígth
; i++)

246 if(
i
 =(
Lígth
 - 1)Ë
	`Re£tI2CAsk
(
I2Cx
);

247 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

248 !
	`I2CD©aNŸEm±yEvít
(
I2Cx
))

250 if(--
I2C_timeout
 == 0x00)

255 if(!
	`I2CD©aNŸEm±yEvít
(
I2Cx
)) ;

256 *
Buf„r
++ = 
I2Cx
->
DR
;

257 
Suc˚ssRód
++;

259 
	`I2CSt›
(
I2Cx
);

261  
Suc˚ssRód
;

262 
	}
}

272 
uöt8_t
 
	$I2C_Mem‹yRódSögÀ
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
addªss
, uöt8_à
Regi°î
)

274 
uöt8_t
 
Bus
;

275 
	`I2C_CÀ¨AŒSèts
(
I2Cx
);

277 
	`I2CSèπ
(
I2Cx
);

278 
	`SëI2CAsk
(
I2Cx
);

280 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

281 !
	`I2CSèπBôEvít
(
I2Cx
))

283 if(--
I2C_timeout
 == 0x00)

289 
	`I2CSídD©a
(
I2Cx
,
addªss
,1);

291 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

292 !
	`I2CAddªssSítEvít
(
I2Cx
Ë|| !
	`I2CD©aEm±yEvít
(I2Cx))

294 if(--
I2C_timeout
 == 0x00)

300 
	`I2C_CÀ¨AŒSèts
(
I2Cx
);

302 
	`I2CSídComm™d
(
I2Cx
,
Regi°î
);

304 
	`I2CSèπ
(
I2Cx
);

306 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

307 !
	`I2CSèπBôEvít
(
I2Cx
))

309 if(--
I2C_timeout
 == 0x00)

315 
	`I2CSídD©a
(
I2Cx
,
addªss
,0);

317 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

318 
	`I2C_CÀ¨AŒSèts
(
I2Cx
);

319 !
	`I2CAddªssSítEvít
(
I2Cx
))

321 if(--
I2C_timeout
 == 0x00)

326 ()
I2Cx
->
SR1
;

327 ()
I2Cx
->
SR2
;

328 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

329 !
	`I2CD©aNŸEm±yEvít
(
I2Cx
))

331 if(--
I2C_timeout
 == 0x00)

337 
	`Re£tI2CAsk
(
I2Cx
);

338 
	`I2CSt›
(
I2Cx
);

339 
Bus
 = 
I2Cx
->
DR
;

341  
Bus
;

342 
	}
}

352 
boﬁ
 
	$I2C_SögÀSíd
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 
Byã
, 
boﬁ
 
IsWrôe
)

354 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

356 !
	`I2CD©aEm±yEvít
(
I2Cx
))

358 i‡(--
I2C_timeout
 == 0x00)

360  
Ál£
;

364 
dúe˘i⁄
 = (
IsWrôe
) ? 1 : 0;

365 
	`I2CSídD©a
(
I2Cx
,
Byã
,
dúe˘i⁄
);

366  
åue
;

367 
	}
}

374 
uöt16_t
 
	$I2C_Mu…ùÀSíd
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 *
bufByãs
, uöt8_à
Lígth
)

376 
uöt16_t
 
Suc˚ssTøns„r
 = 0;

377 
i
 = 0; i < (
bufByãs
); i++)

379 if(
i
 =((
bufByãs
Ë- 1)Ë
	`Re£tI2CAsk
(
I2Cx
);

380 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

382 !
	`I2CD©aEm±yEvít
(
I2Cx
))

384 i‡(--
I2C_timeout
 == 0x00)

386  
Ál£
;

390 
	`I2CSídD©a
(
I2Cx
,
bufByãs
[
i
],1);

391 
Suc˚ssTøns„r
++;

394  
Suc˚ssTøns„r
;

395 
	}
}

397 
uöt8_t
 
	$I2C_SögÀRód
(
I2C_Ty≥Def
* 
I2Cx
)

399 
uöt8_t
 
Suc˚ssRód
 = 0;

401 !
	`I2CD©aNŸEm±yEvít
(
I2Cx
)) {}

402 
Suc˚ssRód
 = 
I2Cx
->
DR
;

404 
	`I2CSt›
(
I2Cx
);

405  
Suc˚ssRód
;

406 
	}
}

408 
uöt16_t
 
	$I2C_Mu…ùÀRód
(
I2C_Ty≥Def
* 
I2Cx
, 
uöt8_t
 *
Buf„r
, uöt8_à
Lígth
)

410 
uöt8_t
 
Suc˚ssRód
 = 0;

412 
i
 = 0; i <
Lígth
; i++)

414 if(
i
 =(
Lígth
 - 1)Ë
	`Re£tI2CAsk
(
I2Cx
);

415 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

416 !
	`I2CD©aNŸEm±yEvít
(
I2Cx
))

418 if(--
I2C_timeout
 == 0x00)

423 if(!
	`I2CD©aNŸEm±yEvít
(
I2Cx
)) ;

424 *
Buf„r
++ = 
I2Cx
->
DR
;

425 
Suc˚ssRód
++;

427 
	`I2CSt›
(
I2Cx
);

428  
Suc˚ssRód
;

429 
	}
}

439 
	$I2C_Re°‹eC⁄√˘i⁄
(
I2C_Ty≥Def
* 
I2Cx
)

441 
RCC
->
APB1ENR
 &~
RCC_APB1ENR_I2C1EN
;

442 
__ASM
 volatile ("dsb 0xF":::"memory");

443 
RCC
->
APB1RSTR
 |
RCC_APB1RSTR_I2C1RST
;

444 
RCC
->
APB1RSTR
 &~
RCC_APB1RSTR_I2C1RST
;

445 
__ASM
 volatile ("dsb 0xF":::"memory");

446 
	`GPIOC⁄fPö
(
I2C_SDA_PIN
, 
GENERAL
, 
OPEN_DRAIN
, 
LOW_S
, 
NO_PULL_UP
);

447 
	`GPIOC⁄fPö
(
I2C_SCL_PIN
, 
GENERAL
, 
OPEN_DRAIN
, 
LOW_S
, 
NO_PULL_UP
);

448 
	`SëPö
(
I2C_SCL_PIN
);

449 
	`SëPö
(
I2C_SDA_PIN
);

450 
i
 = 0; i < 20; i++)

452 
	`dñay_ms
(3);

453 if(
	`PöVÆ
(
I2C_SDA_PIN
)) ;

454 
	`Re£tPö
(
I2C_SCL_PIN
);

455 
	`dñay_ms
(3);

456 
	`SëPö
(
I2C_SCL_PIN
);

458 
	`Re£tPö
(
I2C_SDA_PIN
);

459 
	`dñay_ms
(2);

460 
	`SëPö
(
I2C_SCL_PIN
);

461 
	`dñay_ms
(1);

462 
	`SëPö
(
I2C_SDA_PIN
);

463 
	`dñay_ms
(3);

465 
	`GPIOC⁄fPö
(
I2C_SDA_PIN
, 
ALTERNATE
, 
OPEN_DRAIN
, 
FAST_S
, 
NO_PULL_UP
);

466 
	`GPIOC⁄fPö
(
I2C_SCL_PIN
, 
ALTERNATE
, 
OPEN_DRAIN
, 
FAST_S
, 
NO_PULL_UP
);

467 
SëI2C1
;

468 
	}
}

470 #if(
CALC_I2C_SCANNING
 == 1)

471 
uöt8_t
 
	$I2CFödDevi˚s
(
I2C_Ty≥Def
* 
I2Cx
)

473 
uöt8_t
 
IsFöd
 = 0;

474 
uöt8_t
 
addªss
 = 0x01;

475 
uöt8_t
 
devi˚s
 = 0;

476 
addªss
 <= 0x7F)

478 
	`SëI2CPîùhDißbÀ
(
I2Cx
);

480 
I2Cx
->
CR1
 = 0;

481 
I2Cx
->
DR
 = 0;

482 ()
I2Cx
->
SR1
;

483 
I2Cx
->
SR1
 = 0;

484 ()
I2Cx
->
SR2
;

485 
I2Cx
->
SR2
 = 0;

487 
	`SëI2CPîùhE«bÀ
(
I2Cx
);

489 
	`I2CSèπ
(
I2Cx
);

491 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

492 !
	`I2CSèπBôEvít
(
I2Cx
)) {

493 i‡(--
I2C_timeout
 == 0x00)

495 
addªss
++;

499 if(!(
I2Cx
->
SR1
 & 
I2C_SR1_SB
)) ;

502 i‡((
I2Cx
->
CR1
 & 
I2C_CR1_ACK
Ë=0Ë
	`SëI2CAsk
(I2Cx);

504 
I2Cx
->
DR
 = (
addªss
 << 1Ë& ~
I2C_OAR1_ADD0
;

506 
I2C_timeout
 = 
__c⁄figI2C_TIMEOUT
;

507 !
	`I2CAddªssSítEvít
(
I2Cx
))

509 if(--
I2C_timeout
 == 0x00) {

510 
addªss
++;

514 if(!(
I2Cx
->
SR1
 & 
I2C_SR1_ADDR
)) ;

516 if(
devi˚s
 > (
I2CSètus
.
Devi˚s
)) ;

517 
I2CSètus
.
Devi˚s
[
devi˚s
++] = 
addªss
;

518 
IsFöd
++;

519 
addªss
++;

521  
IsFöd
;

522 
	}
}

	@C:\repos\SmallCar-main\Fil_lib\src\RCC.c

10 
	~"RCC.h
"

11 #i‡(
FIL_CALC_RCC
 == 1)

13 
	$CÆcRCCClocks
()

15 if–
GëPLLSRC
 =1Ë
Clocks
.
PLLVCO
 = ((
uöt32_t
)((
HSE_VALUE
Ë* ((()
GëPLLN
Ë/ 
GëPLLM
)));

16 if–
GëPLLSRC
 =0Ë
Clocks
.
PLLVCO
 = ((
uöt32_t
)((
HSI_VALUE
Ë* (
GëPLLN
 / 
GëPLLM
)));

18 if–
GëSWS
 =0Ë
Clocks
.
CuºítSYSTICK
 = ((
uöt32_t
)(
HSI_VALUE
));

19 if–
GëSWS
 =1Ë
Clocks
.
CuºítSYSTICK
 = ((
uöt32_t
)(
HSE_VALUE
));

20 if–
GëSWS
 =2Ë
Clocks
.
CuºítSYSTICK
 = ((
uöt32_t
)(Clocks.
PLLVCO
 / ((
GëPLLP
 * 2) + 2)));

22 
Clocks
.
CuºítAHB
 = ((
uöt32_t
)(Clocks.
CuºítSYSTICK
 >> 
PªsˇÀrTabÀ
[
GëHPRE
]));

23 
Clocks
.
CuºítAPB1
 = ((
uöt32_t
)(Clocks.
CuºítAHB
 >> 
PªsˇÀrTabÀ
[
GëPPRE1
]));

24 
Clocks
.
CuºítAPB2
 = ((
uöt32_t
)(Clocks.
CuºítAHB
 >> 
PªsˇÀrTabÀ
[
GëPPRE2
]));

25 
	}
}

	@C:\repos\SmallCar-main\Fil_lib\src\RTC.c

1 
	~"RTC.h
"

3 #i‡(
FIL_RTC
 == 1)

4 
	$TAMP_STAMP_IRQH™dÀr
()

7 
	}
}

9 
	$RTC_WKUP_IRQH™dÀr
()

12 
	}
}

14 
	$RTC_Aœrm_IRQH™dÀr
()

16 if(
AœrmAEvít
)

22 if(
AœrmBEvít
)

29 
CÀ¨RTCAœrms
;

30 
	}
}

	@C:\repos\SmallCar-main\Fil_lib\src\TIM.c

10 
	~"TIM.h
"

11 
uöt32_t
 
	gglobÆTime
 = 0;

17 
	$SysTick_H™dÀr
()

20 
globÆTime
++;

21 
	}
}

22 #i‡(
FIL_CALC_TIM
 == 1)

26 
	$TIM1_IRQH™dÀr
()

29 
	`Re£tTimSR
(
TIM1
);

30 
	}
}

41 
	$TIM3_IRQH™dÀr
()

44 
	`Re£tTimSR
(
TIM3
);

45 
	}
}

53 
	$TIM5_IRQH™dÀr
()

56 
	`Re£tTimSR
(
TIM5
);

57 
	}
}

59 #i‡
deföed
(
STM32F40_41xxx
)

60 
	$TIM6_DAC_IRQH™dÀr
()

63 
	`Re£tTimSR
(
TIM6
);

64 
	}
}

66 
	$TIM7_IRQH™dÀr
()

69 
	`Re£tTimSR
(
TIM7
);

70 
	}
}

72 
	$TIM8_UP_TIM13_IRQH™dÀr
()

75 
	`Re£tTimSR
(
TIM13
);

76 
	}
}

78 
uöt32_t
 
	g°¨tTick
;

79 
	$dñay_ms
(
uöt32_t
 
ticks
)

81 if(
ticks
 == 0) ;

82 
°¨tTick
 = 
globÆTime
;

83 (
globÆTime
 - 
°¨tTick
Ë< 
ticks
);

84 
	}
}

86 
	$dñay_£c
(
uöt32_t
 
ticks
)

88 if(
ticks
 == 0) ;

89 
°¨tTick
 = 
globÆTime
 / 1000;

90 ((
globÆTime
 / 1000Ë- 
°¨tTick
Ë< 
ticks
);

91 
	}
}

97 
	$CÆcTimSètus
(
TIM_Ty≥Def
 *
TIMx
)

99 
TIMSètus
.
Timî
[0] = 'T';

100 
TIMSètus
.
Timî
[1] = 'I';

101 
TIMSètus
.
Timî
[2] = 'M';

102 
TIMSètus
.
Timî
[3] = (
TIMx
 =
TIM1
) ? 0x31 :

103 (
TIMx
 =
TIM2
) ? 0x32 :

104 (
TIMx
 =
TIM3
) ? 0x33 :

105 (
TIMx
 =
TIM4
) ? 0x34 :

106 (
TIMx
 =
TIM5
) ? 0x35 :

107 (
TIMx
 =
TIM6
) ? 0x36 :

108 (
TIMx
 =
TIM7
) ? 0x37 :

109 (
TIMx
 =
TIM8
) ? 0x38 :

110 (
TIMx
 =
TIM9
) ? 0x39 : 0x31 ;

111 
TIMSètus
.
Timî
[4] = (
TIMx
 =
TIM10
) ? 0x30 :

112 (
TIMx
 =
TIM11
) ? 0x31 :

113 (
TIMx
 =
TIM12
) ? 0x32 :

114 (
TIMx
 =
TIM13
) ? 0x33 :

115 (
TIMx
 =
TIM14
) ? 0x34 : ' ';

116 
	`CÆcTimClockSour£
(
TIMx
);

118 
TIMSètus
.
DutyCH1
 = ((
uöt32_t
)((()
TIMx
->
CCR1
Ë/ TIMx->
ARR
 * 100));

119 
TIMSètus
.
DutyCH2
 = ((
uöt32_t
)((()
TIMx
->
CCR2
Ë/ TIMx->
ARR
 * 100));

120 
TIMSètus
.
DutyCH3
 = ((
uöt32_t
)((()
TIMx
->
CCR3
Ë/ TIMx->
ARR
 * 100));

121 
TIMSètus
.
DutyCH4
 = ((
uöt32_t
)((()
TIMx
->
CCR4
Ë/ TIMx->
ARR
 * 100));

122 
TIMSètus
.
Fªquícy
 = (TIMSètus.
Sour£Clock
 / ((
TIMx
->
PSC
 + 1Ë* TIMx->
ARR
));

123 
	}
}

130 
	$CÆcTimFªquícy
(
TIM_Ty≥Def
 *
TIMx
, 
uöt32_t
 
‰eq
)

132 
	`CÆcTimClockSour£
(
TIMx
);

134 
TIMx
->
PSC
 = (
‰eq
 <100Ë? ((
uöt32_t
)(
TIMSètus
.
Sour£Clock
 / 10000)) :

135 ((
uöt32_t
)(
TIMSètus
.
Sour£Clock
 / 1000000));

136 
TIMx
->
ARR
 = ((
uöt32_t
)(
TIMSètus
.
Sour£Clock
 / ((TIMx->
PSC
)* 
‰eq
)));

137 
TIMx
->
PSC
 -= 1;

138 
	}
}

140 
	$CÆcTimPul£Lígth
(
TIM_Ty≥Def
* 
TIMx
, 
uöt8_t
 
ch™√l
, uöt8_à
Degªe
, 
uöt16_t
 
Lígth
)

142 
uöt32_t
 
dividî
 = 0;

143 if(
Degªe
 >3 && Degªê< 6Ë{ 
	`CÆcTimFªquícy
(
TIMx
, 1); 
dividî
 = 1000; }

144 if(
Degªe
 >6 && Degªê< 9Ë{ 
	`CÆcTimFªquícy
(
TIMx
, 1000); 
dividî
 = 1000000; }

145 if(
Degªe
 >9 && Degªê< 12Ë{ 
	`CÆcTimFªquícy
(
TIMx
, 1000000); 
dividî
 = 1000000000; }

147 if(
ch™√l
 =1Ë
TIMx
->
CCR1
 = ((()(TIMx->
ARR
)Ë* ((()(
Lígth
)Ë/ 
dividî
));

148 if(
ch™√l
 =2Ë
TIMx
->
CCR2
 = ((()(TIMx->
ARR
)Ë* ((()(
Lígth
)Ë/ 
dividî
));

149 if(
ch™√l
 =3Ë
TIMx
->
CCR3
 = ((()(TIMx->
ARR
)Ë* ((()(
Lígth
)Ë/ 
dividî
));

150 if(
ch™√l
 =4Ë
TIMx
->
CCR4
 = ((()(TIMx->
ARR
)Ë* ((()(
Lígth
)Ë/ 
dividî
));

151 
	}
}

158 
	$CÆcTimClockSour£
(
TIM_Ty≥Def
 *
TIMx
)

160 
	`CÆcRCCClocks
();

161 #i‡
	`deföed
(
STM32F401xx
)

162 if(
TIMx
 =
TIM1
 || TIMx =
TIM9
 || TIMx =
TIM10
 || TIMx =
TIM11
)

164 
TIMSètus
.
Sour£Clock
 = 
Clocks
.
CuºítAPB2
;

166 if(
TIMx
 =
TIM2
 || TIMx =
TIM3
 || TIMx =
TIM4
 || TIMx =
TIM5
)

168 
TIMSètus
.
Sour£Clock
 = 
Clocks
.
CuºítAPB1
;

170 #ñi‡
	`deföed
(
STM32F40_41xxx
)

171 if(
TIMx
 =
TIM1
 || TIMx =
TIM8
 || TIMx =
TIM9
 || TIMx =
TIM10
 || TIMx =
TIM11
)

173 
TIMSètus
.
Sour£Clock
 = 
Clocks
.
CuºítAPB2
;

175 if(
TIMx
 =
TIM2
 || TIMx =
TIM3
 || TIMx =
TIM4
 || TIMx =
TIM5
 || TIMx =
TIM6
 || TIMx =
TIM7
 || TIMx =
TIM12
 || TIMx =
TIM13
 || TIMx =
TIM14
)

177 
TIMSètus
.
Sour£Clock
 = 
Clocks
.
CuºítAPB1
;

180 
	}
}

189 
__WEAK
 
boﬁ
 
	$SëPWM
(
TIM_Ty≥Def
 *
TIMx
, 
uöt8_t
 
Ch™√l
, 
Duty
)

191 if(
Ch™√l
 > 4Ë 
Ál£
;

192 
	`__©åibuã__
((
unu£d
)Ë
uöt32_t
 *
addªss
 = ((uöt32_à*)
TIMx
);

193 
addªss
 +((
uöt32_t
)(((uöt32_t)(
Ch™√l
 - 1) * 0x4) + 0x34) >> 2);

194 if(
Duty
 > 1.0) Duty = 1.0;

195 if(
Duty
 < -1.0) Duty = -1.0;

196 if(
Duty
 >= 0)

198 *
addªss
 = ((
öt32_t
Ë(
Duty
 * 
TIMx
->
ARR
));

199  
åue
;

203 *
addªss
 = ((
öt32_t
)(
TIMx
->
ARR
 + (
Duty
 * TIMx->ARR)));

204  
åue
;

206  
Ál£
;

207 
	}
}

214 
__WEAK
 
CÆcTimDuøti⁄
((*
H™dÀ
)())

216 
uöt32_t
 
°¨tI¡îvÆ
 = 
globÆTime
;

217 (*
H™dÀ
)();

218  (()(
globÆTime
 - 
°¨tI¡îvÆ
) / 1000);

219 
	}
}

	@C:\repos\SmallCar-main\Fil_lib\src\USART.c

1 
	~"USART.h
"

3 #if(
FIL_USART
 == 1)

5 
uöt16_t
 
	$CÆcUSARTBaudøã
(
USART_Ty≥Def
 *
USARTx
, 
uöt32_t
 
BaudR©e
)

7 
uöt32_t
 
BAUD
, 
REGISTER
 = 0;

8 
	`CÆcRCCClocks
();

9 #i‡
	`deföed
(
STM32F40_41xxx
)

10 if–
USARTx
 =
USART2
 || USARTx =
USART3
 || USARTx =
USART4
 || USARTx =
USART5
)

12 
BAUD
 = 
Clocks
.
CuºítAPB1
;

14 if(
USARTx
 =
USART1
 || USARTx =
USART6
)

16 
BAUD
 = 
Clocks
.
CuºítAPB2
;

19 #ñi‡
	`deföed
 (
STM32F401xx
)

20 if–
USARTx
 =
USART2
)

22 
BAUD
 = 
Clocks
.
CuºítAPB1
;

24 if(
USARTx
 =
USART1
 || USARTx =
USART6
)

26 
BAUD
 = 
Clocks
.
CuºítAPB2
;

30 #îr‹ 
InvÆid
 
modñ
 
STM32


32 
REGISTER
 = ((
uöt32_t
)(
BAUD
 + (
BaudR©e
 >> 1)));

33 
REGISTER
 /
BaudR©e
;

34  
REGISTER
;

35 
	}
}

	@C:\repos\SmallCar-main\RCR\BoardSelection.h

1 #¥agm®
⁄˚


19 
	#_c⁄figUSEBﬂrds
 (2)

	)

21 #i‡(
_c⁄figUSEBﬂrds
 == 0)

22 
	~"MöimÆKô.h
"

24 #i‡(
_c⁄figUSEBﬂrds
 == 0xFF)

25 
	~"MaxPös.h
"

26 
	~"MaxKô.h
"

27 
	~"MaxSëup.h
"

29 #i‡(
_c⁄figUSEBﬂrds
 > 0 && _configUSEBoards < 0xFF )

30 #i‡(
_c⁄figUSEBﬂrds
 == 1)

31 
	~"RCR_DevBﬂrd_1_Sëup.h
"

33 #i‡(
_c⁄figUSEBﬂrds
 == 2)

34 
	~"RCR_DevBﬂrd_2_Sëup.h
"

36 #i‡(
_c⁄figUSEBﬂrds
 == 3)

37 
	~"RCR_DevBﬂrd_3_Sëup.h
"

39 #i‡(
_c⁄figUSEBﬂrds
 == 4)

40 
	~"Pös.h
"

41 
	~"Sëup.h
"

43 #i‡((
_c⁄figUSEBﬂrds
 < 0) || (_configUSEBoards > 0xFF))

44 #îr‹ 
InvÆid
 
¨gumít
 
of
 
Devñ›mít
 
Bﬂrd


46 
	~"dev.h
"

47 
	~"dev_ws.h
"

	@C:\repos\SmallCar-main\RCR\DevBoard#2\RCR_DevBoard_2.h

1 #¥agm®
⁄˚


6 
	#BTN1_PWM_PIN
 
	`GPIOPöID
(
PORTA
,9)

7 
	#BTN2_PWM_PIN
 
	`GPIOPöID
(
PORTA
,8)

8 

	)

9 
	#BTN1_CCR
 ((
uöt32_t
 *)&(
TIM1
->
CCR1
))

	)

10 
	#BTN2_CCR
 ((
uöt32_t
 *)&(
TIM1
->
CCR2
))

	)

14 
	#BTN1_DIR_PIN
 
	`GPIOPöID
(
PORTB
,14)

15 
	#BTN2_DIR_PIN
 
	`GPIOPöID
(
PORTB
,15)

19 
	#ENCODER1A_PIN
 
	`GPIOPöID
(
PORTA
,0)

	)

20 
	#ENCODER1B_PIN
 
	`GPIOPöID
(
PORTA
,1)

	)

21 
	#ENCODER2A_PIN
 
	`GPIOPöID
(
PORTA
,6)

	)

22 
	#ENCODER2B_PIN
 
	`GPIOPöID
(
PORTA
,7)

	)

24 
	#ENCODER1_CNT
 ((
uöt32_t
 *)&(
TIM5
->
CNT
))

	)

25 
	#ENCODER2_CNT
 ((
uöt32_t
 *)&(
TIM3
->
CNT
))

	)

29 
	#MULPLXA_PIN
 
	`GPIOPöID
(
PORTB
,10)

30 
	#MULPLXB_PIN
 
	`GPIOPöID
(
PORTB
,12)

31 
	#MULPLXC_PIN
 
	`GPIOPöID
(
PORTB
,13)

32 
	#ADC_TOP
 
	`GPIOPöID
(
PORTB
,0)

33 
	#ADC_BOTTOM
 
	`GPIOPöID
(
PORTB
,1)

34 
	#POT_PIN
 
	`GPIOPöID
(
PORTA
,4)

39 
	#TX2_PIN
 
	`GPIOPöID
(
PORTB
,6)

	)

40 
	#RX2_PIN
 
	`GPIOPöID
(
PORTB
,7)

	)

42 
	#TX3_PIN
 
	`GPIOPöID
(
PORTA
,2)

	)

43 
	#RX3_PIN
 
	`GPIOPöID
(
PORTA
,3)

	)

47 
	#EXTI1_PIN
 
	`GPIOPöID
(
PORTB
,2)

	)

48 
	#EXTI2_PIN
 
	`GPIOPöID
(
PORTB
,3)

	)

49 
	#EXTI3_PIN
 
	`GPIOPöID
(
PORTB
,4)

	)

50 
	#EXTI4_PIN
 
	`GPIOPöID
(
PORTB
,5)

	)

51 
	#EXTI5_PIN
 
	`GPIOPöID
(
PORTA
,15)

	)

55 
	#I2C_SDA_PIN
 
	`GPIOPöID
(
PORTB
,9)

56 
	#I2C_SCL_PIN
 
	`GPIOPöID
(
PORTB
,8)

61 
	#USBP_PIN
 
	`GPIOPöID
(
PORTA
,12)

	)

62 
	#USBN_PIN
 
	`GPIOPöID
(
PORTA
,11)

	)

66 
	#INT_PIN
 
	`GPIOPöID
(
PORTA
,5)

	)

67 
	#LED_PIN
 
	`GPIOPöID
(
PORTA
,10)

	)

	@C:\repos\SmallCar-main\RCR\DevBoard#2\RCR_DevBoard_2_Setup.h

11 #¥agm®
⁄˚


13 
	~"FûC⁄fig.h
"

14 
	~"RCR_DevBﬂrd_2.h
"

16 #i‡
deföed
(
STM32F401xx
)

20 
	#__c⁄figUSE_RCC
 1

	)

21 
	#__c⁄figUSE_GPIO
 1

	)

22 
	#__c⁄figUSE_TIM
 1

	)

23 
	#__c⁄figUSE_USART
 1

	)

24 
	#__c⁄figUSE_DMA
 1

	)

25 
	#__c⁄figUSE_I2C
 1

	)

26 
	#__c⁄figUSE_ADC
 1

	)

27 
	#__c⁄figUSE_EXTI
 1

	)

28 
	#__c⁄figUSE_RTC
 0

	)

29 
	#__c⁄figUSE_FREERTOS
 0

	)

31 
	#__c⁄figCALC_RCC
 1

	)

32 
	#__c⁄figCALC_TIM
 1

	)

33 
	#__c⁄figCALC_USART
 1

	)

34 
	#__c⁄figCALC_Reguœt‹s
 0

	)

35 
	#__c⁄figCALC_M©rix
 0

	)

36 
	#__c⁄figCALC_I2C_SCANNING
 1

	)

38 
	#__c⁄figEXT_SSD1306
 1

	)

44 
	#__c⁄fig_SysTick_Cou¡î
 (84000)

45 

	)

50 
	#__c⁄fig_TIM1_PSC
 (84 - 1)

	)

51 
	#__c⁄fig_TIM1_ARR
 (200)

	)

52 
	#__c⁄fig_TIM1_CH1
 1

	)

53 
	#__c⁄fig_TIM1_CH2
 1

	)

54 
	#__c⁄fig_TIM1_CH3
 0

	)

55 
	#__c⁄fig_TIM1_CH4
 0

	)

57 
	#MAX_PWM
 
__c⁄fig_TIM1_ARR


	)

62 
	#__c⁄fig_Reguœt‹_ON
 (1)

	)

63 
	#__c⁄fig_Reguœt‹_Sour˚
 (
TIM2
)

	)

64 
	#__c⁄fig_Reguœt‹_FREQ
 (100)

	)

65 
	#__c⁄fig_Reguœt‹_P_K
 (5.0)

	)

66 
	#__c⁄fig_Reguœt‹_I_K
 (1.5)

	)

67 
	#__c⁄fig_Reguœt‹_D_K
 (0.5)

	)

68 
	#__c⁄fig_MAX_SUM_ERROR
 (6.0)

	)

69 
	#__c⁄fig_OUTPUT_END
 (50.0)

	)

70 
	#__c⁄fig_Reguœt‹_ERROR_END
 (0.0)

	)

71 
	#__c⁄fig_MAX_OUTPUT
 (1.0)

	)

72 
	#__c⁄fig_MIN_OUTPUT
 (0.08)

	)

74 
	#PI2
 (6.28314)

	)

75 
	#REDUCTION_ENGINE
 (150)

	)

76 
	#REDUCTION_DIFF
 (1.2)

	)

77 
	#REDUCTION_SUM
 (
REDUCTION_ENGINE
 + 
REDUCTION_DIFF
)

	)

78 
	#R_WHEEL
 (0.048)

	)

79 
	#WHEEL_LENGTH
 (
PI2
 * 
R_WHEEL
)

	)

80 
	#DISKETS_ON_ROTATE
 (41000.0)

	)

81 
	#COMPENSATE_VALUE
 (0.9)

	)

82 
	#DISK_TO_REAL
 (()(
WHEEL_LENGTH
 / 
DISKETS_ON_ROTATE
 * 
COMPENSATE_VALUE
))

	)

83 
	#TIME
 (()(1.0 / 
__c⁄fig_Reguœt‹_FREQ
))

	)

88 
	#__c⁄fig_USART1_Baudøã
 (9600)

	)

89 
	#__c⁄fig_USART2_Baudøã
 (115200)

	)

90 
	#__c⁄figUSART_I¡îru±Reque°
 (0)

	)

92 
	#__c⁄figUSE_ModBus
 (0)

	)

96 
	#__c⁄figMODBUS_Ty≥
 (0)

	)

97 #if(
__c⁄figUSE_ModBus
 == 1)

98 
	~"ModBus_c⁄f.h
"

99 
	~"ModBus.h
"

110 
	#__c⁄figADC_Mode
 (4)

	)

111 
	#__c⁄figADC_DMAReque°
 (1)

	)

112 
	#__c⁄figCONVERT_Vﬁts
 (0)

	)

113 
	#__c⁄figUSE_B©ãry_Ch¨gög
 (0)

	)

114 
	#__c⁄figUSE_Tem≥øtuª_Sís‹
 (0)

	)

116 
	#__c⁄figMAP_PŸítiomëî
 (4)

	)

117 
	#__c⁄figMAP_Mu…ùÀxî1
 (8)

	)

118 
	#__c⁄figMAP_Mu…ùÀxî2
 (9)

	)

120 
	#__c⁄figUSE_SENSOR_1
 
__c⁄figMAP_PŸítiomëî


	)

121 
	#__c⁄figUSE_SENSOR_2
 
__c⁄figMAP_Mu…ùÀxî1


	)

122 
	#__c⁄figUSE_SENSOR_3
 
__c⁄figMAP_Mu…ùÀxî2


	)

123 
	#__c⁄figUSE_SENSOR_4
 (-1)

	)

124 
	#__c⁄figUSE_SENSOR_5
 (-1)

	)

125 
	#__c⁄figUSE_SENSOR_6
 (-1)

	)

126 
	#__c⁄figUSE_SENSOR_7
 (-1)

	)

127 
	#__c⁄figUSE_SENSOR_8
 (-1)

	)

128 
	#__c⁄figUSE_SENSOR_9
 (-1)

	)

129 
	#__c⁄figUSE_SENSOR_10
 (-1)

	)

131 
	#__c⁄figADC_I¡îru±Reque°
 (0)

	)

140 
	#__c⁄figADC_Dividî
 (3)

	)

148 
	#__c⁄figADC_RESOLUTION
 (12)

149 

	)

160 
	#__c⁄figADC_CYCLES
 (
ADC_480_CYCLES
)

	)

165 
	#__c⁄figI2C_I¡îru±Reque°
 (0)

	)

166 
	#__c⁄figI2C_FödLi°Size
 (5)

	)

167 
	#__c⁄figI2C_TIMEOUT
 (20000)

	)

169 
	#__c⁄figTCS3472_SOURCE
 (
I2C1
)

	)

170 
	#__c⁄figTCS3472_ADDR
 (0x29)

	)

171 
	#__c⁄figTCS3472_Gaö
 (0x00)

	)

172 
	#__c⁄figTCS3472_WaôTime
 (0xFF)

	)

173 
	#__c⁄figTCS3472_I¡egøti⁄Time
 (0xFF)

	)

176 
	#__c⁄figI2C_LCD_SOURCE
 (
I2C1
)

	)

177 
	#__c⁄figUSE_LVGL
 (0)

	)

178 
	#SSD1306_ADDR
 (0x78)

179 

	)

181 
	#__c⁄figI2C_MPU_SOURCE
 (
I2C1
)

	)

182 
	#__c⁄figMPU_USE_CÆibøti⁄
 (1)

	)

183 
	#__c⁄figMPU_SˇÀ
 (0)

	)

184 
	#MPU9250_ADDR
 (0x68)

185 

	)

190 
	#Bﬂrd_C⁄fig
 {\

191 
SëPWR
; \

192 
SëSYSCFG
; \

193 
SëGPIOA
; \

194 
SëGPIOB
; \

195 
InôPîùh
; \

196 
SëDMA2
; \

197 
SëTIM1
; \

198 
SëTIM2
; \

199 
SëTIM3
; \

200 
SëTIM4
; \

201 
SëTIM5
; \

202 
InôTimîs
; \

203 
SëADC1
; \

204 
SëI2C1
; \

205 
SëUSART1
; \

206 
SëUSART2
; \

207 
	`SysTick_C⁄fig
(
__c⁄fig_SysTick_Cou¡î
); \

208 
InôI¡îru±s
; }

	)

213 
	#InôPîùh
 {\

214 
	`GPIOC⁄fPö
(
BTN1_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

215 
	`GPIOC⁄fPö
(
BTN2_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

216 
	`GPIOC⁄fPö
(
MULPLXA_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
); \

217 
	`GPIOC⁄fPö
(
MULPLXB_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
); \

218 
	`GPIOC⁄fPö
(
MULPLXC_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
); \

219 
	`GPIOC⁄fPö
(
INT_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
); \

220 
	`GPIOC⁄fPö
(
LED_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

221 
	`GPIOC⁄fPö
(
ADC_TOP
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

222 
	`GPIOC⁄fPö
(
ADC_BOTTOM
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

223 
	`GPIOC⁄fPö
(
POT_PIN
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
); \

224 
	`GPIOC⁄fPö
(
EXTI1_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
); \

225 
	`GPIOC⁄fPö
(
EXTI2_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
); \

226 
	`GPIOC⁄fPö
(
EXTI3_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
); \

227 
	`GPIOC⁄fPö
(
EXTI4_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
); \

228 
	`GPIOC⁄fPö
(
EXTI5_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
); \

229 
	`GPIOC⁄fPö
(
BTN1_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

230 
	`GPIOC⁄fAF
(
BTN1_PWM_PIN
, 
AF1
); \

231 
	`GPIOC⁄fPö
(
BTN2_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

232 
	`GPIOC⁄fAF
(
BTN2_PWM_PIN
, 
AF1
); \

233 
	`GPIOC⁄fPö
(
ENCODER1A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

234 
	`GPIOC⁄fAF
(
ENCODER1A_PIN
, 
AF2
); \

235 
	`GPIOC⁄fPö
(
ENCODER1B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

236 
	`GPIOC⁄fAF
(
ENCODER1B_PIN
, 
AF2
); \

237 
	`GPIOC⁄fPö
(
ENCODER2A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
); \

238 
	`GPIOC⁄fAF
(
ENCODER2A_PIN
, 
AF2
); \

239 
	`GPIOC⁄fPö
(
ENCODER2B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
); \

240 
	`GPIOC⁄fAF
(
ENCODER2B_PIN
, 
AF2
); \

241 
	`GPIOC⁄fPö
(
TX2_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

242 
	`GPIOC⁄fAF
(
TX2_PIN
,
AF7
); \

243 
	`GPIOC⁄fPö
(
RX2_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

244 
	`GPIOC⁄fAF
(
RX2_PIN
,
AF7
); \

245 
	`GPIOC⁄fPö
(
TX3_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

246 
	`GPIOC⁄fAF
(
TX3_PIN
,
AF7
); \

247 
	`GPIOC⁄fPö
(
RX3_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

248 
	`GPIOC⁄fAF
(
RX3_PIN
,
AF7
); \

249 
	`GPIOC⁄fPö
(
I2C_SDA_PIN
, 
ALTERNATE
, 
OPEN_DRAIN
, 
FAST_S
, 
NO_PULL_UP
); \

250 
	`GPIOC⁄fAF
(
I2C_SDA_PIN
, 
AF4
); \

251 
	`GPIOC⁄fPö
(
I2C_SCL_PIN
, 
ALTERNATE
, 
OPEN_DRAIN
, 
FAST_S
, 
NO_PULL_UP
); \

252 
	`GPIOC⁄fAF
(
I2C_SCL_PIN
, 
AF4
); }

	)

263 
	#InôTimîs
 {\

264 
	`TimPWMC⁄figuª
(
TIM1
,
__c⁄fig_TIM1_PSC
,
__c⁄fig_TIM1_ARR
,
__c⁄fig_TIM1_CH1
,
__c⁄fig_TIM1_CH2
,
__c⁄fig_TIM1_CH3
,
__c⁄fig_TIM1_CH4
); \

265 
	`TimEncodîC⁄figuª
(
TIM3
); \

266 
	`TimEncodîC⁄figuª
(
TIM5
); \

267 
	`TimPIDC⁄figuªAutom©ic
(
__c⁄fig_Reguœt‹_Sour˚
,
__c⁄fig_Reguœt‹_FREQ
); \

268 
	`TimPIDC⁄figuªAutom©ic
(
TIM4
, 100); \

269 
	`TimPIDC⁄figuªAutom©ic
(
TIM2
, 10); \

270 }

	)

275 
	#InôI¡îru±s
 {\

276 if(
__c⁄figADC_I¡îru±Reque°
 =1Ë
	`NVIC_E«bÀIRQ
(
ADC_IRQn
); \

277 if(
__c⁄figUSART_I¡îru±Reque°
 =1Ë
	`NVIC_E«bÀIRQ
(
USART1_IRQn
); \

278 if(
__c⁄figUSART_I¡îru±Reque°
 =1Ë
	`NVIC_E«bÀIRQ
(
USART2_IRQn
); \

279 if(
__c⁄figI2C_I¡îru±Reque°
 =1Ë
	`NVIC_E«bÀIRQ
(
I2C1_ER_IRQn
); }

	)

284 
	#InôUSART
 {\

285 
	`USARTBŸhC⁄figuª
(
USART1
,
__c⁄fig_USART1_Baudøã
, 0, 0); \

286 
	`USARTTønsmôãrC⁄figuª
(
USART6
, 
__c⁄fig_USART6_Baudøã
, 0);}

	)

	@C:\repos\SmallCar-main\RCR\DevBoard#3\RCR_DevBoard_3.h

1 #¥agm®
⁄˚


6 
	#BTN1_PWM_PIN
 
	`GPIOPöID
(
PORTA
,9)

7 
	#BTN2_PWM_PIN
 
	`GPIOPöID
(
PORTA
,8)

8 

	)

9 
	#BTN1_CCR
 ((
uöt32_t
 *)&(
TIM1
->
CCR1
))

	)

10 
	#BTN2_CCR
 ((
uöt32_t
 *)&(
TIM1
->
CCR2
))

	)

14 
	#BTN1_DIR_PIN
 
	`GPIOPöID
(
PORTB
,14)

15 
	#BTN2_DIR_PIN
 
	`GPIOPöID
(
PORTB
,15)

19 
	#ENCODER1A_PIN
 
	`GPIOPöID
(
PORTA
,0)

	)

20 
	#ENCODER1B_PIN
 
	`GPIOPöID
(
PORTA
,1)

	)

21 
	#ENCODER2A_PIN
 
	`GPIOPöID
(
PORTA
,6)

	)

22 
	#ENCODER2B_PIN
 
	`GPIOPöID
(
PORTA
,7)

	)

24 
	#ENCODER1_CNT
 ((
uöt32_t
 *)&(
TIM3
->
CNT
))

	)

25 
	#ENCODER2_CNT
 ((
uöt32_t
 *)&(
TIM4
->
CNT
))

	)

29 
	#MULPLXA_PIN
 
	`GPIOPöID
(
PORTB
,10)

30 
	#MULPLXB_PIN
 
	`GPIOPöID
(
PORTB
,12)

31 
	#MULPLXC_PIN
 
	`GPIOPöID
(
PORTB
,13)

32 
	#ADC_TOP
 
	`GPIOPöID
(
PORTB
,0)

33 
	#ADC_BOTTOM
 
	`GPIOPöID
(
PORTB
,1)

34 
	#POT_PIN
 
	`GPIOPöID
(
PORTA
,4)

39 
	#TX1_PIN
 
	`GPIOPöID
(
PORTA
,9)

	)

40 
	#RX1_PIN
 
	`GPIOPöID
(
PORTA
,10)

	)

42 
	#TX3_PIN
 
	`GPIOPöID
(
PORTA
,2)

	)

43 
	#RX3_PIN
 
	`GPIOPöID
(
PORTA
,3)

	)

47 
	#EXTI1_PIN
 
	`GPIOPöID
(
PORTB
,2)

	)

48 
	#EXTI2_PIN
 
	`GPIOPöID
(
PORTB
,3)

	)

49 
	#EXTI3_PIN
 
	`GPIOPöID
(
PORTB
,4)

	)

50 
	#EXTI4_PIN
 
	`GPIOPöID
(
PORTB
,5)

	)

51 
	#EXTI5_PIN
 
	`GPIOPöID
(
PORTA
,15)

	)

55 
	#I2C_SDA_PIN
 
	`GPIOPöID
(
PORTB
,9)

56 
	#I2C_SCL_PIN
 
	`GPIOPöID
(
PORTB
,8)

61 
	#USBP_PIN
 
	`GPIOPöID
(
PORTA
,12)

	)

62 
	#USBN_PIN
 
	`GPIOPöID
(
PORTA
,11)

	)

66 
	#INT_PIN
 
	`GPIOPöID
(
PORTA
,5)

	)

67 
	#LED2_PIN
 
	`GPIOPöID
(
PORTA
,10)

	)

68 
	#LED1_PIN
 
	`GPIOPöID
(
PORTC
,13)

	)

	@C:\repos\SmallCar-main\RCR\DevBoard#3\RCR_DevBoard_3_Setup.h

11 #¥agm®
⁄˚


13 
	~"FûC⁄fig.h
"

14 
	~"RCR_DevBﬂrd_3.h
"

16 #i‡
deföed
(
STM32F401xx
)

20 
	#__c⁄figUSE_RCC
 1

	)

21 
	#__c⁄figUSE_GPIO
 1

	)

22 
	#__c⁄figUSE_TIM
 1

	)

23 
	#__c⁄figUSE_USART
 1

	)

24 
	#__c⁄figUSE_DMA
 1

	)

25 
	#__c⁄figUSE_I2C
 0

	)

26 
	#__c⁄figUSE_ADC
 1

	)

27 
	#__c⁄figUSE_EXTI
 1

	)

28 
	#__c⁄figUSE_RTC
 0

	)

30 
	#__c⁄figCALC_RCC
 1

	)

31 
	#__c⁄figCALC_TIM
 1

	)

32 
	#__c⁄figCALC_USART
 1

	)

36 
	#__c⁄figEXT_FREERTOS
 0

	)

37 
	#__c⁄figEXT_REGULATOR
 0

	)

38 
	#__c⁄figEXT_MATRIX
 0

	)

39 
	#__c⁄figEXT_KINEMATICS
 0

	)

40 
	#__c⁄figEXT_SSD1306
 0

	)

41 
	#__c⁄figEXT_MPU9250
 0

	)

46 
	#__c⁄figEXT_ModBus
 1

	)

47 
	#__c⁄figMODBUS_SœveAddªss
 0x01

	)

48 
	#__c⁄figMODBUS_Sour˚
 
USART1


	)

49 
	#__c⁄figMODBUS_I¡îru±Sour˚
 
USART1_IRQn


	)

50 
	#__c⁄figMODBUS_H™dÀr
 
USART1_IRQH™dÀr


	)

51 
	#__c⁄figMODBUS_MINIMAL_OFFSET
 7

	)

52 
	#__c⁄figMODBUS_MAXREGISTERS
 5

	)

58 
	#__c⁄fig_SysTick_Cou¡î
 (84000)

59 

	)

64 
	#__c⁄fig_TIM1_PSC
 (84 - 1)

	)

65 
	#__c⁄fig_TIM1_ARR
 (200)

	)

66 
	#__c⁄fig_TIM1_CH1
 1

	)

67 
	#__c⁄fig_TIM1_CH2
 1

	)

68 
	#__c⁄fig_TIM1_CH3
 0

	)

69 
	#__c⁄fig_TIM1_CH4
 0

	)

71 
	#__c⁄fig_TIM5_PSC
 (420 - 1)

	)

72 
	#__c⁄fig_TIM5_ARR
 (4000)

	)

73 
	#__c⁄fig_TIM5_CH1
 1

	)

74 
	#__c⁄fig_TIM5_CH2
 0

	)

75 
	#__c⁄fig_TIM5_CH3
 0

	)

76 
	#__c⁄fig_TIM5_CH4
 0

	)

78 
	#MAX_PWM
 
__c⁄fig_TIM1_ARR


	)

79 
	#MAX_PWM_SERVO
 
__c⁄fig_TIM5_ARR


	)

85 
	#__c⁄fig_Reguœt‹Li°
 (1)

	)

86 
	#__c⁄fig_Reguœt‹Li°P
 (0)

	)

87 
	#__c⁄fig_Reguœt‹Li°PI
 (0)

	)

88 
	#__c⁄fig_Reguœt‹Li°PID
 (1)

	)

118 
	#__c⁄fig_USART1_Baudøã
 (9600)

	)

119 
	#__c⁄fig_USART6_Baudøã
 (115200)

	)

124 
	#__c⁄figADCCONVERT_Vﬁts
 (0)

	)

125 
	#__c⁄figUSE_B©ãry_Ch¨gög
 (1)

	)

126 
	#__c⁄figUSE_Tem≥øtuª_Sís‹
 (1)

	)

127 
	#__c⁄figADC_I¡îru±Reque°
 (0)

	)

128 
	#__c⁄figADC_DMAReque°
 (1)

	)

137 
	#__c⁄figADC_Dividî
 (3)

	)

145 
	#__c⁄figADC_RESOLUTION
 (12)

146 

	)

157 
	#__c⁄figADC_CYCLES
 (
ADC_480_CYCLES
)

	)

167 
	#__c⁄figADC_DIVIDER
 (3)

	)

172 
	#__c⁄figCALC_I2C_SCANNING
 (1)

	)

174 
	#__c⁄figI2C_FödLi°Size
 (3)

	)

176 
	#__c⁄figI2C_TIMEOUT
 (5000)

	)

179 
	#__c⁄figI2C_LCD_SOURCE
 (
I2C1
)

	)

180 
	#__c⁄figUSE_LVGL
 (0)

	)

183 
	#__c⁄figEXTMPU_SOURCE
 (
I2C1
)

	)

184 
	#__c⁄figEXTMPU_CÆibøti⁄
 (1)

	)

185 
	#__c⁄figEXTMPU_aSˇÀ
 
AFSR_4G


	)

186 
	#__c⁄figEXTMPU_gSˇÀ
 
GFSR_500DPS


	)

187 
	#__c⁄figEXTMPU_mSˇÀ
 
MRES_16BIT


	)

188 
	#__c⁄figEXTMPU_mResﬁuti⁄


	)

195 
	#Bﬂrd_C⁄fig
 {\

196 
SëPWR
; \

197 
SëGPIOA
; \

198 
SëGPIOB
; \

199 
SëGPIOC
; \

200 
SëTIM1
; \

201 
SëTIM3
; \

202 
SëTIM4
; \

203 
SëTIM5
; \

204 
SëDMA2
; \

205 
SëADC1
; \

206 
SëUSART1
; \

207 
SëUSART6
; \

208 
SëSYSCFG
; \

209 
InôPîùh
; \

210 
InôTimîs
; \

211 
InôI¡îru±s
; \

212 
	`USARTBŸhC⁄figuª
(
USART1
,115200,1,0); \

213 
SëI2C1
; }

	)

218 
	#InôPîùh
 {\

219 
	`GPIOC⁄fPö
(
BTN1_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

220 
	`GPIOC⁄fPö
(
MULPLXA_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

221 
	`GPIOC⁄fPö
(
MULPLXB_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

222 
	`GPIOC⁄fPö
(
MULPLXC_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

223 
	`GPIOC⁄fPö
(
INT_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

224 
	`GPIOC⁄fPö
(
LED1_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

225 
	`GPIOC⁄fPö
(
LED2_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

226 
	`GPIOC⁄fPö
(
ADC_TOP
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

227 
	`GPIOC⁄fPö
(
POT_PIN
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

228 
	`GPIOC⁄fPö
(
EXTI1_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

229 
	`GPIOC⁄fPö
(
EXTI2_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

230 
	`GPIOC⁄fPö
(
EXTI3_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

231 
	`GPIOC⁄fPö
(
EXTI4_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

232 
	`GPIOC⁄fPö
(
EXTI5_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);\

233 
	`GPIOC⁄fPö
(
TX1_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);\

234 
	`GPIOC⁄fPö
(
RX1_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);\

235 
	`GPIOC⁄fAF
(
TX1_PIN
,
AF7
);\

236 
	`GPIOC⁄fAF
(
RX1_PIN
,
AF7
);\

237 
	`GPIOC⁄fPö
(
BTN1_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

238 
	`GPIOC⁄fAF
(
BTN1_PWM_PIN
, 
AF1
);\

239 
	`GPIOC⁄fPö
(
BTN2_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);\

240 
	`GPIOC⁄fAF
(
BTN2_PWM_PIN
, 
AF1
);\

241 
	`GPIOC⁄fPö
(
ENCODER1A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);\

242 
	`GPIOC⁄fAF
(
ENCODER1A_PIN
, 
AF2
);\

243 
	`GPIOC⁄fPö
(
ENCODER1B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);\

244 
	`GPIOC⁄fAF
(
ENCODER1B_PIN
, 
AF2
);\

245 
	`GPIOC⁄fPö
(
ENCODER2A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);\

246 
	`GPIOC⁄fAF
(
ENCODER2A_PIN
, 
AF2
);\

247 
	`GPIOC⁄fPö
(
ENCODER2B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);\

248 
	`GPIOC⁄fAF
(
ENCODER2B_PIN
, 
AF2
);\

249 
	`GPIOC⁄fPö
(
I2C_SDA_PIN
, 
ALTERNATE
, 
OPEN_DRAIN
, 
FAST_S
, 
NO_PULL_UP
);\

250 
	`GPIOC⁄fAF
(
I2C_SDA_PIN
, 
AF4
);\

251 
	`GPIOC⁄fPö
(
I2C_SCL_PIN
, 
ALTERNATE
, 
OPEN_DRAIN
, 
FAST_S
, 
NO_PULL_UP
);\

252 
	`GPIOC⁄fAF
(
I2C_SCL_PIN
, 
AF4
);}

	)

263 
	#InôTimîs
 {\

264 
	`TimPWMC⁄figuª
(
TIM1
,
__c⁄fig_TIM1_PSC
,
__c⁄fig_TIM1_ARR
,
__c⁄fig_TIM1_CH1
,
__c⁄fig_TIM1_CH2
,
__c⁄fig_TIM1_CH3
,
__c⁄fig_TIM1_CH4
); \

265 
	`TimPWMC⁄figuª
(
TIM5
,
__c⁄fig_TIM5_PSC
,
__c⁄fig_TIM5_ARR
,
__c⁄fig_TIM5_CH1
,
__c⁄fig_TIM5_CH2
,
__c⁄fig_TIM5_CH3
,
__c⁄fig_TIM5_CH4
); \

266 
	`TimEncodîC⁄figuª
(
TIM3
); \

267 
	`TimPIDC⁄figuªAutom©ic
(
TIM4
,100); }

	)

271 
	#InôI¡îru±s
 {\

272 
	`NVIC_E«bÀIRQ
(
TIM4_IRQn
);}

	)

	@C:\repos\SmallCar-main\RCR\DevBoard#4\Pins.h

1 #¥agm®
⁄˚


3 
	#LED_PIN
 
	`GPIOPöID
(
PORTC
,13)

	)

5 
	#PWM1_PIN
 
	`GPIOPöID
(
PORTA
,8)

	)

6 
	#PWM2_PIN
 
	`GPIOPöID
(
PORTA
,9)

	)

8 
	#PWM1_CCR
 ((
uöt32_t
 *)&(
TIM1
->
CCR1
))

	)

9 
	#PWM2_CCR
 ((
uöt32_t
 *)&(
TIM1
->
CCR2
))

	)

11 
	#DIR1_PIN
 
	`GPIOPöID
(
PORTA
,10)

	)

12 
	#DIR2_PIN
 
	`GPIOPöID
(
PORTA
,11)

	)

13 
	#DIR3_PIN
 
	`GPIOPöID
(
PORTA
,7)

	)

14 
	#DIR4_PIN
 
	`GPIOPöID
(
PORTA
,6)

	)

17 
	#SENSOR1_PIN
 
	`GPIOPöID
(
PORTA
,0)

	)

18 
	#SENSOR2_PIN
 
	`GPIOPöID
(
PORTA
,1)

	)

	@C:\repos\SmallCar-main\RCR\DevBoard#4\Setup.h

1 #¥agm®
⁄˚


3 
	#__c⁄figUSE_RCC
 1

	)

4 
	#__c⁄figUSE_GPIO
 1

	)

5 
	#__c⁄figUSE_TIM
 1

	)

6 
	#__c⁄figUSE_USART
 0

	)

7 
	#__c⁄figUSE_DMA
 1

	)

8 
	#__c⁄figUSE_I2C
 0

	)

9 
	#__c⁄figUSE_ADC
 1

	)

10 
	#__c⁄figUSE_EXTI
 0

	)

11 
	#__c⁄figUSE_RTC
 0

	)

12 
	#__c⁄figUSE_FREERTOS
 0

	)

14 
	#__c⁄figCALC_RCC
 1

	)

15 
	#__c⁄figCALC_TIM
 1

	)

16 
	#__c⁄figCALC_USART
 0

	)

17 
	#__c⁄figCALC_Reguœt‹s
 0

	)

18 
	#__c⁄figCALC_M©rix
 0

	)

20 
	#__c⁄figCONVERT_Vﬁts
 (0)

	)

21 
	#__c⁄figUSE_B©ãry_Ch¨gög
 (0)

	)

22 
	#__c⁄figUSE_Tem≥øtuª_Sís‹
 (0)

	)

24 
	#__c⁄figADC_I¡îru±Reque°
 (0)

	)

25 
	#__c⁄figADC_DMAReque°
 (1)

	)

26 
	#__c⁄figADC_Dividî
 (3)

	)

27 
	#__c⁄figADC_RESOLUTION
 (12)

28 
	#__c⁄figADC_CYCLES
 (
ADC_480_CYCLES
)

	)

29 
	#__c⁄figADC_DIVIDER
 (3)

	)

31 
	#Bﬂrd_C⁄fig
 {\

32 
SëGPIOA
; \

33 
SëTIM1
; \

34 
SëADC1
; \

35 
SëDMA2
; \

36 
	`GPIOC⁄fPö
(
PWM1_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

37 
	`GPIOC⁄fPö
(
PWM2_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

38 
	`GPIOC⁄fAF
(
PWM1_PIN
,
AF1
); \

39 
	`GPIOC⁄fAF
(
PWM2_PIN
,
AF1
); \

40 
	`GPIOC⁄fPö
(
DIR1_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

41 
	`GPIOC⁄fPö
(
DIR2_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

42 
	`GPIOC⁄fPö
(
DIR3_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

43 
	`GPIOC⁄fPö
(
DIR4_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

44 
	`GPIOC⁄fPö
(
SENSOR1_PIN
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

45 
	`GPIOC⁄fPö
(
SENSOR2_PIN
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
); \

46 
	`TimPWMC⁄figuªAutom©ic
(
TIM1
,50,1,1,0,0); \

47 
	`SysTick_C⁄fig
(84000); }

	)

	@C:\repos\SmallCar-main\RCR\MaxKit\MaxKit.h

11 #¥agm®
⁄˚


13 
	~"FûC⁄fig.h
"

19 
	#__c⁄figUSE_RCC
 (1)

	)

20 
	#__c⁄figUSE_GPIO
 (1)

	)

21 
	#__c⁄figUSE_TIM
 (0)

	)

22 
	#__c⁄figUSE_USART
 (0)

	)

23 
	#__c⁄figUSE_DMA
 (0)

	)

24 
	#__c⁄figUSE_I2C
 (0)

	)

25 
	#__c⁄figUSE_ADC
 (0)

	)

26 
	#__c⁄figUSE_EXTI
 (0)

	)

27 
	#__c⁄figUSE_RTC
 (0)

	)

28 
	#__c⁄figUSE_FREERTOS
 (0)

	)

30 
	#__c⁄figCALC_RCC
 (0)

	)

31 
	#__c⁄figCALC_TIM
 (0)

	)

32 
	#__c⁄figCALC_USART
 (0)

	)

33 
	#__c⁄figCALC_Reguœt‹s
 (0)

	)

34 
	#__c⁄figCALC_M©rix
 (0)

	)

35 
	#__c⁄fig_SysTick_Cou¡î
 (0)

	)

40 
	#__c⁄fig_TIM1_PSC
 (0)

	)

41 
	#__c⁄fig_TIM1_ARR
 (0)

	)

42 
	#__c⁄fig_TIM1_CH1
 (0)

	)

43 
	#__c⁄fig_TIM1_CH2
 (0)

	)

44 
	#__c⁄fig_TIM1_CH3
 (0)

	)

45 
	#__c⁄fig_TIM1_CH4
 (0)

	)

50 
	#__c⁄fig_TIM2_PSC
 (0)

	)

51 
	#__c⁄fig_TIM2_ARR
 (0)

	)

52 
	#__c⁄fig_TIM2_CH1
 (0)

	)

53 
	#__c⁄fig_TIM2_CH2
 (0)

	)

54 
	#__c⁄fig_TIM2_CH3
 (0)

	)

55 
	#__c⁄fig_TIM2_CH4
 (0)

	)

60 
	#__c⁄fig_TIM3_PSC
 (0)

	)

61 
	#__c⁄fig_TIM3_ARR
 (0)

	)

62 
	#__c⁄fig_TIM3_CH1
 (0)

	)

63 
	#__c⁄fig_TIM3_CH2
 (0)

	)

64 
	#__c⁄fig_TIM3_CH3
 (0)

	)

65 
	#__c⁄fig_TIM3_CH4
 (0)

	)

70 
	#__c⁄fig_TIM4_PSC
 (0)

	)

71 
	#__c⁄fig_TIM4_ARR
 (0)

	)

72 
	#__c⁄fig_TIM4_CH1
 (0)

	)

73 
	#__c⁄fig_TIM4_CH2
 (0)

	)

74 
	#__c⁄fig_TIM4_CH3
 (0)

	)

75 
	#__c⁄fig_TIM4_CH4
 (0)

	)

80 
	#__c⁄fig_TIM5_PSC
 (0)

	)

81 
	#__c⁄fig_TIM5_ARR
 (0)

	)

82 
	#__c⁄fig_TIM5_CH1
 (0)

	)

83 
	#__c⁄fig_TIM5_CH2
 (0)

	)

84 
	#__c⁄fig_TIM5_CH3
 (0)

	)

85 
	#__c⁄fig_TIM5_CH4
 (0)

	)

90 
	#__c⁄fig_TIM6_PSC
 (0)

	)

91 
	#__c⁄fig_TIM6_ARR
 (0)

	)

96 
	#__c⁄fig_TIM7_PSC
 (0)

	)

97 
	#__c⁄fig_TIM7_ARR
 (0)

	)

102 
	#__c⁄fig_TIM8_PSC
 (0)

	)

103 
	#__c⁄fig_TIM8_ARR
 (0)

	)

104 
	#__c⁄fig_TIM8_CH1
 (0)

	)

105 
	#__c⁄fig_TIM8_CH2
 (0)

	)

106 
	#__c⁄fig_TIM8_CH3
 (0)

	)

107 
	#__c⁄fig_TIM8_CH4
 (0)

	)

112 
	#__c⁄fig_TIM9_PSC
 (0)

	)

113 
	#__c⁄fig_TIM9_ARR
 (0)

	)

114 
	#__c⁄fig_TIM9_CH1
 (0)

	)

115 
	#__c⁄fig_TIM9_CH2
 (0)

	)

120 
	#__c⁄fig_TIM10_PSC
 (0)

	)

121 
	#__c⁄fig_TIM10_ARR
 (0)

	)

122 
	#__c⁄fig_TIM10_CH1
 (0)

	)

127 
	#__c⁄fig_TIM11_PSC
 (0)

	)

128 
	#__c⁄fig_TIM11_ARR
 (0)

	)

129 
	#__c⁄fig_TIM11_CH1
 (0)

	)

131 
	#__c⁄fig_TIM12_PSC
 (0)

	)

132 
	#__c⁄fig_TIM12_ARR
 (0)

	)

133 
	#__c⁄fig_TIM12_CH1
 (0)

	)

134 
	#__c⁄fig_TIM12_CH2
 (0)

	)

135 
	#__c⁄fig_TIM12_CH3
 (0)

	)

136 
	#__c⁄fig_TIM12_CH4
 (0)

	)

138 
	#__c⁄fig_TIM13_PSC
 (0)

	)

139 
	#__c⁄fig_TIM13_ARR
 (0)

	)

140 
	#__c⁄fig_TIM13_CH1
 (0)

	)

141 
	#__c⁄fig_TIM13_CH2
 (0)

	)

142 
	#__c⁄fig_TIM13_CH3
 (0)

	)

143 
	#__c⁄fig_TIM13_CH4
 (0)

	)

145 
	#__c⁄fig_TIM14_PSC
 (0)

	)

146 
	#__c⁄fig_TIM14_ARR
 (0)

	)

147 
	#__c⁄fig_TIM14_CH1
 (0)

	)

148 
	#__c⁄fig_TIM14_CH2
 (0)

	)

149 
	#__c⁄fig_TIM14_CH3
 (0)

	)

150 
	#__c⁄fig_TIM14_CH4
 (0)

	)

152 
	#MAX_PWM
 (0)

	)

153 
	#MAX_PWM_SERVO
 (0)

	)

155 
	#__c⁄fig_Reguœt‹_ON
 (0)

	)

156 
	#__c⁄fig_Reguœt‹_Sour˚
 (0)

	)

157 
	#__c⁄fig_Reguœt‹_FREQ
 (0)

	)

158 
	#__c⁄fig_Reguœt‹_P_K
 (0.0)

	)

159 
	#__c⁄fig_Reguœt‹_I_K
 (0.0)

	)

160 
	#__c⁄fig_Reguœt‹_D_K
 (0.0)

	)

161 
	#__c⁄fig_MAX_SUM_ERROR
 (0.0)

	)

162 
	#__c⁄fig_OUTPUT_END
 (0.0)

	)

163 
	#__c⁄fig_Reguœt‹_ERROR_END
 (0.0)

	)

164 
	#__c⁄fig_MAX_OUTPUT
 (0.0)

	)

165 
	#__c⁄fig_MIN_OUTPUT
 (0.0)

	)

168 
	#REDUCTION_ENGINE
 (0)

	)

169 
	#REDUCTION_DIFF
 (0)

	)

170 
	#REDUCTION_SUM
 (
REDUCTION_ENGINE
 + 
REDUCTION_DIFF
)

	)

171 
	#R_WHEEL
 (0.0)

	)

172 
	#WHEEL_LENGTH
 (
PI2
 * 
R_WHEEL
)

	)

173 
	#DISKETS_ON_ROTATE
 (0.0)

	)

174 
	#COMPENSATE_VALUE
 (1.0)

	)

175 
	#DISK_TO_REAL
 (()(
WHEEL_LENGTH
 / 
DISKETS_ON_ROTATE
 * 
COMPENSATE_VALUE
))

	)

176 
	#TIME
 (()(1.0 / 
__c⁄fig_Reguœt‹_FREQ
))

	)

177 
	#PI2
 (6.28314)

	)

179 
	#__c⁄fig_USART1_Baudøã
 (0)

	)

180 
	#__c⁄fig_USART6_Baudøã
 (0)

	)

182 
	#__c⁄figUSE_ModBus
 (0)

	)

183 
	#__c⁄figMODBUS_Ty≥
 (0)

	)

184 #if(
__c⁄figUSE_ModBus
 == 1)

185 
	~"ModBus_c⁄f.h
"

186 
	~"ModBus.h
"

189 
	#__c⁄figADC_Mode
 (0)

	)

190 
	#__c⁄figCONVERT_Vﬁts
 (0)

	)

191 
	#__c⁄figUSE_B©ãry_Ch¨gög
 (0)

	)

192 
	#__c⁄figUSE_Tem≥øtuª_Sís‹
 (0)

	)

194 
	#__c⁄figUSE_SENSOR_1
 (-1)

	)

195 
	#__c⁄figUSE_SENSOR_2
 (-1)

	)

196 
	#__c⁄figUSE_SENSOR_3
 (-1)

	)

197 
	#__c⁄figUSE_SENSOR_4
 (-1)

	)

198 
	#__c⁄figUSE_SENSOR_5
 (-1)

	)

199 
	#__c⁄figUSE_SENSOR_6
 (-1)

	)

200 
	#__c⁄figUSE_SENSOR_7
 (-1)

	)

201 
	#__c⁄figUSE_SENSOR_8
 (-1)

	)

202 
	#__c⁄figUSE_SENSOR_9
 (-1)

	)

203 
	#__c⁄figUSE_SENSOR_10
 (-1)

	)

205 
	#__c⁄figADC_I¡îru±Reque°
 (0)

	)

214 
	#__c⁄figADC_Dividî
 (0)

	)

222 
	#__c⁄figADC_RESOLUTION
 (0)

	)

234 
	#__c⁄figADC_CYCLES
 (0)

	)

236 
	#__c⁄figCALC_I2C_SCANNING
 (0)

	)

237 
	#__c⁄figI2C_FödLi°Size
 (0)

	)

238 
	#__c⁄figI2C_TIMEOUT
 (0)

	)

240 
	#__c⁄figI2C_LCD_SOURCE
 (0)

	)

241 
	#__c⁄figUSE_LVGL
 (0)

	)

242 
	#SSD1306_ADDR
 (0x78)

	)

244 
	#__c⁄figI2C_MPU_SOURCE
 (0)

	)

245 
	#__c⁄figMPU_USE_CÆibøti⁄
 (0)

	)

246 
	#__c⁄figMPU_SˇÀ
 (0)

	)

247 
	#__c⁄figIS_AD0
 (0)

	)

248 
	#MPU9250_ADDR
 (
__c⁄figIS_AD0
 =1Ë? (0x69Ë: (0x68)

	)

253 
	#__c⁄figRTC_YEAR
 (22)

	)

254 
	#__c⁄figRTC_MONTHS
 (8)

	)

255 
	#__c⁄figRTC_DATE
 (30)

	)

257 
	#__c⁄figRTC_HOURS
 (9)

	)

258 
	#__c⁄figRTC_MINUTES
 (30)

	)

259 
	#__c⁄figRTC_SECONDS
 (0)

	)

263 
	#__c⁄figUSE_ALARM_A
 (0)

	)

264 
	#__c⁄figRTC_ALARM_A_DATE
 (0)

	)

265 
	#__c⁄figRTC_ALARM_A_HOURS
 (0)

	)

266 
	#__c⁄figRTC_ALARM_A_MINUTES
 (0)

	)

267 
	#__c⁄figRTC_ALARM_A_SECONDS
 (0)

	)

271 
	#__c⁄figUSE_ALARM_B
 (0)

	)

272 
	#__c⁄figRTC_ALARM_B_DATE
 (0)

	)

273 
	#__c⁄figRTC_ALARM_B_HOURS
 (0)

	)

274 
	#__c⁄figRTC_ALARM_B_MINUTES
 (0)

	)

275 
	#__c⁄figRTC_ALARM_B_SECONDS
 (0)

	)

	@C:\repos\SmallCar-main\RCR\MaxKit\MaxPins.h

1 #¥agm®
⁄˚


3 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F411xE
)

5 
	#PA0
 
	`GPIOPöID
(
PORTA
,0)

	)

6 
	#PA1
 
	`GPIOPöID
(
PORTA
,1)

	)

7 
	#PA2
 
	`GPIOPöID
(
PORTA
,2)

	)

8 
	#PA3
 
	`GPIOPöID
(
PORTA
,3)

	)

9 
	#PA4
 
	`GPIOPöID
(
PORTA
,4)

	)

10 
	#PA5
 
	`GPIOPöID
(
PORTA
,5)

	)

11 
	#PA6
 
	`GPIOPöID
(
PORTA
,6)

	)

12 
	#PA7
 
	`GPIOPöID
(
PORTA
,7)

	)

13 
	#PA8
 
	`GPIOPöID
(
PORTA
,8)

	)

14 
	#PA9
 
	`GPIOPöID
(
PORTA
,9)

	)

15 
	#PA10
 
	`GPIOPöID
(
PORTA
,10)

	)

16 
	#PA13
 
	`GPIOPöID
(
PORTA
,13)

	)

17 
	#PA14
 
	`GPIOPöID
(
PORTA
,14)

	)

18 
	#PA15
 
	`GPIOPöID
(
PORTA
,15)

	)

20 
	#PB0
 
	`GPIOPöID
(
PORTB
,0)

	)

21 
	#PB1
 
	`GPIOPöID
(
PORTB
,1)

	)

22 
	#PB2
 
	`GPIOPöID
(
PORTB
,2)

	)

23 
	#PB3
 
	`GPIOPöID
(
PORTB
,3)

	)

24 
	#PB4
 
	`GPIOPöID
(
PORTB
,4)

	)

25 
	#PB5
 
	`GPIOPöID
(
PORTB
,5)

	)

26 
	#PB6
 
	`GPIOPöID
(
PORTB
,6)

	)

27 
	#PB7
 
	`GPIOPöID
(
PORTB
,7)

	)

28 
	#PB8
 
	`GPIOPöID
(
PORTB
,8)

	)

29 
	#PB9
 
	`GPIOPöID
(
PORTB
,9)

	)

30 
	#PB10
 
	`GPIOPöID
(
PORTB
,10)

	)

31 
	#PB11
 
	`GPIOPöID
(
PORTB
,11)

	)

32 
	#PB12
 
	`GPIOPöID
(
PORTB
,12)

	)

33 
	#PB13
 
	`GPIOPöID
(
PORTB
,13)

	)

34 
	#PB14
 
	`GPIOPöID
(
PORTB
,14)

	)

35 
	#PB15
 
	`GPIOPöID
(
PORTB
,15)

	)

37 
	#PC0
 
	`GPIOPöID
(
PORTC
,0)

	)

38 
	#PC1
 
	`GPIOPöID
(
PORTC
,1)

	)

39 
	#PC2
 
	`GPIOPöID
(
PORTC
,2)

	)

40 
	#PC3
 
	`GPIOPöID
(
PORTC
,3)

	)

41 
	#PC6
 
	`GPIOPöID
(
PORTC
,6)

	)

42 
	#PC7
 
	`GPIOPöID
(
PORTC
,7)

	)

43 
	#PC8
 
	`GPIOPöID
(
PORTC
,8)

	)

44 
	#PC9
 
	`GPIOPöID
(
PORTC
,9)

	)

45 
	#PC10
 
	`GPIOPöID
(
PORTC
,10)

	)

46 
	#PC11
 
	`GPIOPöID
(
PORTC
,11)

	)

47 
	#PC12
 
	`GPIOPöID
(
PORTC
,12)

	)

48 
	#PC13
 
	`GPIOPöID
(
PORTC
,13)

	)

49 
	#PC14
 
	`GPIOPöID
(
PORTC
,14)

	)

50 
	#PC15
 
	`GPIOPöID
(
PORTC
,15)

	)

52 
	#PD0
 
	`GPIOPöID
(
PORTD
,0)

	)

53 
	#PD1
 
	`GPIOPöID
(
PORTD
,1)

	)

54 
	#PD2
 
	`GPIOPöID
(
PORTD
,2)

	)

55 
	#PD3
 
	`GPIOPöID
(
PORTD
,3)

	)

56 
	#PD4
 
	`GPIOPöID
(
PORTD
,4)

	)

57 
	#PD5
 
	`GPIOPöID
(
PORTD
,5)

	)

58 
	#PD6
 
	`GPIOPöID
(
PORTD
,6)

	)

59 
	#PD7
 
	`GPIOPöID
(
PORTD
,7)

	)

60 
	#PD8
 
	`GPIOPöID
(
PORTD
,8)

	)

61 
	#PD9
 
	`GPIOPöID
(
PORTD
,9)

	)

62 
	#PD10
 
	`GPIOPöID
(
PORTD
,10)

	)

63 
	#PD11
 
	`GPIOPöID
(
PORTD
,11)

	)

64 
	#PD12
 
	`GPIOPöID
(
PORTD
,12)

	)

65 
	#PD13
 
	`GPIOPöID
(
PORTD
,13)

	)

66 
	#PD14
 
	`GPIOPöID
(
PORTD
,14)

	)

67 
	#PD15
 
	`GPIOPöID
(
PORTD
,15)

	)

69 
	#PE0
 
	`GPIOPöID
(
PORTE
,0)

	)

70 
	#PE1
 
	`GPIOPöID
(
PORTE
,1)

	)

71 
	#PE2
 
	`GPIOPöID
(
PORTE
,2)

	)

72 
	#PE3
 
	`GPIOPöID
(
PORTE
,3)

	)

73 
	#PE4
 
	`GPIOPöID
(
PORTE
,4)

	)

74 
	#PE5
 
	`GPIOPöID
(
PORTE
,5)

	)

75 
	#PE6
 
	`GPIOPöID
(
PORTE
,6)

	)

76 
	#PE7
 
	`GPIOPöID
(
PORTE
,7)

	)

77 
	#PE8
 
	`GPIOPöID
(
PORTE
,8)

	)

78 
	#PE9
 
	`GPIOPöID
(
PORTE
,9)

	)

79 
	#PE10
 
	`GPIOPöID
(
PORTE
,10)

	)

80 
	#PE11
 
	`GPIOPöID
(
PORTE
,11)

	)

81 
	#PE12
 
	`GPIOPöID
(
PORTE
,12)

	)

82 
	#PE13
 
	`GPIOPöID
(
PORTE
,13)

	)

83 
	#PE14
 
	`GPIOPöID
(
PORTE
,14)

	)

84 
	#PE15
 
	`GPIOPöID
(
PORTE
,15)

	)

86 
	#TIM1_CNT
 ((
uöt32_t
 *)&(
TIM1
->
CNT
))

	)

87 
	#TIM2_CNT
 ((
uöt32_t
 *)&(
TIM2
->
CNT
))

	)

88 
	#TIM3_CNT
 ((
uöt32_t
 *)&(
TIM3
->
CNT
))

	)

89 
	#TIM4_CNT
 ((
uöt32_t
 *)&(
TIM4
->
CNT
))

	)

90 
	#TIM5_CNT
 ((
uöt32_t
 *)&(
TIM5
->
CNT
))

	)

91 
	#TIM6_CNT
 ((
uöt32_t
 *)&(
TIM6
->
CNT
))

	)

92 
	#TIM7_CNT
 ((
uöt32_t
 *)&(
TIM7
->
CNT
))

	)

93 
	#TIM8_CNT
 ((
uöt32_t
 *)&(
TIM8
->
CNT
))

	)

94 
	#TIM9_CNT
 ((
uöt32_t
 *)&(
TIM9
->
CNT
))

	)

95 
	#TIM10_CNT
 ((
uöt32_t
 *)&(
TIM10
->
CNT
))

	)

96 
	#TIM11_CNT
 ((
uöt32_t
 *)&(
TIM11
->
CNT
))

	)

97 
	#TIM12_CNT
 ((
uöt32_t
 *)&(
TIM12
->
CNT
))

	)

98 
	#TIM13_CNT
 ((
uöt32_t
 *)&(
TIM13
->
CNT
))

	)

99 
	#TIM14_CNT
 ((
uöt32_t
 *)&(
TIM14
->
CNT
))

	)

101 
	#TIM1_CCR1
 ((
uöt32_t
 *)&(
TIM1
->
CCR1
))

	)

102 
	#TIM1_CCR2
 ((
uöt32_t
 *)&(
TIM1
->
CCR2
))

	)

103 
	#TIM1_CCR3
 ((
uöt32_t
 *)&(
TIM1
->
CCR3
))

	)

104 
	#TIM1_CCR4
 ((
uöt32_t
 *)&(
TIM1
->
CCR4
))

	)

106 
	#TIM2_CCR1
 ((
uöt32_t
 *)&(
TIM2
->
CCR1
))

	)

107 
	#TIM2_CCR2
 ((
uöt32_t
 *)&(
TIM2
->
CCR2
))

	)

108 
	#TIM2_CCR3
 ((
uöt32_t
 *)&(
TIM2
->
CCR3
))

	)

109 
	#TIM2_CCR4
 ((
uöt32_t
 *)&(
TIM2
->
CCR4
))

	)

111 
	#TIM3_CCR1
 ((
uöt32_t
 *)&(
TIM3
->
CCR1
))

	)

112 
	#TIM3_CCR2
 ((
uöt32_t
 *)&(
TIM3
->
CCR2
))

	)

113 
	#TIM3_CCR3
 ((
uöt32_t
 *)&(
TIM3
->
CCR3
))

	)

114 
	#TIM3_CCR4
 ((
uöt32_t
 *)&(
TIM3
->
CCR4
))

	)

116 
	#TIM4_CCR1
 ((
uöt32_t
 *)&(
TIM4
->
CCR1
))

	)

117 
	#TIM4_CCR2
 ((
uöt32_t
 *)&(
TIM4
->
CCR2
))

	)

118 
	#TIM4_CCR3
 ((
uöt32_t
 *)&(
TIM4
->
CCR3
))

	)

119 
	#TIM4_CCR4
 ((
uöt32_t
 *)&(
TIM4
->
CCR4
))

	)

121 
	#TIM5_CCR1
 ((
uöt32_t
 *)&(
TIM5
->
CCR1
))

	)

122 
	#TIM5_CCR2
 ((
uöt32_t
 *)&(
TIM5
->
CCR2
))

	)

123 
	#TIM5_CCR3
 ((
uöt32_t
 *)&(
TIM5
->
CCR3
))

	)

124 
	#TIM5_CCR4
 ((
uöt32_t
 *)&(
TIM5
->
CCR4
))

	)

126 
	#TIM8_CCR1
 ((
uöt32_t
 *)&(
TIM8
->
CCR1
))

	)

127 
	#TIM8_CCR2
 ((
uöt32_t
 *)&(
TIM8
->
CCR2
))

	)

128 
	#TIM8_CCR3
 ((
uöt32_t
 *)&(
TIM8
->
CCR3
))

	)

129 
	#TIM8_CCR4
 ((
uöt32_t
 *)&(
TIM8
->
CCR4
))

	)

131 
	#TIM9_CCR1
 ((
uöt32_t
 *)&(
TIM9
->
CCR1
))

	)

132 
	#TIM9_CCR2
 ((
uöt32_t
 *)&(
TIM9
->
CCR2
))

	)

134 
	#TIM10_CCR1
 ((
uöt32_t
 *)&(
TIM10
->
CCR1
))

	)

135 
	#TIM11_CCR1
 ((
uöt32_t
 *)&(
TIM11
->
CCR1
))

	)

137 
	#TIM12_CCR1
 ((
uöt32_t
 *)&(
TIM12
->
CCR1
))

	)

138 
	#TIM12_CCR2
 ((
uöt32_t
 *)&(
TIM12
->
CCR2
))

	)

140 
	#TIM13_CCR1
 ((
uöt32_t
 *)&(
TIM13
->
CCR1
))

	)

141 
	#TIM14_CCR1
 ((
uöt32_t
 *)&(
TIM14
->
CCR1
))

	)

144 #ifde‡
STM32F401xx


146 
	#PA0
 
	`GPIOPöID
(
PORTA
,0)

	)

147 
	#PA1
 
	`GPIOPöID
(
PORTA
,1)

	)

148 
	#PA2
 
	`GPIOPöID
(
PORTA
,2)

	)

149 
	#PA3
 
	`GPIOPöID
(
PORTA
,3)

	)

150 
	#PA4
 
	`GPIOPöID
(
PORTA
,4)

	)

151 
	#PA5
 
	`GPIOPöID
(
PORTA
,5)

	)

152 
	#PA6
 
	`GPIOPöID
(
PORTA
,6)

	)

153 
	#PA7
 
	`GPIOPöID
(
PORTA
,7)

	)

154 
	#PA8
 
	`GPIOPöID
(
PORTA
,8)

	)

155 
	#PA9
 
	`GPIOPöID
(
PORTA
,9)

	)

156 
	#PA10
 
	`GPIOPöID
(
PORTA
,10)

	)

157 
	#PA11
 
	`GPIOPöID
(
PORTA
,11)

	)

158 
	#PA12
 
	`GPIOPöID
(
PORTA
,12)

	)

159 
	#PA13
 
	`GPIOPöID
(
PORTA
,13)

	)

160 
	#PA14
 
	`GPIOPöID
(
PORTA
,14)

	)

161 
	#PA15
 
	`GPIOPöID
(
PORTA
,15)

	)

163 
	#PB0
 
	`GPIOPöID
(
PORTB
,0)

	)

164 
	#PB1
 
	`GPIOPöID
(
PORTB
,1)

	)

165 
	#PB2
 
	`GPIOPöID
(
PORTB
,2)

	)

166 
	#PB3
 
	`GPIOPöID
(
PORTB
,3)

	)

167 
	#PB4
 
	`GPIOPöID
(
PORTB
,4)

	)

168 
	#PB5
 
	`GPIOPöID
(
PORTB
,5)

	)

169 
	#PB6
 
	`GPIOPöID
(
PORTB
,6)

	)

170 
	#PB7
 
	`GPIOPöID
(
PORTB
,7)

	)

171 
	#PB8
 
	`GPIOPöID
(
PORTB
,8)

	)

172 
	#PB9
 
	`GPIOPöID
(
PORTB
,9)

	)

173 
	#PB10
 
	`GPIOPöID
(
PORTB
,10)

	)

174 
	#PB11
 
	`GPIOPöID
(
PORTB
,11)

	)

175 
	#PB12
 
	`GPIOPöID
(
PORTB
,12)

	)

176 
	#PB13
 
	`GPIOPöID
(
PORTB
,13)

	)

177 
	#PB14
 
	`GPIOPöID
(
PORTB
,14)

	)

178 
	#PB15
 
	`GPIOPöID
(
PORTB
,15)

	)

180 
	#PC15
 
	`GPIOPöID
(
PORTC
,15)

	)

181 
	#PC14
 
	`GPIOPöID
(
PORTC
,14)

	)

182 
	#PC13
 
	`GPIOPöID
(
PORTC
,13)

	)

184 
	#TIM1_CNT
 ((
uöt32_t
 *)&(
TIM1
->
CNT
))

	)

185 
	#TIM2_CNT
 ((
uöt32_t
 *)&(
TIM2
->
CNT
))

	)

186 
	#TIM3_CNT
 ((
uöt32_t
 *)&(
TIM3
->
CNT
))

	)

187 
	#TIM4_CNT
 ((
uöt32_t
 *)&(
TIM4
->
CNT
))

	)

188 
	#TIM5_CNT
 ((
uöt32_t
 *)&(
TIM5
->
CNT
))

	)

189 
	#TIM9_CNT
 ((
uöt32_t
 *)&(
TIM9
->
CNT
))

	)

190 
	#TIM10_CNT
 ((
uöt32_t
 *)&(
TIM10
->
CNT
))

	)

191 
	#TIM11_CNT
 ((
uöt32_t
 *)&(
TIM11
->
CNT
))

	)

193 
	#TIM1_CCR1
 ((
uöt32_t
 *)&(
TIM1
->
CCR1
))

	)

194 
	#TIM1_CCR2
 ((
uöt32_t
 *)&(
TIM1
->
CCR2
))

	)

195 
	#TIM1_CCR3
 ((
uöt32_t
 *)&(
TIM1
->
CCR3
))

	)

196 
	#TIM1_CCR4
 ((
uöt32_t
 *)&(
TIM1
->
CCR4
))

	)

198 
	#TIM2_CCR1
 ((
uöt32_t
 *)&(
TIM2
->
CCR1
))

	)

199 
	#TIM2_CCR2
 ((
uöt32_t
 *)&(
TIM2
->
CCR2
))

	)

200 
	#TIM2_CCR3
 ((
uöt32_t
 *)&(
TIM2
->
CCR3
))

	)

201 
	#TIM2_CCR4
 ((
uöt32_t
 *)&(
TIM2
->
CCR4
))

	)

203 
	#TIM3_CCR1
 ((
uöt32_t
 *)&(
TIM3
->
CCR1
))

	)

204 
	#TIM3_CCR2
 ((
uöt32_t
 *)&(
TIM3
->
CCR2
))

	)

205 
	#TIM3_CCR3
 ((
uöt32_t
 *)&(
TIM3
->
CCR3
))

	)

206 
	#TIM3_CCR4
 ((
uöt32_t
 *)&(
TIM3
->
CCR4
))

	)

208 
	#TIM4_CCR1
 ((
uöt32_t
 *)&(
TIM4
->
CCR1
))

	)

209 
	#TIM4_CCR2
 ((
uöt32_t
 *)&(
TIM4
->
CCR2
))

	)

210 
	#TIM4_CCR3
 ((
uöt32_t
 *)&(
TIM4
->
CCR3
))

	)

211 
	#TIM4_CCR4
 ((
uöt32_t
 *)&(
TIM4
->
CCR4
))

	)

213 
	#TIM5_CCR1
 ((
uöt32_t
 *)&(
TIM5
->
CCR1
))

	)

214 
	#TIM5_CCR2
 ((
uöt32_t
 *)&(
TIM5
->
CCR2
))

	)

215 
	#TIM5_CCR3
 ((
uöt32_t
 *)&(
TIM5
->
CCR3
))

	)

216 
	#TIM5_CCR4
 ((
uöt32_t
 *)&(
TIM5
->
CCR4
))

	)

218 
	#TIM9_CCR1
 ((
uöt32_t
 *)&(
TIM9
->
CCR1
))

	)

219 
	#TIM9_CCR2
 ((
uöt32_t
 *)&(
TIM9
->
CCR2
))

	)

221 
	#TIM10_CCR1
 ((
uöt32_t
 *)&(
TIM10
->
CCR1
))

	)

222 
	#TIM11_CCR1
 ((
uöt32_t
 *)&(
TIM11
->
CCR1
))

	)

	@C:\repos\SmallCar-main\RCR\MaxKit\MaxSetup.h

1 #¥agm®
⁄˚


3 
	~"MaxKô.h
"

4 
	~"MaxPös.h
"

5 
	~"FûC⁄fig.h
"

7 
	#Bﬂrd_C⁄fig


	)

9 
	#InôPîùh


	)

11 
	#IniTimîs


	)

13 
	#InôI¡îru±s


	)

15 
	#InôUSART


	)

17 
	#InôSîvo


	)

	@C:\repos\SmallCar-main\RCR\MinKit\MinimalKit.h

1 #¥agm®
⁄˚


3 
	~"FûC⁄fig.h
"

8 
	#__c⁄figUSE_RCC
 1

	)

9 
	#__c⁄figUSE_GPIO
 1

	)

10 
	#__c⁄figUSE_TIM
 1

	)

11 
	#__c⁄figUSE_USART
 0

	)

12 
	#__c⁄figUSE_DMA
 0

	)

13 
	#__c⁄figUSE_I2C
 0

	)

14 
	#__c⁄figUSE_ADC
 0

	)

15 
	#__c⁄figUSE_EXTI
 0

	)

16 
	#__c⁄figUSE_RTC
 0

	)

17 
	#__c⁄figUSE_FREERTOS
 0

	)

18 
	#__c⁄figUSE_DïªˇãdFun˘i⁄s
 0

19 

	)

20 
	#__c⁄figCALC_RCC
 0

	)

21 
	#__c⁄figCALC_TIM
 0

	)

22 
	#__c⁄figCALC_USART
 0

	)

23 
	#__c⁄figCALC_Reguœt‹s
 0

	)

24 
	#__c⁄figCALC_M©rix
 0

	)

25 
	#__c⁄figCALC_Köem©ics
 0

	)

27 #i‡
deföed
(
STM32F401xx
)

28 
	#__c⁄fig_TIM1_PSC
 (84 - 1)

	)

29 
	#__c⁄fig_TIM1_ARR
 (200)

	)

30 
	#__c⁄fig_TIM1_CH1
 1

	)

31 
	#__c⁄fig_TIM1_CH2
 1

	)

33 
	#__c⁄fig_TIM3_PSC
 (420 - 1)

	)

34 
	#__c⁄fig_TIM3_ARR
 (1000)

	)

36 
	#MAX_PWM
 
__c⁄fig_TIM1_ARR


	)

38 
	#PA8
 
	`pö_id
(
PORTA
,8)

	)

39 
	#PA9
 
	`pö_id
(
PORTA
,9)

	)

40 
	#PC13
 
	`pö_id
(
PORTC
,13)

	)

42 
	#Bﬂrd_C⁄fig
 {\

43 
SëPWR
; \

44 
SëSYSCFG
; \

45 
SëGPIOA
; \

46 
SëGPIOC
; \

47 
InôPîùh
; \

48 
InôTimîs
; \

49 
InôI¡îru±s
; }

	)

51 
	#InôPîùh
 {\

52 
	`c⁄f_pö
(
PA8
,
ALTERNATE
,
PUSH_PULL
,
HIGH_S
,
NO_PULL_UP
); \

53 
	`c⁄f_pö
(
PA9
,
ALTERNATE
,
PUSH_PULL
,
HIGH_S
,
NO_PULL_UP
); \

54 
	`c⁄f_pö
(
PC13
,
GENERAL
,
PUSH_PULL
,
LOW_S
,
NO_PULL_UP
); }

	)

56 
	#InôTimîs
 {\

57 
	`TimPWMC⁄figuª
(
TIM1
,
__c⁄fig_TIM1_PSC
,
__c⁄fig_TIM1_ARR
, \

58 
__c⁄fig_TIM1_CH1
,
__c⁄fig_TIM1_CH2
,0,0); \

59 
	`TimPIDC⁄figuª
(
TIM3
,
__c⁄fig_TIM3_PSC
, 
__c⁄fig_TIM3_ARR
); }

	)

61 
	#InôI¡îru±s
 {\

62 
	`NVIC_E«bÀIRQ
(
TIM3_IRQn
); }

	)

65 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F411xE
)

66 
	#__c⁄fig_TIM4_PSC
 (4200 - 1)

	)

67 
	#__c⁄fig_TIM4_ARR
 (10000)

	)

68 
	#__c⁄fig_TIM4_CH1
 1

	)

69 
	#__c⁄fig_TIM4_CH2
 1

	)

70 
	#__c⁄fig_TIM4_CH3
 1

	)

71 
	#__c⁄fig_TIM4_CH4
 1

	)

73 
	#__c⁄fig_TIM1_PSC
 (840 - 1)

	)

74 
	#__c⁄fig_TIM1_ARR
 (1000)

	)

76 
	#MAX_PWM
 
__c⁄fig_TIM4_ARR


	)

78 
	#PD12
 
	`pö_id
(
PORTD
,12)

	)

79 
	#PD13
 
	`pö_id
(
PORTD
,13)

	)

80 
	#PD14
 
	`pö_id
(
PORTD
,14)

	)

81 
	#PD15
 
	`pö_id
(
PORTD
,15)

	)

83 
	#Bﬂrd_C⁄fig
 {\

84 
SëPWR
; \

85 
SëSYSCFG
; \

86 
SëGPIOD
; \

87 
InôPîùh
; \

88 
SëTIM4
; \

89 
InôTimîs
; \

90 
InôI¡îru±s
; \

91 
TIM4
->
CCR1
 = 0x5DC; \

92 
TIM4
->
CCR2
 = 0xBB8; \

93 
TIM4
->
CCR3
 = 0x1770;\

94 
TIM4
->
CCR4
 = 0x1F40;}

	)

96 
	#InôPîùh
 {\

97 
	`c⁄f_pö
(
PD12
,
ALTERNATE
,
PUSH_PULL
,
LOW_S
,
NO_PULL_UP
); \

98 
	`c⁄f_pö
(
PD13
,
ALTERNATE
,
PUSH_PULL
,
LOW_S
,
NO_PULL_UP
); \

99 
	`c⁄f_pö
(
PD14
,
ALTERNATE
,
PUSH_PULL
,
LOW_S
,
NO_PULL_UP
); \

100 
	`c⁄f_pö
(
PD15
,
ALTERNATE
,
PUSH_PULL
,
LOW_S
,
NO_PULL_UP
); \

101 
	`c⁄f_af
(
PD12
,
AF2
); \

102 
	`c⁄f_af
(
PD13
,
AF2
); \

103 
	`c⁄f_af
(
PD14
,
AF2
); \

104 
	`c⁄f_af
(
PD15
,
AF2
); }

	)

106 
	#InôTimîs
 {\

107 
	`TimPWMC⁄figuª
(
TIM4
,
__c⁄fig_TIM4_PSC
,
__c⁄fig_TIM4_ARR
, \

108 
__c⁄fig_TIM4_CH1
,
__c⁄fig_TIM4_CH2
, \

109 
__c⁄fig_TIM4_CH3
,
__c⁄fig_TIM4_CH4
); \

110 
	`TimPIDC⁄figuª
(
TIM1
,
__c⁄fig_TIM1_PSC
, 
__c⁄fig_TIM1_ARR
); }

	)

112 #ifde‡
STM32F411xE


113 
	#InôI¡îru±s
 {\

114 
	`NVIC_E«bÀIRQ
(
TIM1_UP_TIM10_IRQn
); }

	)

116 #ifde‡
STM32F40_41xxx


117 
	#InôI¡îru±s
 {\

118 
	`NVIC_E«bÀIRQ
(
TIM1_IRQn
); }

	)

	@C:\repos\SmallCar-main\STM32F401.svd

1 <?
xml
 
	gvîsi⁄
="1.0" 
ícodög
="UTF-8" 
°™dÆ⁄e
="no"?><
devi˚
 
schemaVîsi⁄
="1.1" 
xm s
:
xs
="hâp://www.w3.‹g/2001/XMLSchema-ö°™˚" xs:
noName•a˚SchemaLoˇti⁄
="CMSIS-SVD_Schema_1_1.xsd"> <
«me
>
STM32F401
</«me> <
vîsi⁄
>1.1</vîsi⁄> <
des¸ùti⁄
>STM32F401</des¸ùti⁄> <!-- 
dëaûs
 
about
 
the
 
˝u
 
embedded
 
ö
Åhêdevi˚ --> <˝u> <«me>
CM4
</«me> <
ªvisi⁄
>
r1p0
</ªvisi⁄> <
ídün
>
lôée
</ídün> <
mpuPª£¡
>
Ál£
</mpuPª£¡> <
ÂuPª£¡
>Ál£</ÂuPª£¡> <
nvicPrioBôs
>3</nvicPrioBôs> <
víd‹Sy°ickC⁄fig
>Ál£</víd‹Sy°ickC⁄fig> </˝u> <!--
Bus
 
I¡îÁ˚
 
Pr›îtõs
--> <!--
C‹ãx
-
M4
 
is
 
byã
 
addªsßbÀ
--> <
addªssUnôBôs
>8</addªssUnôBôs> <!--thê
maximum
 
d©a
 
bô
 
width
 
ac˚ssibÀ
 
wôhö
 
a
 
sögÀ
 
å™s„r
--> <width>32</width> <!--
Regi°î
 
DeÁu…
 Pr›îtõs--> <
size
>0x20</size> <
ª£tVÆue
>0x0</ª£tVÆue> <
ª£tMask
>0xFFFFFFFF</ª£tMask> <
≥rùhîÆs
> <
≥rùhîÆ
> <«me>
ADC_Comm⁄
</«me> <des¸ùti⁄>
ADC
 
comm⁄
 
ªgi°îs
</des¸ùti⁄> <
groupName
>ADC</groupName> <
ba£Addªss
>0x40012300</ba£Addªss> <
addªssBlock
> <
off£t
>0x0</off£t> <size>0x9</size> <
ußge
>ªgi°îs</ußge> </addªssBlock> <
öãºu±
> <«me>
FPU
</«me> <des¸ùti⁄>FPU i¡îru±</des¸ùti⁄> <
vÆue
>81</vÆue> </öãºu±> <ªgi°îs> <> <«me>
CSR
</«me> <
di•œyName
>CSR</di•œyName> <des¸ùti⁄>ADC 
Comm⁄
 
°©us
 </des¸ùti⁄> <
addªssOff£t
>0x0</addªssOff£t> <size>0x20</size> <
ac˚ss
>
ªad
-
⁄ly
</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <
fõlds
> <
fõld
> <«me>
OVR3
</«me> <des¸ùti⁄>
Ovîrun
 
Êag
 
of
 
ADC3
</des¸ùti⁄> <
bôOff£t
>21</bôOff£t> <
bôWidth
>1</bôWidth> </fõld> <fõld> <«me>
STRT3
</«me> <des¸ùti⁄>
Reguœr
 
ch™√l
 
Sèπ
 fœg o‡ADC 3</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JSTRT3
</«me> <des¸ùti⁄>
Inje˘ed
 ch™√»Sèπ fœg o‡ADC 3</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JEOC3
</«me> <des¸ùti⁄>Inje˘ed ch™√»
íd
 o‡
c⁄vîsi⁄
 o‡ADC 3</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
EOC3
</«me> <des¸ùti⁄>
End
 o‡c⁄vîsi⁄ o‡ADC 3</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
AWD3
</«me> <des¸ùti⁄>
A«log
 
w©chdog
 fœg o‡ADC 3</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OVR2
</«me> <des¸ùti⁄>Ovîru¿Êag o‡ADC 2</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STRT2
</«me> <des¸ùti⁄>Reguœ∏ch™√»Sèπ fœg o‡ADC 2</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JSTRT2
</«me> <des¸ùti⁄>Inje˘ed ch™√»Sèπ fœg o‡ADC 2</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JEOC2
</«me> <des¸ùti⁄>Inje˘ed ch™√»íd o‡c⁄vîsi⁄ o‡ADC 2</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
EOC2
</«me> <des¸ùti⁄>End o‡c⁄vîsi⁄ o‡ADC 2</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
AWD2
</«me> <des¸ùti⁄>A«log w©chdog fœg o‡ADC 2</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OVR1
</«me> <des¸ùti⁄>Ovîru¿Êag o‡ADC 1</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STRT1
</«me> <des¸ùti⁄>Reguœ∏ch™√»Sèπ fœg o‡ADC 1</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JSTRT1
</«me> <des¸ùti⁄>Inje˘ed ch™√»Sèπ fœg o‡ADC 1</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JEOC1
</«me> <des¸ùti⁄>Inje˘ed ch™√»íd o‡c⁄vîsi⁄ o‡ADC 1</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
EOC1
</«me> <des¸ùti⁄>End o‡c⁄vîsi⁄ o‡ADC 1</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
AWD1
</«me> <des¸ùti⁄>A«log w©chdog fœg o‡ADC 1</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
CCR
</«me> <di•œyName>CCR</di•œyName> <des¸ùti⁄>ADC comm⁄ 
c⁄åﬁ
 </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-
wrôe
</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
TSVREFE
</«me> <des¸ùti⁄>
Tem≥øtuª
 
£ns‹
 
™d
 
VREFINT
 
íabÀ
</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
VBATE
</«me> <des¸ùti⁄>
VBAT
É«bÀ</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ADCPRE
</«me> <des¸ùti⁄>ADC 
¥esˇÀr
</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
DMA
</«me> <des¸ùti⁄>
Dúe˘
 
mem‹y
ác˚s†
mode
 
mu…i
 ADC mode</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
DDS
</«me> <des¸ùti⁄>DMA 
dißbÀ
 
£À˘i⁄
 mu…i-ADC mode</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DELAY
</«me> <des¸ùti⁄>
Dñay
 
bëwìn
 2 
ßm∂ög
 
pha£s
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
ADC1
</«me> <des¸ùti⁄>A«log-
to
-
digôÆ
 
c⁄vîãr
</des¸ùti⁄> <groupName>ADC</groupName> <ba£Addªss>0x40012000</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x51</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>ADC</«me> <des¸ùti⁄>ADC1 
globÆ
 i¡îru±</des¸ùti⁄> <vÆue>18</vÆue> </öãºu±> <ªgi°îs> <> <«me>
SR
</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>°©u†</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
OVR
</«me> <des¸ùti⁄>Ovîrun</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STRT
</«me> <des¸ùti⁄>Reguœ∏ch™√»
°¨t
 fœg</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JSTRT
</«me> <des¸ùti⁄>Inje˘ed ch™√»°¨àÊag</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JEOC
</«me> <des¸ùti⁄>Inje˘ed ch™√»íd o‡c⁄vîsi⁄</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
EOC
</«me> <des¸ùti⁄>Reguœ∏ch™√»íd o‡c⁄vîsi⁄</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
AWD
</«me> <des¸ùti⁄>A«log w©chdog fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
CR1
</«me> <di•œyName>CR1</di•œyName> <des¸ùti⁄>c⁄åﬁ 1</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
OVRIE
</«me> <des¸ùti⁄>Ovîru¿öãºu±É«bÀ</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RES
</«me> <des¸ùti⁄>
Resﬁuti⁄
</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
AWDEN
</«me> <des¸ùti⁄>A«log w©chdogÉ«bÀ 
⁄
 
ªguœr
 
ch™√ls
</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JAWDEN
</«me> <des¸ùti⁄>A«log w©chdogÉ«bÀ o¿
öje˘ed
 ch™√ls</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DISCNUM
</«me> <des¸ùti⁄>
Disc⁄töuous
 modêch™√»
cou¡
</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
JDISCEN
</«me> <des¸ùti⁄>Disc⁄töuou†modê⁄ inje˘ed ch™√ls</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DISCEN
</«me> <des¸ùti⁄>Disc⁄töuou†modê⁄Ñeguœ∏ch™√ls</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JAUTO
</«me> <des¸ùti⁄>
Autom©ic
 inje˘ed 
group
 c⁄vîsi⁄</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
AWDSGL
</«me> <des¸ùti⁄>
E«bÀ
Åhêw©chdog o¿®sögÀ ch™√»ö 
sˇn
 mode</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SCAN
</«me> <des¸ùti⁄>
Sˇn
 mode</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JEOCIE
</«me> <des¸ùti⁄>
I¡îru±
É«bÀ öje˘ed ch™√ls</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
AWDIE
</«me> <des¸ùti⁄>A«log w©chdog i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
EOCIE
</«me> <des¸ùti⁄>I¡îru±É«bÀ EOC</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
AWDCH
</«me> <des¸ùti⁄>A«log w©chdog ch™√»
£À˘
 
bôs
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>5</bôWidth> </fõld> </fõlds> </> <> <«me>
CR2
</«me> <di•œyName>CR2</di•œyName> <des¸ùti⁄>c⁄åﬁ 2</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SWSTART
</«me> <des¸ùti⁄>Sèπ c⁄vîsi⁄ o‡ªguœ∏ch™√ls</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
EXTEN
</«me> <des¸ùti⁄>
Exã∫Æ
 
åiggî
É«bÀ ªguœ∏ch™√ls</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
EXTSEL
</«me> <des¸ùti⁄>Exã∫Æ 
evít
 sñe˘ ªguœ∏group</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
JSWSTART
</«me> <des¸ùti⁄>Sèπ c⁄vîsi⁄ o‡öje˘ed ch™√ls</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
JEXTEN
</«me> <des¸ùti⁄>Exã∫ÆÅriggîÉ«bÀ öje˘ed ch™√ls</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
JEXTSEL
</«me> <des¸ùti⁄>Exã∫ÆÉvíà£À˘ öje˘ed group</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
ALIGN
</«me> <des¸ùti⁄>
D©a
 
Æignmít
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
EOCS
</«me> <des¸ùti⁄>End o‡c⁄vîsi⁄ sñe˘i⁄</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DDS</«me> <des¸ùti⁄>DMA dißbÀ sñe˘i⁄ (sögÀ ADC mode)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DMA</«me> <des¸ùti⁄>Dúe˘ mem‹yác˚s†modê(sögÀ ADC mode)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CONT
</«me> <des¸ùti⁄>
C⁄töuous
 c⁄vîsi⁄</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ADON
</«me> <des¸ùti⁄>
A
/
D
 
C⁄vîãr
 
ON
 / 
OFF
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
SMPR1
</«me> <di•œyName>SMPR1</di•œyName> <des¸ùti⁄>
ßm∂e
 
time
 1</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SMPx_x
</«me> <des¸ùti⁄>
Sam∂e
Åimêbôs</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
SMPR2
</«me> <di•œyName>SMPR2</di•œyName> <des¸ùti⁄>ßm∂êtimê2</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>SMPx_x</«me> <des¸ùti⁄>Sam∂êtimêbôs</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
JOFR1
</«me> <di•œyName>JOFR1</di•œyName> <des¸ùti⁄>öje˘ed ch™√»d©®off£à
x
</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
JOFFSET1
</«me> <des¸ùti⁄>D©®off£àöje˘ed ch™√»x</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>12</bôWidth> </fõld> </fõlds> </> <> <«me>
JOFR2
</«me> <di•œyName>JOFR2</di•œyName> <des¸ùti⁄>öje˘ed ch™√»d©®off£àx</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
JOFFSET2
</«me> <des¸ùti⁄>D©®off£àöje˘ed ch™√»x</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>12</bôWidth> </fõld> </fõlds> </> <> <«me>
JOFR3
</«me> <di•œyName>JOFR3</di•œyName> <des¸ùti⁄>öje˘ed ch™√»d©®off£àx</des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
JOFFSET3
</«me> <des¸ùti⁄>D©®off£àöje˘ed ch™√»x</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>12</bôWidth> </fõld> </fõlds> </> <> <«me>
JOFR4
</«me> <di•œyName>JOFR4</di•œyName> <des¸ùti⁄>öje˘ed ch™√»d©®off£àx</des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
JOFFSET4
</«me> <des¸ùti⁄>D©®off£àöje˘ed ch™√»x</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>12</bôWidth> </fõld> </fõlds> </> <> <«me>
HTR
</«me> <di•œyName>HTR</di•œyName> <des¸ùti⁄>w©chdog 
highî
 
thªshﬁd
 </des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000FFF</ª£tVÆue> <fõlds> <fõld> <«me>
HT
</«me> <des¸ùti⁄>A«log w©chdog highîÅhªshﬁd</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>12</bôWidth> </fõld> </fõlds> </> <> <«me>
LTR
</«me> <di•œyName>LTR</di•œyName> <des¸ùti⁄>w©chdog 
lowî
Åhªshﬁd </des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
LT
</«me> <des¸ùti⁄>A«log w©chdogÜowîÅhªshﬁd</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>12</bôWidth> </fõld> </fõlds> </> <> <«me>
SQR1
</«me> <di•œyName>SQR1</di•œyName> <des¸ùti⁄>ªguœ∏
£quí˚
 1</des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
L
</«me> <des¸ùti⁄>Reguœ∏ch™√»£quí˚ 
Àngth
</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
SQ16
</«me> <des¸ùti⁄>16
th
 c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ15
</«me> <des¸ùti⁄>15th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ14
</«me> <des¸ùti⁄>14th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ13
</«me> <des¸ùti⁄>13th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>5</bôWidth> </fõld> </fõlds> </> <> <«me>
SQR2
</«me> <di•œyName>SQR2</di•œyName> <des¸ùti⁄>ªguœ∏£quí˚ 2</des¸ùti⁄> <addªssOff£t>0x30</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SQ12
</«me> <des¸ùti⁄>12th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ11
</«me> <des¸ùti⁄>11th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ10
</«me> <des¸ùti⁄>10th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ9
</«me> <des¸ùti⁄>9th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ8
</«me> <des¸ùti⁄>8th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ7
</«me> <des¸ùti⁄>7th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>5</bôWidth> </fõld> </fõlds> </> <> <«me>
SQR3
</«me> <di•œyName>SQR3</di•œyName> <des¸ùti⁄>ªguœ∏£quí˚ 3</des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SQ6
</«me> <des¸ùti⁄>6th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ5
</«me> <des¸ùti⁄>5th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ4
</«me> <des¸ùti⁄>4th c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ3
</«me> <des¸ùti⁄>3
rd
 c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ2
</«me> <des¸ùti⁄>2
nd
 c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SQ1
</«me> <des¸ùti⁄>1
°
 c⁄vîsi⁄ i¿ªguœ∏£quí˚</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>5</bôWidth> </fõld> </fõlds> </> <> <«me>
JSQR
</«me> <di•œyName>JSQR</di•œyName> <des¸ùti⁄>öje˘ed sequí˚ </des¸ùti⁄> <addªssOff£t>0x38</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
JL
</«me> <des¸ùti⁄>Inje˘ed sequí˚Üígth</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
JSQ4
</«me> <des¸ùti⁄>4th c⁄vîsi⁄ i¿öje˘ed sequí˚</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
JSQ3
</«me> <des¸ùti⁄>3rd c⁄vîsi⁄ i¿öje˘ed sequí˚</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
JSQ2
</«me> <des¸ùti⁄>2nd c⁄vîsi⁄ i¿öje˘ed sequí˚</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
JSQ1
</«me> <des¸ùti⁄>1° c⁄vîsi⁄ i¿öje˘ed sequí˚</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>5</bôWidth> </fõld> </fõlds> </> <> <«me>
JDR1
</«me> <di•œyName>JDR1</di•œyName> <des¸ùti⁄>öje˘ed d©®x</des¸ùti⁄> <addªssOff£t>0x3C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
JDATA
</«me> <des¸ùti⁄>Inje˘ed d©a</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
JDR2
</«me> <di•œyName>JDR2</di•œyName> <des¸ùti⁄>öje˘ed d©®x</des¸ùti⁄> <addªssOff£t>0x40</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>JDATA</«me> <des¸ùti⁄>Inje˘ed d©a</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
JDR3
</«me> <di•œyName>JDR3</di•œyName> <des¸ùti⁄>öje˘ed d©®x</des¸ùti⁄> <addªssOff£t>0x44</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>JDATA</«me> <des¸ùti⁄>Inje˘ed d©a</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
JDR4
</«me> <di•œyName>JDR4</di•œyName> <des¸ùti⁄>öje˘ed d©®x</des¸ùti⁄> <addªssOff£t>0x48</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>JDATA</«me> <des¸ùti⁄>Inje˘ed d©a</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
DR
</«me> <di•œyName>DR</di•œyName> <des¸ùti⁄>ªguœ∏d©®</des¸ùti⁄> <addªssOff£t>0x4C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
DATA
</«me> <des¸ùti⁄>Reguœ∏d©a</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
CRC
</«me> <des¸ùti⁄>
Cry±ogøphic
 
¥o˚ss‹
</des¸ùti⁄> <groupName>CRC</groupName> <ba£Addªss>0x40023000</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>DR</«me> <di•œyName>DR</di•œyName> <des¸ùti⁄>D©®</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0xFFFFFFFF</ª£tVÆue> <fõlds> <fõld> <«me>DR</«me> <des¸ùti⁄>D©®Regi°î</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
IDR
</«me> <di•œyName>IDR</di•œyName> <des¸ùti⁄>
Indïídít
 D©®</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IDR</«me> <des¸ùti⁄>IndïídíàD©®</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
CR
</«me> <di•œyName>CR</di•œyName> <des¸ùti⁄>
C⁄åﬁ
 </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CR</«me> <des¸ùti⁄>C⁄åﬁ 
ªgidãr
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
DBG
</«me> <des¸ùti⁄>
Debug
 
suµ‹t
</des¸ùti⁄> <groupName>DBG</groupName> <ba£Addªss>0xE0042000</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
DBGMCU_IDCODE
</«me> <di•œyName>DBGMCU_IDCODE</di•œyName> <des¸ùti⁄>
IDCODE
</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x10006411</ª£tVÆue> <fõlds> <fõld> <«me>
DEV_ID
</«me> <des¸ùti⁄>DEV_ID</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>12</bôWidth> </fõld> <fõld> <«me>
REV_ID
</«me> <des¸ùti⁄>REV_ID</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
DBGMCU_CR
</«me> <di•œyName>DBGMCU_CR</di•œyName> <des¸ùti⁄>C⁄åﬁ Regi°î</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
DBG_SLEEP
</«me> <des¸ùti⁄>DBG_SLEEP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_STOP
</«me> <des¸ùti⁄>DBG_STOP</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_STANDBY
</«me> <des¸ùti⁄>DBG_STANDBY</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TRACE_IOEN
</«me> <des¸ùti⁄>TRACE_IOEN</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TRACE_MODE
</«me> <des¸ùti⁄>TRACE_MODE</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
DBGMCU_APB1_FZ
</«me> <di•œyName>DBGMCU_APB1_FZ</di•œyName> <des¸ùti⁄>Debug 
MCU
 
APB1
 
Fªeze
 
ªgi°e
</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
DBG_TIM2_STOP
</«me> <des¸ùti⁄>DBG_TIM2_STOP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_TIM3_STOP
</«me> <des¸ùti⁄>
DBG_TIM3
 
_STOP
</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_TIM4_STOP
</«me> <des¸ùti⁄>DBG_TIM4_STOP</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_TIM5_STOP
</«me> <des¸ùti⁄>DBG_TIM5_STOP</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_RTC_St›
</«me> <des¸ùti⁄>
RTC
 
°›≥d
 
whí
 
C‹e
 i†
hÆãd
</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_WWDG_STOP
</«me> <des¸ùti⁄>DBG_WWDG_STOP</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_IWDEG_STOP
</«me> <des¸ùti⁄>DBG_IWDEG_STOP</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_I2C1_SMBUS_TIMEOUT
</«me> <des¸ùti⁄>
DBG_J2C1_SMBUS_TIMEOUT
</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_I2C2_SMBUS_TIMEOUT
</«me> <des¸ùti⁄>
DBG_J2C2_SMBUS_TIMEOUT
</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_I2C3SMBUS_TIMEOUT
</«me> <des¸ùti⁄>
DBG_J2C3SMBUS_TIMEOUT
</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
DBGMCU_APB2_FZ
</«me> <di•œyName>DBGMCU_APB2_FZ</di•œyName> <des¸ùti⁄>Debug MCU 
APB2
 Fªezêªgi°e</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
DBG_TIM1_STOP
</«me> <des¸ùti⁄>
TIM1
 
cou¡î
 st›≥d whí 
c‹e
 i†hÆãd</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_TIM9_STOP
</«me> <des¸ùti⁄>
TIM9
 cou¡î st›≥d whí c‹êi†hÆãd</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_TIM10_STOP
</«me> <des¸ùti⁄>
TIM10
 cou¡î st›≥d whí c‹êi†hÆãd</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBG_TIM11_STOP
</«me> <des¸ùti⁄>
TIM11
 cou¡î st›≥d whí c‹êi†hÆãd</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
EXTI
</«me> <des¸ùti⁄>Exã∫Æ i¡îru±/evíà
c⁄åﬁÀr
</des¸ùti⁄> <groupName>EXTI</groupName> <ba£Addªss>0x40013C00</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
TAMP_STAMP
</«me> <des¸ùti⁄>
Tam≥r
ánd 
TimeSèmp
 
öãºu±s
 
through
ÅhêEXTI 
löe
</des¸ùti⁄> <vÆue>2</vÆue> </öãºu±> <öãºu±> <«me>
EXTI0
</«me> <des¸ùti⁄>EXTI 
Löe0
 i¡îru±</des¸ùti⁄> <vÆue>6</vÆue> </öãºu±> <öãºu±> <«me>
EXTI1
</«me> <des¸ùti⁄>EXTI 
Löe1
 i¡îru±</des¸ùti⁄> <vÆue>7</vÆue> </öãºu±> <öãºu±> <«me>
EXTI2
</«me> <des¸ùti⁄>EXTI 
Löe2
 i¡îru±</des¸ùti⁄> <vÆue>8</vÆue> </öãºu±> <öãºu±> <«me>
EXTI3
</«me> <des¸ùti⁄>EXTI 
Löe3
 i¡îru±</des¸ùti⁄> <vÆue>9</vÆue> </öãºu±> <öãºu±> <«me>
EXTI4
</«me> <des¸ùti⁄>EXTI 
Löe4
 i¡îru±</des¸ùti⁄> <vÆue>10</vÆue> </öãºu±> <öãºu±> <«me>
EXTI9_5
</«me> <des¸ùti⁄>EXTI 
Löe
[9:5] i¡îru±s</des¸ùti⁄> <vÆue>23</vÆue> </öãºu±> <öãºu±> <«me>
EXTI15_10
</«me> <des¸ùti⁄>EXTI Löe[15:10] i¡îru±s</des¸ùti⁄> <vÆue>40</vÆue> </öãºu±> <ªgi°îs> <> <«me>
IMR
</«me> <di•œyName>IMR</di•œyName> <des¸ùti⁄>I¡îru± 
mask
 (
EXTI_IMR
)</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
MR0
</«me> <des¸ùti⁄>I¡îru± 
Mask
 o¿löê0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR1
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê1</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR2
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê2</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR3
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê3</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR4
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê4</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR5
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê5</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR6
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê6</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR7
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê7</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR8
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê8</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR9
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê9</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR10
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê10</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR11
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê11</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR12
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê12</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR13
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê13</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR14
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê14</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR15
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê15</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR16
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê16</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR17
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê17</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR18
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê18</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR19
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê19</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR20
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê20</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR21
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê21</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MR22
</«me> <des¸ùti⁄>I¡îru± Mask o¿löê22</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
EMR
</«me> <di•œyName>EMR</di•œyName> <des¸ùti⁄>
Evít
 mask (
EXTI_EMR
)</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MR0</«me> <des¸ùti⁄>EvíàMask o¿löê0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR1</«me> <des¸ùti⁄>EvíàMask o¿löê1</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR2</«me> <des¸ùti⁄>EvíàMask o¿löê2</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR3</«me> <des¸ùti⁄>EvíàMask o¿löê3</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR4</«me> <des¸ùti⁄>EvíàMask o¿löê4</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR5</«me> <des¸ùti⁄>EvíàMask o¿löê5</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR6</«me> <des¸ùti⁄>EvíàMask o¿löê6</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR7</«me> <des¸ùti⁄>EvíàMask o¿löê7</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR8</«me> <des¸ùti⁄>EvíàMask o¿löê8</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR9</«me> <des¸ùti⁄>EvíàMask o¿löê9</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR10</«me> <des¸ùti⁄>EvíàMask o¿löê10</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR11</«me> <des¸ùti⁄>EvíàMask o¿löê11</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR12</«me> <des¸ùti⁄>EvíàMask o¿löê12</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR13</«me> <des¸ùti⁄>EvíàMask o¿löê13</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR14</«me> <des¸ùti⁄>EvíàMask o¿löê14</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR15</«me> <des¸ùti⁄>EvíàMask o¿löê15</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR16</«me> <des¸ùti⁄>EvíàMask o¿löê16</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR17</«me> <des¸ùti⁄>EvíàMask o¿löê17</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR18</«me> <des¸ùti⁄>EvíàMask o¿löê18</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR19</«me> <des¸ùti⁄>EvíàMask o¿löê19</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR20</«me> <des¸ùti⁄>EvíàMask o¿löê20</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR21</«me> <des¸ùti⁄>EvíàMask o¿löê21</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MR22</«me> <des¸ùti⁄>EvíàMask o¿löê22</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
RTSR
</«me> <di•œyName>RTSR</di•œyName> <des¸ùti⁄>
Risög
 
Triggî
 sñe˘i⁄ (
EXTI_RTSR
)</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
TR0
</«me> <des¸ùti⁄>RisögÅriggîÉvíà
c⁄figuøti⁄
 o‡löê0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR1
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê1</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR2
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê2</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR3
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê3</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR4
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê4</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR5
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê5</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR6
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê6</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR7
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê7</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR8
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê8</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR9
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê9</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR10
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê10</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR11
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê11</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR12
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê12</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR13
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê13</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR14
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê14</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR15
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê15</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR16
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê16</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR17
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê17</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR18
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê18</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR19
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê19</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR20
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê20</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR21
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê21</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TR22
</«me> <des¸ùti⁄>RisögÅriggîÉvíàc⁄figuøti⁄ o‡löê22</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FTSR
</«me> <di•œyName>FTSR</di•œyName> <des¸ùti⁄>
FÆlög
 Triggî sñe˘i⁄ (
EXTI_FTSR
)</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>TR0</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR1</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê1</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR2</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê2</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR3</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê3</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR4</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê4</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR5</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê5</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR6</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê6</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR7</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê7</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR8</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê8</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR9</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê9</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR10</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê10</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR11</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê11</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR12</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê12</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR13</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê13</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR14</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê14</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR15</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê15</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR16</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê16</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR17</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê17</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR18</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê18</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR19</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê19</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR20</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê20</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR21</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê21</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TR22</«me> <des¸ùti⁄>FÆlögÅriggîÉvíàc⁄figuøti⁄ o‡löê22</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
SWIER
</«me> <di•œyName>SWIER</di•œyName> <des¸ùti⁄>
So·w¨e
 i¡îru±Évíà(
EXTI_SWIER
)</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SWIER0
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER1
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê1</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER2
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê2</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER3
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê3</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER4
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê4</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER5
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê5</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER6
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê6</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER7
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê7</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER8
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê8</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER9
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê9</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER10
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê10</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER11
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê11</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER12
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê12</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER13
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê13</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER14
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê14</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER15
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê15</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER16
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê16</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER17
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê17</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER18
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê18</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER19
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê19</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER20
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê20</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER21
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê21</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SWIER22
</«me> <des¸ùti⁄>So·w¨êI¡îru± o¿löê22</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
PR
</«me> <di•œyName>PR</di•œyName> <des¸ùti⁄>
Pídög
 (
EXTI_PR
)</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PR0
</«me> <des¸ùti⁄>Pídög bô 0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR1
</«me> <des¸ùti⁄>Pídög bô 1</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR2
</«me> <des¸ùti⁄>Pídög bô 2</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR3
</«me> <des¸ùti⁄>Pídög bô 3</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR4
</«me> <des¸ùti⁄>Pídög bô 4</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR5
</«me> <des¸ùti⁄>Pídög bô 5</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR6
</«me> <des¸ùti⁄>Pídög bô 6</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR7
</«me> <des¸ùti⁄>Pídög bô 7</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR8
</«me> <des¸ùti⁄>Pídög bô 8</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR9
</«me> <des¸ùti⁄>Pídög bô 9</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR10
</«me> <des¸ùti⁄>Pídög bô 10</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR11
</«me> <des¸ùti⁄>Pídög bô 11</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR12
</«me> <des¸ùti⁄>Pídög bô 12</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR13
</«me> <des¸ùti⁄>Pídög bô 13</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR14
</«me> <des¸ùti⁄>Pídög bô 14</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR15
</«me> <des¸ùti⁄>Pídög bô 15</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR16
</«me> <des¸ùti⁄>Pídög bô 16</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR17
</«me> <des¸ùti⁄>Pídög bô 17</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR18
</«me> <des¸ùti⁄>Pídög bô 18</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR19
</«me> <des¸ùti⁄>Pídög bô 19</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR20
</«me> <des¸ùti⁄>Pídög bô 20</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR21
</«me> <des¸ùti⁄>Pídög bô 21</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PR22
</«me> <des¸ùti⁄>Pídög bô 22</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
FLASH
</«me> <des¸ùti⁄>FLASH</des¸ùti⁄> <groupName>FLASH</groupName> <ba£Addªss>0x40023C00</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>FLASH</«me> <des¸ùti⁄>FLASH globÆ i¡îru±</des¸ùti⁄> <vÆue>4</vÆue> </öãºu±> <ªgi°îs> <> <«me>
ACR
</«me> <di•œyName>ACR</di•œyName> <des¸ùti⁄>
Fœsh
ác˚s†c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
LATENCY
</«me> <des¸ùti⁄>
L©ícy
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PRFTEN
</«me> <des¸ùti⁄>
Pª„tch
É«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
ICEN
</«me> <des¸ùti⁄>
In°ru˘i⁄
 
ˇche
É«bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
DCEN
</«me> <des¸ùti⁄>D©®ˇchêíabÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
ICRST
</«me> <des¸ùti⁄>In°ru˘i⁄ cachê
ª£t
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>
DCRST
</«me> <des¸ùti⁄>D©®ˇchêª£t</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
KEYR
</«me> <di•œyName>KEYR</di•œyName> <des¸ùti⁄>Fœsh 
key
 </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
KEY
</«me> <des¸ùti⁄>
FPEC
 key</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
OPTKEYR
</«me> <di•œyName>OPTKEYR</di•œyName> <des¸ùti⁄>Fœsh 
›ti⁄
 key </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
OPTKEY
</«me> <des¸ùti⁄>
O±i⁄
 byã key</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>SR</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>
Sètus
 </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
EOP
</«me> <des¸ùti⁄>End o‡
›î©i⁄
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
OPERR
</«me> <des¸ùti⁄>
O≥øti⁄
 
îr‹
</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
WRPERR
</«me> <des¸ùti⁄>
Wrôe
 
¥Ÿe˘i⁄
Éº‹</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PGAERR
</«me> <des¸ùti⁄>
Progømmög
álignmíàîr‹</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PGPERR
</«me> <des¸ùti⁄>Progømmög 
∑øŒñism
Éº‹</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PGSERR
</«me> <des¸ùti⁄>Progømmög sequí˚Éº‹</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
BSY
</«me> <des¸ùti⁄>
Busy
</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>CR</«me> <di•œyName>CR</di•œyName> <des¸ùti⁄>C⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x80000000</ª£tVÆue> <fõlds> <fõld> <«me>
PG
</«me> <des¸ùti⁄>Progømmög</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SER
</«me> <des¸ùti⁄>
Se˘‹
 
Eø£
</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MER
</«me> <des¸ùti⁄>
Mass
 Eø£</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SNB
</«me> <des¸ùti⁄>Se˘‹ 
numbî
</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
PSIZE
</«me> <des¸ùti⁄>
Progøm
 size</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>STRT</«me> <des¸ùti⁄>Sèπ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
EOPIE
</«me> <des¸ùti⁄>End o‡›î©i⁄ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ERRIE
</«me> <des¸ùti⁄>
Eº‹
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LOCK
</«me> <des¸ùti⁄>
Lock
</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
OPTCR
</«me> <di•œyName>OPTCR</di•œyName> <des¸ùti⁄>Fœsh o±i⁄ c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000014</ª£tVÆue> <fõlds> <fõld> <«me>
OPTLOCK
</«me> <des¸ùti⁄>O±i⁄ 
lock
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OPTSTRT
</«me> <des¸ùti⁄>O±i⁄ sèπ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BOR_LEV
</«me> <des¸ùti⁄>
BOR
Ñe£à
Levñ
</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
WDG_SW
</«me> <des¸ùti⁄>WDG_SW 
U£r
 o±i⁄ 
byãs
</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
nRST_STOP
</«me> <des¸ùti⁄>nRST_STOP U£∏›ti⁄ byãs</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
nRST_STDBY
</«me> <des¸ùti⁄>nRST_STDBY U£∏›ti⁄ byãs</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RDP
</«me> <des¸ùti⁄>
Ród
 
¥Ÿe˘
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
nWRP
</«me> <des¸ùti⁄>
NŸ
 wrôê¥Ÿe˘</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>12</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
IWDG
</«me> <des¸ùti⁄>Indïídíàw©chdog</des¸ùti⁄> <groupName>IWDG</groupName> <ba£Addªss>0x40003000</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
KR
</«me> <di•œyName>KR</di•œyName> <des¸ùti⁄>
Key
 </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>KEY</«me> <des¸ùti⁄>Key vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>PR</«me> <di•œyName>PR</di•œyName> <des¸ùti⁄>
PªsˇÀr
 </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>PR</«me> <des¸ùti⁄>PªsˇÀ∏
dividî
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>3</bôWidth> </fõld> </fõlds> </> <> <«me>
RLR
</«me> <di•œyName>RLR</di•œyName> <des¸ùti⁄>
Rñﬂd
 </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000FFF</ª£tVÆue> <fõlds> <fõld> <«me>
RL
</«me> <des¸ùti⁄>
W©chdog
 cou¡î 
ªlﬂd
 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>12</bôWidth> </fõld> </fõlds> </> <> <«me>SR</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>Sètu†</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
RVU
</«me> <des¸ùti⁄>W©chdog cou¡îÑñﬂd vÆuê
upd©e
</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PVU
</«me> <des¸ùti⁄>W©chdogÖªsˇÀ∏vÆuêupd©e</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
OTG_FS_DEVICE
</«me> <des¸ùti⁄>
USB
 o¿thê
go
 
fuŒ
 
•ìd
</des¸ùti⁄> <groupName>
USB_OTG_FS
</groupName> <ba£Addªss>0x50000800</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
FS_DCFG
</«me> <di•œyName>FS_DCFG</di•œyName> <des¸ùti⁄>
OTG_FS
 devi˚ c⁄figuøti⁄ (
OTG_FS_DCFG
)</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x02200000</ª£tVÆue> <fõlds> <fõld> <«me>
DSPD
</«me> <des¸ùti⁄>
Devi˚
 s≥ed</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
NZLSOHSK
</«me> <des¸ùti⁄>
N⁄
-
zîo
-Àngth sètu†
OUT
 
h™dshake
</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DAD
</«me> <des¸ùti⁄>Devi˚ 
addªss
</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>
PFIVL
</«me> <des¸ùti⁄>
Pîiodic
 
‰ame
 
öãrvÆ
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_DCTL
</«me> <di•œyName>FS_DCTL</di•œyName> <des¸ùti⁄>OTG_FS devi˚ c⁄åﬁ (
OTG_FS_DCTL
)</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
RWUSIG
</«me> <des¸ùti⁄>
RemŸe
 
wakeup
 
sig«lög
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SDIS
</«me> <des¸ùti⁄>
So·
 
disc⁄√˘
</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
GINSTS
</«me> <des¸ùti⁄>
GlobÆ
 
IN
 
NAK
 sètus</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
GONSTS
</«me> <des¸ùti⁄>GlobÆ OUT NAK sètus</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
TCTL
</«me> <des¸ùti⁄>
Te°
 c⁄åﬁ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SGINAK
</«me> <des¸ùti⁄>
Së
 globÆ IN NAK</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
CGINAK
</«me> <des¸ùti⁄>
CÀ¨
 globÆ IN NAK</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SGONAK
</«me> <des¸ùti⁄>Së globÆ OUT NAK</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
CGONAK
</«me> <des¸ùti⁄>CÀ¨ globÆ OUT NAK</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
POPRGDNE
</«me> <des¸ùti⁄>
Powî
-⁄ 
¥ogømmög
 
d⁄e
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
FS_DSTS
</«me> <di•œyName>FS_DSTS</di•œyName> <des¸ùti⁄>OTG_FS devi˚ sètu†(
OTG_FS_DSTS
)</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000010</ª£tVÆue> <fõlds> <fõld> <«me>
SUSPSTS
</«me> <des¸ùti⁄>
Su•íd
 sètus</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ENUMSPD
</«me> <des¸ùti⁄>
Enumî©ed
 s≥ed</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
EERR
</«me> <des¸ùti⁄>
Eº©ic
Éº‹</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FNSOF
</«me> <des¸ùti⁄>
Føme
Çumbî o‡thê
ª˚ived
 
SOF
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>14</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_DIEPMSK
</«me> <di•œyName>FS_DIEPMSK</di•œyName> <des¸ùti⁄>OTG_FS devi˚ IN 
ídpoöt
 comm⁄ i¡îru± mask (
OTG_FS_DIEPMSK
)</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
XFRCM
</«me> <des¸ùti⁄>
Tøns„r
 
com∂ëed
 i¡îru± mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
EPDM
</«me> <des¸ùti⁄>
Endpoöt
 
dißbÀd
 i¡îru± mask</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TOM
</«me> <des¸ùti⁄>
Timeout
 
c⁄dôi⁄
 mask (N⁄-
isochr⁄ous
 
ídpoöts
)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ITTXFEMSK
</«me> <des¸ùti⁄>IN 
tokí
Ñe˚ived whí 
TxFIFO
 
em±y
 mask</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
INEPNMM
</«me> <des¸ùti⁄>INÅokíÑe˚ived 
wôh
 
EP
 
mism©ch
 mask</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
INEPNEM
</«me> <des¸ùti⁄>INÉndpoöàNAK 
ef„˘ive
 mask</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_DOEPMSK
</«me> <di•œyName>FS_DOEPMSK</di•œyName> <des¸ùti⁄>OTG_FS devi˚ OUTÉndpoöàcomm⁄ i¡îru± mask (
OTG_FS_DOEPMSK
)</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRCM</«me> <des¸ùti⁄>Tøns„∏com∂ëed i¡îru± mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPDM</«me> <des¸ùti⁄>EndpoöàdißbÀd i¡îru± mask</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STUPM
</«me> <des¸ùti⁄>
SETUP
 
pha£
 d⁄êmask</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OTEPDM
</«me> <des¸ùti⁄>OUTÅokíÑe˚ived whíÉndpoöàdißbÀd mask</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_DAINT
</«me> <di•œyName>FS_DAINT</di•œyName> <des¸ùti⁄>OTG_FS devi˚ 
Æl
Éndpoöt†öãºu± (
OTG_FS_DAINT
)</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
IEPINT
</«me> <des¸ùti⁄>INÉndpoöàöãºu± bôs</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
OEPINT
</«me> <des¸ùti⁄>OUTÉndpoöàöãºu± bôs</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_DAINTMSK
</«me> <di•œyName>FS_DAINTMSK</di•œyName> <des¸ùti⁄>OTG_FSáŒÉndpoöt†öãºu± mask (
OTG_FS_DAINTMSK
)</des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
IEPM
</«me> <des¸ùti⁄>IN EP i¡îru± mask bôs</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>OEPINT</«me> <des¸ùti⁄>OUTÉndpoöàöãºu± bôs</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
DVBUSDIS
</«me> <di•œyName>DVBUSDIS</di•œyName> <des¸ùti⁄>OTG_FS devi˚ 
VBUS
 
disch¨ge
Åimê</des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x000017D7</ª£tVÆue> <fõlds> <fõld> <«me>
VBUSDT
</«me> <des¸ùti⁄>Devi˚ VBUS disch¨gêtime</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
DVBUSPULSE
</«me> <di•œyName>DVBUSPULSE</di•œyName> <des¸ùti⁄>OTG_FS devi˚ VBUS 
pulsög
Åimê</des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x000005B8</ª£tVÆue> <fõlds> <fõld> <«me>
DVBUSP
</«me> <des¸ùti⁄>Devi˚ VBUSÖulsögÅime</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>12</bôWidth> </fõld> </fõlds> </> <> <«me>
DIEPEMPMSK
</«me> <di•œyName>DIEPEMPMSK</di•œyName> <des¸ùti⁄>OTG_FS devi˚ INÉndpoöà
FIFO
Ém±y i¡îru± mask </des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
INEPTXFEM
</«me> <des¸ùti⁄>IN EP 
Tx
 FIFOÉm±y i¡îru± mask bôs</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_DIEPCTL0
</«me> <di•œyName>FS_DIEPCTL0</di•œyName> <des¸ùti⁄>OTG_FS devi˚ c⁄åﬁ INÉndpoöà0 c⁄åﬁ (
OTG_FS_DIEPCTL0
)</des¸ùti⁄> <addªssOff£t>0x100</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
MPSIZ
</«me> <des¸ùti⁄>
Maximum
 
∑ckë
 size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
USBAEP
</«me> <des¸ùti⁄>USB 
a˘ive
Éndpoöt</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
NAKSTS
</«me> <des¸ùti⁄>NAK sètus</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
EPTYP
</«me> <des¸ùti⁄>Endpoöà
ty≥
</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
STALL
</«me> <des¸ùti⁄>STALL h™dshake</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
TXFNUM
</«me> <des¸ùti⁄>TxFIFOÇumbî</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>4</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
CNAK
</«me> <des¸ùti⁄>CÀ¨ NAK</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>
SNAK
</«me> <des¸ùti⁄>Së NAK</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>
EPDIS
</«me> <des¸ùti⁄>EndpoöàdißbÀ</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
EPENA
</«me> <des¸ùti⁄>EndpoöàíabÀ</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>
DIEPCTL1
</«me> <di•œyName>DIEPCTL1</di•œyName> <des¸ùti⁄>
OTG
 devi˚Éndpoöt-1 c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x120</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>EPENA</«me> <des¸ùti⁄>EPENA</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPDIS</«me> <des¸ùti⁄>EPDIS</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SODDFRM_SD1PID
</«me> <des¸ùti⁄>
SODDFRM
/
SD1PID
</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>
SD0PID_SEVNFRM
</«me> <des¸ùti⁄>
SD0PID
/
SEVNFRM
</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SNAK</«me> <des¸ùti⁄>SNAK</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>CNAK</«me> <des¸ùti⁄>CNAK</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>TXFNUM</«me> <des¸ùti⁄>TXFNUM</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>4</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SèŒ
</«me> <des¸ùti⁄>SèŒ</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>EPTYP</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>NAKSTS</«me> <des¸ùti⁄>NAKSTS</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
EONUM_DPID
</«me> <des¸ùti⁄>
EONUM
/
DPID
</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>USBAEP</«me> <des¸ùti⁄>USBAEP</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MPSIZ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
DIEPCTL2
</«me> <di•œyName>DIEPCTL2</di•œyName> <des¸ùti⁄>OTG devi˚Éndpoöt-2 c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x140</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>EPENA</«me> <des¸ùti⁄>EPENA</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPDIS</«me> <des¸ùti⁄>EPDIS</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>SODDFRM</«me> <des¸ùti⁄>SODDFRM</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SD0PID_SEVNFRM</«me> <des¸ùti⁄>SD0PID/SEVNFRM</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SNAK</«me> <des¸ùti⁄>SNAK</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>CNAK</«me> <des¸ùti⁄>CNAK</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>TXFNUM</«me> <des¸ùti⁄>TXFNUM</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>4</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>SèŒ</«me> <des¸ùti⁄>SèŒ</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>EPTYP</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>NAKSTS</«me> <des¸ùti⁄>NAKSTS</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>EONUM_DPID</«me> <des¸ùti⁄>EONUM/DPID</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>USBAEP</«me> <des¸ùti⁄>USBAEP</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MPSIZ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
DIEPCTL3
</«me> <di•œyName>DIEPCTL3</di•œyName> <des¸ùti⁄>OTG devi˚Éndpoöt-3 c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x160</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>EPENA</«me> <des¸ùti⁄>EPENA</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPDIS</«me> <des¸ùti⁄>EPDIS</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>SODDFRM</«me> <des¸ùti⁄>SODDFRM</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SD0PID_SEVNFRM</«me> <des¸ùti⁄>SD0PID/SEVNFRM</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SNAK</«me> <des¸ùti⁄>SNAK</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>CNAK</«me> <des¸ùti⁄>CNAK</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>TXFNUM</«me> <des¸ùti⁄>TXFNUM</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>4</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>SèŒ</«me> <des¸ùti⁄>SèŒ</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>EPTYP</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>NAKSTS</«me> <des¸ùti⁄>NAKSTS</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>EONUM_DPID</«me> <des¸ùti⁄>EONUM/DPID</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>USBAEP</«me> <des¸ùti⁄>USBAEP</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MPSIZ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
DOEPCTL0
</«me> <di•œyName>DOEPCTL0</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-0 c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x300</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00008000</ª£tVÆue> <fõlds> <fõld> <«me>EPENA</«me> <des¸ùti⁄>EPENA</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>EPDIS</«me> <des¸ùti⁄>EPDIS</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>SNAK</«me> <des¸ùti⁄>SNAK</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>CNAK</«me> <des¸ùti⁄>CNAK</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SèŒ</«me> <des¸ùti⁄>SèŒ</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SNPM
</«me> <des¸ùti⁄>SNPM</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>EPTYP</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>NAKSTS</«me> <des¸ùti⁄>NAKSTS</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>USBAEP</«me> <des¸ùti⁄>USBAEP</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MPSIZ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>
DOEPCTL1
</«me> <di•œyName>DOEPCTL1</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-1 c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x320</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>EPENA</«me> <des¸ùti⁄>EPENA</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPDIS</«me> <des¸ùti⁄>EPDIS</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>SODDFRM</«me> <des¸ùti⁄>SODDFRM</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SD0PID_SEVNFRM</«me> <des¸ùti⁄>SD0PID/SEVNFRM</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SNAK</«me> <des¸ùti⁄>SNAK</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>CNAK</«me> <des¸ùti⁄>CNAK</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SèŒ</«me> <des¸ùti⁄>SèŒ</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>SNPM</«me> <des¸ùti⁄>SNPM</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>EPTYP</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>NAKSTS</«me> <des¸ùti⁄>NAKSTS</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>EONUM_DPID</«me> <des¸ùti⁄>EONUM/DPID</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>USBAEP</«me> <des¸ùti⁄>USBAEP</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MPSIZ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
DOEPCTL2
</«me> <di•œyName>DOEPCTL2</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-2 c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x340</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>EPENA</«me> <des¸ùti⁄>EPENA</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPDIS</«me> <des¸ùti⁄>EPDIS</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>SODDFRM</«me> <des¸ùti⁄>SODDFRM</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SD0PID_SEVNFRM</«me> <des¸ùti⁄>SD0PID/SEVNFRM</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SNAK</«me> <des¸ùti⁄>SNAK</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>CNAK</«me> <des¸ùti⁄>CNAK</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SèŒ</«me> <des¸ùti⁄>SèŒ</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>SNPM</«me> <des¸ùti⁄>SNPM</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>EPTYP</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>NAKSTS</«me> <des¸ùti⁄>NAKSTS</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>EONUM_DPID</«me> <des¸ùti⁄>EONUM/DPID</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>USBAEP</«me> <des¸ùti⁄>USBAEP</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MPSIZ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
DOEPCTL3
</«me> <di•œyName>DOEPCTL3</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-3 c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x360</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>EPENA</«me> <des¸ùti⁄>EPENA</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPDIS</«me> <des¸ùti⁄>EPDIS</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>SODDFRM</«me> <des¸ùti⁄>SODDFRM</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SD0PID_SEVNFRM</«me> <des¸ùti⁄>SD0PID/SEVNFRM</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SNAK</«me> <des¸ùti⁄>SNAK</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>CNAK</«me> <des¸ùti⁄>CNAK</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>SèŒ</«me> <des¸ùti⁄>SèŒ</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>SNPM</«me> <des¸ùti⁄>SNPM</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>EPTYP</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>NAKSTS</«me> <des¸ùti⁄>NAKSTS</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>EONUM_DPID</«me> <des¸ùti⁄>EONUM/DPID</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>USBAEP</«me> <des¸ùti⁄>USBAEP</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MPSIZ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
DIEPINT0
</«me> <di•œyName>DIEPINT0</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-x i¡îru± </des¸ùti⁄> <addªssOff£t>0x108</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000080</ª£tVÆue> <fõlds> <fõld> <«me>
TXFE
</«me> <des¸ùti⁄>TXFE</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
INEPNE
</«me> <des¸ùti⁄>INEPNE</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
ITTXFE
</«me> <des¸ùti⁄>ITTXFE</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
TOC
</«me> <des¸ùti⁄>TOC</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
EPDISD
</«me> <des¸ùti⁄>EPDISD</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
XFRC
</«me> <des¸ùti⁄>XFRC</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
DIEPINT1
</«me> <di•œyName>DIEPINT1</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-1 i¡îru± </des¸ùti⁄> <addªssOff£t>0x128</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000080</ª£tVÆue> <fõlds> <fõld> <«me>TXFE</«me> <des¸ùti⁄>TXFE</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>INEPNE</«me> <des¸ùti⁄>INEPNE</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>ITTXFE</«me> <des¸ùti⁄>ITTXFE</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>TOC</«me> <des¸ùti⁄>TOC</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPDISD</«me> <des¸ùti⁄>EPDISD</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>XFRC</«me> <des¸ùti⁄>XFRC</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
DIEPINT2
</«me> <di•œyName>DIEPINT2</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-2 i¡îru± </des¸ùti⁄> <addªssOff£t>0x148</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000080</ª£tVÆue> <fõlds> <fõld> <«me>TXFE</«me> <des¸ùti⁄>TXFE</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>INEPNE</«me> <des¸ùti⁄>INEPNE</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>ITTXFE</«me> <des¸ùti⁄>ITTXFE</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>TOC</«me> <des¸ùti⁄>TOC</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPDISD</«me> <des¸ùti⁄>EPDISD</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>XFRC</«me> <des¸ùti⁄>XFRC</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
DIEPINT3
</«me> <di•œyName>DIEPINT3</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-3 i¡îru± </des¸ùti⁄> <addªssOff£t>0x168</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000080</ª£tVÆue> <fõlds> <fõld> <«me>TXFE</«me> <des¸ùti⁄>TXFE</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>INEPNE</«me> <des¸ùti⁄>INEPNE</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>ITTXFE</«me> <des¸ùti⁄>ITTXFE</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>TOC</«me> <des¸ùti⁄>TOC</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>EPDISD</«me> <des¸ùti⁄>EPDISD</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>XFRC</«me> <des¸ùti⁄>XFRC</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
DOEPINT0
</«me> <di•œyName>DOEPINT0</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-0 i¡îru± </des¸ùti⁄> <addªssOff£t>0x308</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000080</ª£tVÆue> <fõlds> <fõld> <«me>
B2BSTUP
</«me> <des¸ùti⁄>B2BSTUP</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OTEPDIS
</«me> <des¸ùti⁄>OTEPDIS</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STUP
</«me> <des¸ùti⁄>STUP</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPDISD</«me> <des¸ùti⁄>EPDISD</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>XFRC</«me> <des¸ùti⁄>XFRC</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
DOEPINT1
</«me> <di•œyName>DOEPINT1</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-1 i¡îru± </des¸ùti⁄> <addªssOff£t>0x328</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000080</ª£tVÆue> <fõlds> <fõld> <«me>B2BSTUP</«me> <des¸ùti⁄>B2BSTUP</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OTEPDIS</«me> <des¸ùti⁄>OTEPDIS</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STUP</«me> <des¸ùti⁄>STUP</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPDISD</«me> <des¸ùti⁄>EPDISD</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>XFRC</«me> <des¸ùti⁄>XFRC</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
DOEPINT2
</«me> <di•œyName>DOEPINT2</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-2 i¡îru± </des¸ùti⁄> <addªssOff£t>0x348</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000080</ª£tVÆue> <fõlds> <fõld> <«me>B2BSTUP</«me> <des¸ùti⁄>B2BSTUP</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OTEPDIS</«me> <des¸ùti⁄>OTEPDIS</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STUP</«me> <des¸ùti⁄>STUP</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPDISD</«me> <des¸ùti⁄>EPDISD</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>XFRC</«me> <des¸ùti⁄>XFRC</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
DOEPINT3
</«me> <di•œyName>DOEPINT3</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-3 i¡îru± </des¸ùti⁄> <addªssOff£t>0x368</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000080</ª£tVÆue> <fõlds> <fõld> <«me>B2BSTUP</«me> <des¸ùti⁄>B2BSTUP</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OTEPDIS</«me> <des¸ùti⁄>OTEPDIS</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STUP</«me> <des¸ùti⁄>STUP</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPDISD</«me> <des¸ùti⁄>EPDISD</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>XFRC</«me> <des¸ùti⁄>XFRC</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
DIEPTSIZ0
</«me> <di•œyName>DIEPTSIZ0</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-0Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x110</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PKTCNT
</«me> <des¸ùti⁄>
Packë
 cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
XFRSIZ
</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>7</bôWidth> </fõld> </fõlds> </> <> <«me>
DOEPTSIZ0
</«me> <di•œyName>DOEPTSIZ0</di•œyName> <des¸ùti⁄>devi˚ OUTÉndpoöt-0Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x310</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
STUPCNT
</«me> <des¸ùti⁄>SETUPÖackë cou¡</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>7</bôWidth> </fõld> </fõlds> </> <> <«me>
DIEPTSIZ1
</«me> <di•œyName>DIEPTSIZ1</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-1Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x130</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
MCNT
</«me> <des¸ùti⁄>
Mu…i
 cou¡</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> </fõlds> </> <> <«me>
DIEPTSIZ2
</«me> <di•œyName>DIEPTSIZ2</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-2Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x150</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MCNT</«me> <des¸ùti⁄>Mu…òcou¡</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> </fõlds> </> <> <«me>
DIEPTSIZ3
</«me> <di•œyName>DIEPTSIZ3</di•œyName> <des¸ùti⁄>devi˚Éndpoöt-3Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x170</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MCNT</«me> <des¸ùti⁄>Mu…òcou¡</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> </fõlds> </> <> <«me>
DTXFSTS0
</«me> <di•œyName>DTXFSTS0</di•œyName> <des¸ùti⁄>OTG_FS devi˚ INÉndpoöà
å™smô
 FIFO sètu†</des¸ùti⁄> <addªssOff£t>0x118</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
INEPTFSAV
</«me> <des¸ùti⁄>INÉndpoöàTxFIFO 
•a˚
 
avaûabÀ
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
DTXFSTS1
</«me> <di•œyName>DTXFSTS1</di•œyName> <des¸ùti⁄>OTG_FS devi˚ INÉndpoöàå™smô FIFO sètu†</des¸ùti⁄> <addªssOff£t>0x138</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>INEPTFSAV</«me> <des¸ùti⁄>INÉndpoöàTxFIFO s∑˚ávaûabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
DTXFSTS2
</«me> <di•œyName>DTXFSTS2</di•œyName> <des¸ùti⁄>OTG_FS devi˚ INÉndpoöàå™smô FIFO sètu†</des¸ùti⁄> <addªssOff£t>0x158</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>INEPTFSAV</«me> <des¸ùti⁄>INÉndpoöàTxFIFO s∑˚ávaûabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
DTXFSTS3
</«me> <di•œyName>DTXFSTS3</di•œyName> <des¸ùti⁄>OTG_FS devi˚ INÉndpoöàå™smô FIFO sètu†</des¸ùti⁄> <addªssOff£t>0x178</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>INEPTFSAV</«me> <des¸ùti⁄>INÉndpoöàTxFIFO s∑˚ávaûabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
DOEPTSIZ1
</«me> <di•œyName>DOEPTSIZ1</di•œyName> <des¸ùti⁄>devi˚ OUTÉndpoöt-1Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x330</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
RXDPID_STUPCNT
</«me> <des¸ùti⁄>
Re˚ived
 d©®
PID
/SETUPÖackë cou¡</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> </fõlds> </> <> <«me>
DOEPTSIZ2
</«me> <di•œyName>DOEPTSIZ2</di•œyName> <des¸ùti⁄>devi˚ OUTÉndpoöt-2Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x350</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>RXDPID_STUPCNT</«me> <des¸ùti⁄>Re˚ived d©®PID/SETUPÖackë cou¡</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> </fõlds> </> <> <«me>
DOEPTSIZ3
</«me> <di•œyName>DOEPTSIZ3</di•œyName> <des¸ùti⁄>devi˚ OUTÉndpoöt-3Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x370</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>RXDPID_STUPCNT</«me> <des¸ùti⁄>Re˚ived d©®PID/SETUPÖackë cou¡</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
OTG_FS_GLOBAL
</«me> <des¸ùti⁄>USB o¿thêgÿfuŒ s≥ed</des¸ùti⁄> <groupName>USB_OTG_FS</groupName> <ba£Addªss>0x50000000</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
FS_GOTGCTL
</«me> <di•œyName>FS_GOTGCTL</di•œyName> <des¸ùti⁄>OTG_FS c⁄åﬁánd sètu†(
OTG_FS_GOTGCTL
)</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000800</ª£tVÆue> <fõlds> <fõld> <«me>
SRQSCS
</«me> <des¸ùti⁄>
Sessi⁄
 
ªque°
 
suc˚ss
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
SRQ
</«me> <des¸ùti⁄>Sessi⁄Ñeque°</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
HNGSCS
</«me> <des¸ùti⁄>
Ho°
 
√gŸüti⁄
 suc˚ss</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
HNPRQ
</«me> <des¸ùti⁄>
HNP
Ñeque°</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
HSHNPEN
</«me> <des¸ùti⁄>Ho° 
£t
 HNPÉ«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
DHNPEN
</«me> <des¸ùti⁄>Devi˚ HNP 
íabÀd
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
CIDSTS
</«me> <des¸ùti⁄>
C⁄√˘‹
 
ID
 sètus</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
DBCT
</«me> <des¸ùti⁄>
L⁄g
/
deboun˚
Åime</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
ASVLD
</«me> <des¸ùti⁄>A-
£ssi⁄
 
vÆid
</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
BSVLD
</«me> <des¸ùti⁄>
B
-£ssi⁄ vÆid</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>
FS_GOTGINT
</«me> <di•œyName>FS_GOTGINT</di•œyName> <des¸ùti⁄>OTG_FS i¡îru± (
OTG_FS_GOTGINT
)</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SEDET
</«me> <des¸ùti⁄>Sessi⁄Énd 
dëe˘ed
</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SRSSCHG
</«me> <des¸ùti⁄>Sessi⁄Ñeque° suc˚s†°©u†
ch™ge
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HNSSCHG
</«me> <des¸ùti⁄>Ho°ÇegŸüti⁄ suc˚s†°©u†ch™ge</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HNGDET
</«me> <des¸ùti⁄>Ho°ÇegŸüti⁄ dëe˘ed</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ADTOCHG
</«me> <des¸ùti⁄>A-devi˚ 
timeout
 ch™ge</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBCDNE
</«me> <des¸ùti⁄>
Deboun˚
 d⁄e</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_GAHBCFG
</«me> <di•œyName>FS_GAHBCFG</di•œyName> <des¸ùti⁄>OTG_FS 
AHB
 c⁄figuøti⁄ (
OTG_FS_GAHBCFG
)</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
GINT
</«me> <des¸ùti⁄>GlobÆ i¡îru± mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXFELVL
</«me> <des¸ùti⁄>TxFIFOÉm±y 
Àvñ
</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PTXFELVL
</«me> <des¸ùti⁄>Pîiodi¯TxFIFOÉm±yÜevñ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_GUSBCFG
</«me> <di•œyName>FS_GUSBCFG</di•œyName> <des¸ùti⁄>OTG_FS USB c⁄figuøti⁄ (
OTG_FS_GUSBCFG
)</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000A00</ª£tVÆue> <fõlds> <fõld> <«me>
TOCAL
</«me> <des¸ùti⁄>
FS
Åimeouà
ˇlibøti⁄
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PHYSEL
</«me> <des¸ùti⁄>
FuŒ
 
S≥ed
 
£rül
 
å™s˚ivî
 sñe˘</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>
SRPCAP
</«me> <des¸ùti⁄>
SRP
-
ˇ∑bÀ
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
HNPCAP
</«me> <des¸ùti⁄>HNP-ˇ∑bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
TRDT
</«me> <des¸ùti⁄>USB 
tu∫¨ound
Åime</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>4</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
FHMOD
</«me> <des¸ùti⁄>
F‹˚
 
ho°
 mode</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
FDMOD
</«me> <des¸ùti⁄>F‹˚ devi˚ mode</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
CTXPKT
</«me> <des¸ùti⁄>
C‹ru±
 TxÖackë</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
FS_GRSTCTL
</«me> <di•œyName>FS_GRSTCTL</di•œyName> <des¸ùti⁄>OTG_FSÑe£à(
OTG_FS_GRSTCTL
)</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x20000000</ª£tVÆue> <fõlds> <fõld> <«me>
CSRST
</«me> <des¸ùti⁄>C‹ê
so·
Ñe£t</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
HSRST
</«me> <des¸ùti⁄>
HCLK
 so·Ñe£t</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
FCRST
</«me> <des¸ùti⁄>Ho° fømêcou¡îÑe£t</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
RXFFLSH
</«me> <des¸ùti⁄>
RxFIFO
 
Êush
</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
TXFFLSH
</«me> <des¸ùti⁄>TxFIFO flush</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>TXFNUM</«me> <des¸ùti⁄>TxFIFOÇumbî</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>5</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
AHBIDL
</«me> <des¸ùti⁄>AHB 
ma°î
 
idÀ
</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>
FS_GINTSTS
</«me> <di•œyName>FS_GINTSTS</di•œyName> <des¸ùti⁄>OTG_FS c‹êöãºu± (
OTG_FS_GINTSTS
)</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x04000020</ª£tVÆue> <fõlds> <fõld> <«me>
CMOD
</«me> <des¸ùti⁄>
Cuºít
 modêo‡›î©i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
MMIS
</«me> <des¸ùti⁄>
Mode
 mism©ch i¡îru±</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
OTGINT
</«me> <des¸ùti⁄>OTG i¡îru±</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>SOF</«me> <des¸ùti⁄>Sèπ o‡‰ame</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
RXFLVL
</«me> <des¸ùti⁄>RxFIFO 
n⁄
-em±y</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
NPTXFE
</«me> <des¸ùti⁄>N⁄-
≥riodic
 TxFIFOÉm±y</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
GINAKEFF
</«me> <des¸ùti⁄>GlobÆ INÇ⁄-≥riodi¯NAKÉf„˘ive</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
GOUTNAKEFF
</«me> <des¸ùti⁄>GlobÆ OUT NAKÉf„˘ive</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
ESUSP
</«me> <des¸ùti⁄>
E¨ly
 
su•íd
</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
USBSUSP
</«me> <des¸ùti⁄>USB su•íd</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
USBRST
</«me> <des¸ùti⁄>USBÑe£t</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
ENUMDNE
</«me> <des¸ùti⁄>
Enumî©i⁄
 d⁄e</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
ISOODRP
</«me> <des¸ùti⁄>
Isochr⁄ous
 OUTÖackë 
dr›≥d
 i¡îru±</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
EOPF
</«me> <des¸ùti⁄>End o‡≥riodi¯‰amêöãºu±</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>IEPINT</«me> <des¸ùti⁄>INÉndpoöàöãºu±</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>OEPINT</«me> <des¸ùti⁄>OUTÉndpoöàöãºu±</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
IISOIXFR
</«me> <des¸ùti⁄>
Incom∂ëe
 isochr⁄ou†INÅøns„r</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
IPXFR_INCOMPISOOUT
</«me> <des¸ùti⁄>Incom∂ëê≥riodi¯å™s„r(Ho° mode)/Incom∂ëêisochr⁄ou†OUTÅøns„r(Devi˚ mode)</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
HPRTINT
</«me> <des¸ùti⁄>Ho° 
p‹t
 i¡îru±</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
HCINT
</«me> <des¸ùti⁄>Ho° ch™√l†öãºu±</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
PTXFE
</«me> <des¸ùti⁄>Pîiodi¯TxFIFOÉm±y</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
CIDSCHG
</«me> <des¸ùti⁄>C⁄√˘‹ ID sètu†ch™ge</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
DISCINT
</«me> <des¸ùti⁄>
Disc⁄√˘
 dëe˘ed i¡îru±</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SRQINT
</«me> <des¸ùti⁄>Sessi⁄Ñeque°/
√w
 sessi⁄ dëe˘ed i¡îru±</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
WKUPINT
</«me> <des¸ùti⁄>
Resume
/
ªmŸe
 wakeu∞dëe˘ed i¡îru±</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
FS_GINTMSK
</«me> <di•œyName>FS_GINTMSK</di•œyName> <des¸ùti⁄>OTG_FS i¡îru± mask (
OTG_FS_GINTMSK
)</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
MMISM
</«me> <des¸ùti⁄>Modêmism©ch i¡îru± mask</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>OTGINT</«me> <des¸ùti⁄>OTG i¡îru± mask</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SOFM
</«me> <des¸ùti⁄>Sèπ o‡‰amêmask</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
RXFLVLM
</«me> <des¸ùti⁄>
Re˚ive
 FIFOÇ⁄-em±y mask</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
NPTXFEM
</«me> <des¸ùti⁄>N⁄-≥riodi¯TxFIFOÉm±y mask</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
GINAKEFFM
</«me> <des¸ùti⁄>GlobÆÇ⁄-≥riodi¯IN NAKÉf„˘ivêmask</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
GONAKEFFM
</«me> <des¸ùti⁄>GlobÆ OUT NAKÉf„˘ivêmask</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
ESUSPM
</«me> <des¸ùti⁄>E¨ly su•íd mask</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
USBSUSPM
</«me> <des¸ùti⁄>USB su•íd mask</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>USBRST</«me> <des¸ùti⁄>USBÑe£àmask</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
ENUMDNEM
</«me> <des¸ùti⁄>Enumî©i⁄ d⁄êmask</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
ISOODRPM
</«me> <des¸ùti⁄>Isochr⁄ou†OUTÖackë dr›≥d i¡îru± mask</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
EOPFM
</«me> <des¸ùti⁄>End o‡≥riodi¯‰amêöãºu± mask</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
EPMISM
</«me> <des¸ùti⁄>Endpoöàmism©ch i¡îru± mask</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>IEPINT</«me> <des¸ùti⁄>INÉndpoöt†öãºu± mask</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>OEPINT</«me> <des¸ùti⁄>OUTÉndpoöt†öãºu± mask</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
IISOIXFRM
</«me> <des¸ùti⁄>Incom∂ëêisochr⁄ou†INÅøns„∏mask</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
IPXFRM_IISOOXFRM
</«me> <des¸ùti⁄>Incom∂ëê≥riodi¯å™s„∏mask(Ho° mode)/Incom∂ëêisochr⁄ou†OUTÅøns„∏mask(Devi˚ mode)</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PRTIM
</«me> <des¸ùti⁄>Ho°Ö‹àöãºu± mask</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
HCIM
</«me> <des¸ùti⁄>Ho° ch™√l†öãºu± mask</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PTXFEM
</«me> <des¸ùti⁄>Pîiodi¯TxFIFOÉm±y mask</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
CIDSCHGM
</«me> <des¸ùti⁄>C⁄√˘‹ ID sètu†ch™gêmask</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>DISCINT</«me> <des¸ùti⁄>Disc⁄√˘ dëe˘ed i¡îru± mask</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SRQIM
</«me> <des¸ùti⁄>Sessi⁄Ñeque°/√w sessi⁄ dëe˘ed i¡îru± mask</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
WUIM
</«me> <des¸ùti⁄>Resume/ªmŸêwakeu∞dëe˘ed i¡îru± mask</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
FS_GRXSTSR_Devi˚
</«me> <di•œyName>FS_GRXSTSR_Devi˚</di•œyName> <des¸ùti⁄>OTG_FS Re˚ivê°©u†
debug
Ñód(Devi˚ mode)</des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
EPNUM
</«me> <des¸ùti⁄>Endpoöànumbî</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
BCNT
</«me> <des¸ùti⁄>
Byã
 cou¡</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>11</bôWidth> </fõld> <fõld> <«me>DPID</«me> <des¸ùti⁄>D©®PID</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PKTSTS
</«me> <des¸ùti⁄>Packë sètus</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
FRMNUM
</«me> <des¸ùti⁄>Fømênumbî</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_GRXSTSR_Ho°
</«me> <di•œyName>FS_GRXSTSR_Ho°</di•œyName> <des¸ùti⁄>OTG_FS Re˚ivê°©u†debugÑód(Ho° mode)</des¸ùti⁄> <
Æã∫©eRegi°î
>FS_GRXSTSR_Devi˚</Æã∫©eRegi°î> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>EPNUM</«me> <des¸ùti⁄>Endpoöànumbî</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>BCNT</«me> <des¸ùti⁄>Byã cou¡</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>11</bôWidth> </fõld> <fõld> <«me>DPID</«me> <des¸ùti⁄>D©®PID</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PKTSTS</«me> <des¸ùti⁄>Packë sètus</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>FRMNUM</«me> <des¸ùti⁄>Fømênumbî</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_GRXFSIZ
</«me> <di•œyName>FS_GRXFSIZ</di•œyName> <des¸ùti⁄>OTG_FS Re˚ivêFIFO sizê(
OTG_FS_GRXFSIZ
)</des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000200</ª£tVÆue> <fõlds> <fõld> <«me>
RXFD
</«me> <des¸ùti⁄>RxFIFO 
dïth
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_GNPTXFSIZ_Devi˚
</«me> <di•œyName>FS_GNPTXFSIZ_Devi˚</di•œyName> <des¸ùti⁄>OTG_FSÇ⁄-≥riodi¯å™smô FIFO sizê(Devi˚ mode)</des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000200</ª£tVÆue> <fõlds> <fõld> <«me>
TX0FSA
</«me> <des¸ùti⁄>Endpoöà0Åønsmô 
RAM
 sèπáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
TX0FD
</«me> <des¸ùti⁄>Endpoöà0 TxFIFO dïth</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_GNPTXFSIZ_Ho°
</«me> <di•œyName>FS_GNPTXFSIZ_Ho°</di•œyName> <des¸ùti⁄>OTG_FSÇ⁄-≥riodi¯å™smô FIFO sizê(Ho° mode)</des¸ùti⁄> <Æã∫©eRegi°î>FS_GNPTXFSIZ_Devi˚</Æã∫©eRegi°î> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000200</ª£tVÆue> <fõlds> <fõld> <«me>
NPTXFSA
</«me> <des¸ùti⁄>N⁄-≥riodi¯å™smô RAM sèπáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
NPTXFD
</«me> <des¸ùti⁄>N⁄-≥riodi¯TxFIFO dïth</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_GNPTXSTS
</«me> <di•œyName>FS_GNPTXSTS</di•œyName> <des¸ùti⁄>OTG_FSÇ⁄-≥riodi¯å™smô FIFO/
queue
 sètu†(
OTG_FS_GNPTXSTS
)</des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00080200</ª£tVÆue> <fõlds> <fõld> <«me>
NPTXFSAV
</«me> <des¸ùti⁄>N⁄-≥riodi¯TxFIFO s∑˚ávaûabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
NPTQXSAV
</«me> <des¸ùti⁄>N⁄-≥riodi¯å™smôÑeque° queuê•a˚ávaûabÀ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
NPTXQTOP
</«me> <des¸ùti⁄>
T›
 o‡thên⁄-≥riodi¯å™smôÑeque° queue</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>7</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_GCCFG
</«me> <di•œyName>FS_GCCFG</di•œyName> <des¸ùti⁄>OTG_FS 
gíîÆ
 c‹êc⁄figuøti⁄ (
OTG_FS_GCCFG
)</des¸ùti⁄> <addªssOff£t>0x38</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PWRDWN
</«me> <des¸ùti⁄>Powî 
down
</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
VBUSASEN
</«me> <des¸ùti⁄>E«bÀÅhêVBUS 
£nsög
 devi˚</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
VBUSBSEN
</«me> <des¸ùti⁄>E«bÀÅhêVBUS sísög devi˚</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SOFOUTEN
</«me> <des¸ùti⁄>SOF 
ouçut
É«bÀ</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_CID
</«me> <di•œyName>FS_CID</di•œyName> <des¸ùti⁄>c‹êID </des¸ùti⁄> <addªssOff£t>0x3C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00001000</ª£tVÆue> <fõlds> <fõld> <«me>
PRODUCT_ID
</«me> <des¸ùti⁄>
Produ˘
 ID fõld</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HPTXFSIZ
</«me> <di•œyName>FS_HPTXFSIZ</di•œyName> <des¸ùti⁄>OTG_FS Ho°Öîiodi¯å™smô FIFO sizê(
OTG_FS_HPTXFSIZ
)</des¸ùti⁄> <addªssOff£t>0x100</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x02000600</ª£tVÆue> <fõlds> <fõld> <«me>
PTXSA
</«me> <des¸ùti⁄>Ho°Öîiodi¯TxFIFO sèπáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
PTXFSIZ
</«me> <des¸ùti⁄>Ho°Öîiodi¯TxFIFO dïth</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_DIEPTXF1
</«me> <di•œyName>FS_DIEPTXF1</di•œyName> <des¸ùti⁄>OTG_FS devi˚ INÉndpoöàå™smô FIFO sizê(
OTG_FS_DIEPTXF2
)</des¸ùti⁄> <addªssOff£t>0x104</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x02000400</ª£tVÆue> <fõlds> <fõld> <«me>
INEPTXSA
</«me> <des¸ùti⁄>INÉndpoöà
FIFO2
Åønsmô RAM sèπáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
INEPTXFD
</«me> <des¸ùti⁄>INÉndpoöàTxFIFO dïth</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_DIEPTXF2
</«me> <di•œyName>FS_DIEPTXF2</di•œyName> <des¸ùti⁄>OTG_FS devi˚ INÉndpoöàå™smô FIFO sizê(
OTG_FS_DIEPTXF3
)</des¸ùti⁄> <addªssOff£t>0x108</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x02000400</ª£tVÆue> <fõlds> <fõld> <«me>INEPTXSA</«me> <des¸ùti⁄>INÉndpoöà
FIFO3
Åønsmô RAM sèπáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>INEPTXFD</«me> <des¸ùti⁄>INÉndpoöàTxFIFO dïth</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_DIEPTXF3
</«me> <di•œyName>FS_DIEPTXF3</di•œyName> <des¸ùti⁄>OTG_FS devi˚ INÉndpoöàå™smô FIFO sizê(
OTG_FS_DIEPTXF4
)</des¸ùti⁄> <addªssOff£t>0x10C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x02000400</ª£tVÆue> <fõlds> <fõld> <«me>INEPTXSA</«me> <des¸ùti⁄>INÉndpoöà
FIFO4
Åønsmô RAM sèπáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>INEPTXFD</«me> <des¸ùti⁄>INÉndpoöàTxFIFO dïth</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
OTG_FS_HOST
</«me> <des¸ùti⁄>USB o¿thêgÿfuŒ s≥ed</des¸ùti⁄> <groupName>USB_OTG_FS</groupName> <ba£Addªss>0x50000400</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
FS_HCFG
</«me> <di•œyName>FS_HCFG</di•œyName> <des¸ùti⁄>OTG_FS ho° c⁄figuøti⁄ (
OTG_FS_HCFG
)</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
FSLSPCS
</«me> <des¸ùti⁄>FS/
LS
 
PHY
 
˛ock
 sñe˘</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
FSLSS
</«me> <des¸ùti⁄>FS-ánd LS-⁄ly suµ‹t</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>
HFIR
</«me> <di•œyName>HFIR</di•œyName> <des¸ùti⁄>OTG_FS Ho° fømêöãrvÆ </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000EA60</ª£tVÆue> <fõlds> <fõld> <«me>
FRIVL
</«me> <des¸ùti⁄>FømêöãrvÆ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HFNUM
</«me> <di•œyName>FS_HFNUM</di•œyName> <des¸ùti⁄>OTG_FS ho° fømênumbî/‰amêtimê
ªmaöög
 (
OTG_FS_HFNUM
)</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00003FFF</ª£tVÆue> <fõlds> <fõld> <«me>
FRNUM
</«me> <des¸ùti⁄>Fømênumbî</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
FTREM
</«me> <des¸ùti⁄>Fømêtimêªmaöög</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HPTXSTS
</«me> <di•œyName>FS_HPTXSTS</di•œyName> <des¸ùti⁄>
OTG_FS_Ho°
Öîiodi¯å™smô FIFO/queuê°©u†(
OTG_FS_HPTXSTS
)</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00080100</ª£tVÆue> <fõlds> <fõld> <«me>
PTXFSAVL
</«me> <des¸ùti⁄>Pîiodi¯å™smô d©®FIFO s∑˚ávaûabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PTXQSAV
</«me> <des¸ùti⁄>Pîiodi¯å™smôÑeque° queuê•a˚ávaûabÀ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
PTXQTOP
</«me> <des¸ùti⁄>T› o‡thê≥riodi¯å™smôÑeque° queue</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>
HAINT
</«me> <di•œyName>HAINT</di•œyName> <des¸ùti⁄>OTG_FS Ho°áŒ ch™√l†öãºu± </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>HAINT</«me> <des¸ùti⁄>
Ch™√l
 i¡îru±s</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
HAINTMSK
</«me> <di•œyName>HAINTMSK</di•œyName> <des¸ùti⁄>OTG_FS ho°áŒ ch™√l†öãºu± mask </des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
HAINTM
</«me> <des¸ùti⁄>Ch™√»öãºu± mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HPRT
</«me> <di•œyName>FS_HPRT</di•œyName> <des¸ùti⁄>OTG_FS ho°Ö‹àc⁄åﬁánd sètu†(
OTG_FS_HPRT
)</des¸ùti⁄> <addªssOff£t>0x40</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PCSTS
</«me> <des¸ùti⁄>
P‹t
 
c⁄√˘
 sètus</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
PCDET
</«me> <des¸ùti⁄>P‹àc⁄√˘ dëe˘ed</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PENA
</«me> <des¸ùti⁄>P‹àíabÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PENCHNG
</«me> <des¸ùti⁄>P‹àíabÀ/dißbÀ ch™ge</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
POCA
</«me> <des¸ùti⁄>P‹à
ovîcuºít
á˘ive</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
POCCHNG
</«me> <des¸ùti⁄>P‹àovîcuºíàch™ge</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PRES
</«me> <des¸ùti⁄>P‹à
ªsume
</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PSUSP
</«me> <des¸ùti⁄>P‹àsu•íd</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PRST
</«me> <des¸ùti⁄>P‹àª£t</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PLSTS
</«me> <des¸ùti⁄>P‹àlöê°©us</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
PPWR
</«me> <des¸ùti⁄>P‹à
powî
</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PTCTL
</«me> <des¸ùti⁄>P‹à
ã°
 c⁄åﬁ</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>4</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PSPD
</«me> <des¸ùti⁄>P‹à•ìd</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>
FS_HCCHAR0
</«me> <di•œyName>FS_HCCHAR0</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-0 
ch¨a˘îi°ics
 (
OTG_FS_HCCHAR0
)</des¸ùti⁄> <addªssOff£t>0x100</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MaximumÖackë size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> </fõld> <fõld> <«me>EPNUM</«me> <des¸ùti⁄>Endpoöànumbî</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EPDIR
</«me> <des¸ùti⁄>Endpoöà
dúe˘i⁄
</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LSDEV
</«me> <des¸ùti⁄>
Low
-•ìd devi˚</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>Endpoöàty≥</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MCNT</«me> <des¸ùti⁄>
Mu…icou¡
</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DAD</«me> <des¸ùti⁄>Devi˚áddªss</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>
ODDFRM
</«me> <des¸ùti⁄>
Odd
 føme</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHDIS
</«me> <des¸ùti⁄>Ch™√»dißbÀ</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHENA
</«me> <des¸ùti⁄>Ch™√»íabÀ</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCCHAR1
</«me> <di•œyName>FS_HCCHAR1</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-1 ch¨a˘îi°ic†(
OTG_FS_HCCHAR1
)</des¸ùti⁄> <addªssOff£t>0x120</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MaximumÖackë size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> </fõld> <fõld> <«me>EPNUM</«me> <des¸ùti⁄>Endpoöànumbî</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>EPDIR</«me> <des¸ùti⁄>Endpoöàdúe˘i⁄</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LSDEV</«me> <des¸ùti⁄>Low-•ìd devi˚</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>Endpoöàty≥</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MCNT</«me> <des¸ùti⁄>Mu…icou¡</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DAD</«me> <des¸ùti⁄>Devi˚áddªss</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>ODDFRM</«me> <des¸ùti⁄>Odd føme</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHDIS</«me> <des¸ùti⁄>Ch™√»dißbÀ</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHENA</«me> <des¸ùti⁄>Ch™√»íabÀ</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCCHAR2
</«me> <di•œyName>FS_HCCHAR2</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-2 ch¨a˘îi°ic†(
OTG_FS_HCCHAR2
)</des¸ùti⁄> <addªssOff£t>0x140</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MaximumÖackë size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> </fõld> <fõld> <«me>EPNUM</«me> <des¸ùti⁄>Endpoöànumbî</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>EPDIR</«me> <des¸ùti⁄>Endpoöàdúe˘i⁄</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LSDEV</«me> <des¸ùti⁄>Low-•ìd devi˚</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>Endpoöàty≥</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MCNT</«me> <des¸ùti⁄>Mu…icou¡</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DAD</«me> <des¸ùti⁄>Devi˚áddªss</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>ODDFRM</«me> <des¸ùti⁄>Odd føme</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHDIS</«me> <des¸ùti⁄>Ch™√»dißbÀ</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHENA</«me> <des¸ùti⁄>Ch™√»íabÀ</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCCHAR3
</«me> <di•œyName>FS_HCCHAR3</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-3 ch¨a˘îi°ic†(
OTG_FS_HCCHAR3
)</des¸ùti⁄> <addªssOff£t>0x160</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MaximumÖackë size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> </fõld> <fõld> <«me>EPNUM</«me> <des¸ùti⁄>Endpoöànumbî</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>EPDIR</«me> <des¸ùti⁄>Endpoöàdúe˘i⁄</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LSDEV</«me> <des¸ùti⁄>Low-•ìd devi˚</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>Endpoöàty≥</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MCNT</«me> <des¸ùti⁄>Mu…icou¡</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DAD</«me> <des¸ùti⁄>Devi˚áddªss</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>ODDFRM</«me> <des¸ùti⁄>Odd føme</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHDIS</«me> <des¸ùti⁄>Ch™√»dißbÀ</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHENA</«me> <des¸ùti⁄>Ch™√»íabÀ</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCCHAR4
</«me> <di•œyName>FS_HCCHAR4</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-4 ch¨a˘îi°ic†(
OTG_FS_HCCHAR4
)</des¸ùti⁄> <addªssOff£t>0x180</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MaximumÖackë size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> </fõld> <fõld> <«me>EPNUM</«me> <des¸ùti⁄>Endpoöànumbî</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>EPDIR</«me> <des¸ùti⁄>Endpoöàdúe˘i⁄</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LSDEV</«me> <des¸ùti⁄>Low-•ìd devi˚</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>Endpoöàty≥</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MCNT</«me> <des¸ùti⁄>Mu…icou¡</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DAD</«me> <des¸ùti⁄>Devi˚áddªss</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>ODDFRM</«me> <des¸ùti⁄>Odd føme</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHDIS</«me> <des¸ùti⁄>Ch™√»dißbÀ</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHENA</«me> <des¸ùti⁄>Ch™√»íabÀ</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCCHAR5
</«me> <di•œyName>FS_HCCHAR5</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-5 ch¨a˘îi°ic†(
OTG_FS_HCCHAR5
)</des¸ùti⁄> <addªssOff£t>0x1A0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MaximumÖackë size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> </fõld> <fõld> <«me>EPNUM</«me> <des¸ùti⁄>Endpoöànumbî</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>EPDIR</«me> <des¸ùti⁄>Endpoöàdúe˘i⁄</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LSDEV</«me> <des¸ùti⁄>Low-•ìd devi˚</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>Endpoöàty≥</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MCNT</«me> <des¸ùti⁄>Mu…icou¡</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DAD</«me> <des¸ùti⁄>Devi˚áddªss</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>ODDFRM</«me> <des¸ùti⁄>Odd føme</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHDIS</«me> <des¸ùti⁄>Ch™√»dißbÀ</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHENA</«me> <des¸ùti⁄>Ch™√»íabÀ</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCCHAR6
</«me> <di•œyName>FS_HCCHAR6</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-6 ch¨a˘îi°ic†(
OTG_FS_HCCHAR6
)</des¸ùti⁄> <addªssOff£t>0x1C0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MaximumÖackë size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> </fõld> <fõld> <«me>EPNUM</«me> <des¸ùti⁄>Endpoöànumbî</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>EPDIR</«me> <des¸ùti⁄>Endpoöàdúe˘i⁄</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LSDEV</«me> <des¸ùti⁄>Low-•ìd devi˚</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>Endpoöàty≥</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MCNT</«me> <des¸ùti⁄>Mu…icou¡</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DAD</«me> <des¸ùti⁄>Devi˚áddªss</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>ODDFRM</«me> <des¸ùti⁄>Odd føme</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHDIS</«me> <des¸ùti⁄>Ch™√»dißbÀ</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHENA</«me> <des¸ùti⁄>Ch™√»íabÀ</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCCHAR7
</«me> <di•œyName>FS_HCCHAR7</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-7 ch¨a˘îi°ic†(
OTG_FS_HCCHAR7
)</des¸ùti⁄> <addªssOff£t>0x1E0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MPSIZ</«me> <des¸ùti⁄>MaximumÖackë size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>11</bôWidth> </fõld> <fõld> <«me>EPNUM</«me> <des¸ùti⁄>Endpoöànumbî</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>EPDIR</«me> <des¸ùti⁄>Endpoöàdúe˘i⁄</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LSDEV</«me> <des¸ùti⁄>Low-•ìd devi˚</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EPTYP</«me> <des¸ùti⁄>Endpoöàty≥</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MCNT</«me> <des¸ùti⁄>Mu…icou¡</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DAD</«me> <des¸ùti⁄>Devi˚áddªss</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>ODDFRM</«me> <des¸ùti⁄>Odd føme</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHDIS</«me> <des¸ùti⁄>Ch™√»dißbÀ</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHENA</«me> <des¸ùti⁄>Ch™√»íabÀ</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINT0
</«me> <di•œyName>FS_HCINT0</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-0 i¡îru± (
OTG_FS_HCINT0
)</des¸ùti⁄> <addªssOff£t>0x108</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRC</«me> <des¸ùti⁄>Tøns„∏com∂ëed</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHH
</«me> <des¸ùti⁄>Ch™√»hÆãd</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALL</«me> <des¸ùti⁄>STALL 
ª•⁄£
Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAK</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ACK
</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/
å™smôãd
 i¡îru±</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXERR
</«me> <des¸ùti⁄>
Tønß˘i⁄
Éº‹</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BBERR
</«me> <des¸ùti⁄>
BabbÀ
Éº‹</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FRMOR
</«me> <des¸ùti⁄>Fømê
ovîrun
</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DTERR
</«me> <des¸ùti⁄>D©®
toggÀ
Éº‹</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINT1
</«me> <di•œyName>FS_HCINT1</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-1 i¡îru± (
OTG_FS_HCINT1
)</des¸ùti⁄> <addªssOff£t>0x128</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRC</«me> <des¸ùti⁄>Tøns„∏com∂ëed</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHH</«me> <des¸ùti⁄>Ch™√»hÆãd</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALL</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAK</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru±</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERR</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERR</«me> <des¸ùti⁄>BabbÀÉº‹</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMOR</«me> <des¸ùti⁄>Fømêovîrun</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERR</«me> <des¸ùti⁄>D©®toggÀÉº‹</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINT2
</«me> <di•œyName>FS_HCINT2</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-2 i¡îru± (
OTG_FS_HCINT2
)</des¸ùti⁄> <addªssOff£t>0x148</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRC</«me> <des¸ùti⁄>Tøns„∏com∂ëed</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHH</«me> <des¸ùti⁄>Ch™√»hÆãd</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALL</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAK</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru±</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERR</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERR</«me> <des¸ùti⁄>BabbÀÉº‹</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMOR</«me> <des¸ùti⁄>Fømêovîrun</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERR</«me> <des¸ùti⁄>D©®toggÀÉº‹</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINT3
</«me> <di•œyName>FS_HCINT3</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-3 i¡îru± (
OTG_FS_HCINT3
)</des¸ùti⁄> <addªssOff£t>0x168</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRC</«me> <des¸ùti⁄>Tøns„∏com∂ëed</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHH</«me> <des¸ùti⁄>Ch™√»hÆãd</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALL</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAK</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru±</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERR</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERR</«me> <des¸ùti⁄>BabbÀÉº‹</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMOR</«me> <des¸ùti⁄>Fømêovîrun</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERR</«me> <des¸ùti⁄>D©®toggÀÉº‹</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINT4
</«me> <di•œyName>FS_HCINT4</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-4 i¡îru± (
OTG_FS_HCINT4
)</des¸ùti⁄> <addªssOff£t>0x188</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRC</«me> <des¸ùti⁄>Tøns„∏com∂ëed</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHH</«me> <des¸ùti⁄>Ch™√»hÆãd</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALL</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAK</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru±</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERR</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERR</«me> <des¸ùti⁄>BabbÀÉº‹</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMOR</«me> <des¸ùti⁄>Fømêovîrun</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERR</«me> <des¸ùti⁄>D©®toggÀÉº‹</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINT5
</«me> <di•œyName>FS_HCINT5</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-5 i¡îru± (
OTG_FS_HCINT5
)</des¸ùti⁄> <addªssOff£t>0x1A8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRC</«me> <des¸ùti⁄>Tøns„∏com∂ëed</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHH</«me> <des¸ùti⁄>Ch™√»hÆãd</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALL</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAK</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru±</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERR</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERR</«me> <des¸ùti⁄>BabbÀÉº‹</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMOR</«me> <des¸ùti⁄>Fømêovîrun</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERR</«me> <des¸ùti⁄>D©®toggÀÉº‹</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINT6
</«me> <di•œyName>FS_HCINT6</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-6 i¡îru± (
OTG_FS_HCINT6
)</des¸ùti⁄> <addªssOff£t>0x1C8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRC</«me> <des¸ùti⁄>Tøns„∏com∂ëed</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHH</«me> <des¸ùti⁄>Ch™√»hÆãd</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALL</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAK</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru±</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERR</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERR</«me> <des¸ùti⁄>BabbÀÉº‹</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMOR</«me> <des¸ùti⁄>Fømêovîrun</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERR</«me> <des¸ùti⁄>D©®toggÀÉº‹</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINT7
</«me> <di•œyName>FS_HCINT7</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-7 i¡îru± (
OTG_FS_HCINT7
)</des¸ùti⁄> <addªssOff£t>0x1E8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRC</«me> <des¸ùti⁄>Tøns„∏com∂ëed</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHH</«me> <des¸ùti⁄>Ch™√»hÆãd</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALL</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAK</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru±</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru±</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERR</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERR</«me> <des¸ùti⁄>BabbÀÉº‹</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMOR</«me> <des¸ùti⁄>Fømêovîrun</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERR</«me> <des¸ùti⁄>D©®toggÀÉº‹</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINTMSK0
</«me> <di•œyName>FS_HCINTMSK0</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-0 mask (
OTG_FS_HCINTMSK0
)</des¸ùti⁄> <addªssOff£t>0x10C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRCM</«me> <des¸ùti⁄>Tøns„∏com∂ëed mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHHM
</«me> <des¸ùti⁄>Ch™√»hÆãd mask</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STALLM
</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
NAKM
</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ACKM
</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru± mask</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
NYET
</«me> <des¸ùti⁄>ª•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXERRM
</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹ mask</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BBERRM
</«me> <des¸ùti⁄>BabbÀÉº‹ mask</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FRMORM
</«me> <des¸ùti⁄>Fømêovîru¿mask</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DTERRM
</«me> <des¸ùti⁄>D©®toggÀÉº‹ mask</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINTMSK1
</«me> <di•œyName>FS_HCINTMSK1</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-1 mask (
OTG_FS_HCINTMSK1
)</des¸ùti⁄> <addªssOff£t>0x12C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRCM</«me> <des¸ùti⁄>Tøns„∏com∂ëed mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHHM</«me> <des¸ùti⁄>Ch™√»hÆãd mask</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALLM</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAKM</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACKM</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru± mask</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NYET</«me> <des¸ùti⁄>ª•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERRM</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹ mask</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERRM</«me> <des¸ùti⁄>BabbÀÉº‹ mask</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMORM</«me> <des¸ùti⁄>Fømêovîru¿mask</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERRM</«me> <des¸ùti⁄>D©®toggÀÉº‹ mask</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINTMSK2
</«me> <di•œyName>FS_HCINTMSK2</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-2 mask (
OTG_FS_HCINTMSK2
)</des¸ùti⁄> <addªssOff£t>0x14C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRCM</«me> <des¸ùti⁄>Tøns„∏com∂ëed mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHHM</«me> <des¸ùti⁄>Ch™√»hÆãd mask</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALLM</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAKM</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACKM</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru± mask</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NYET</«me> <des¸ùti⁄>ª•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERRM</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹ mask</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERRM</«me> <des¸ùti⁄>BabbÀÉº‹ mask</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMORM</«me> <des¸ùti⁄>Fømêovîru¿mask</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERRM</«me> <des¸ùti⁄>D©®toggÀÉº‹ mask</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINTMSK3
</«me> <di•œyName>FS_HCINTMSK3</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-3 mask (
OTG_FS_HCINTMSK3
)</des¸ùti⁄> <addªssOff£t>0x16C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRCM</«me> <des¸ùti⁄>Tøns„∏com∂ëed mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHHM</«me> <des¸ùti⁄>Ch™√»hÆãd mask</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALLM</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAKM</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACKM</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru± mask</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NYET</«me> <des¸ùti⁄>ª•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERRM</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹ mask</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERRM</«me> <des¸ùti⁄>BabbÀÉº‹ mask</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMORM</«me> <des¸ùti⁄>Fømêovîru¿mask</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERRM</«me> <des¸ùti⁄>D©®toggÀÉº‹ mask</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINTMSK4
</«me> <di•œyName>FS_HCINTMSK4</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-4 mask (
OTG_FS_HCINTMSK4
)</des¸ùti⁄> <addªssOff£t>0x18C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRCM</«me> <des¸ùti⁄>Tøns„∏com∂ëed mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHHM</«me> <des¸ùti⁄>Ch™√»hÆãd mask</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALLM</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAKM</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACKM</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru± mask</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NYET</«me> <des¸ùti⁄>ª•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERRM</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹ mask</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERRM</«me> <des¸ùti⁄>BabbÀÉº‹ mask</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMORM</«me> <des¸ùti⁄>Fømêovîru¿mask</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERRM</«me> <des¸ùti⁄>D©®toggÀÉº‹ mask</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINTMSK5
</«me> <di•œyName>FS_HCINTMSK5</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-5 mask (
OTG_FS_HCINTMSK5
)</des¸ùti⁄> <addªssOff£t>0x1AC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRCM</«me> <des¸ùti⁄>Tøns„∏com∂ëed mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHHM</«me> <des¸ùti⁄>Ch™√»hÆãd mask</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALLM</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAKM</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACKM</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru± mask</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NYET</«me> <des¸ùti⁄>ª•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERRM</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹ mask</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERRM</«me> <des¸ùti⁄>BabbÀÉº‹ mask</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMORM</«me> <des¸ùti⁄>Fømêovîru¿mask</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERRM</«me> <des¸ùti⁄>D©®toggÀÉº‹ mask</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINTMSK6
</«me> <di•œyName>FS_HCINTMSK6</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-6 mask (
OTG_FS_HCINTMSK6
)</des¸ùti⁄> <addªssOff£t>0x1CC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRCM</«me> <des¸ùti⁄>Tøns„∏com∂ëed mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHHM</«me> <des¸ùti⁄>Ch™√»hÆãd mask</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALLM</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAKM</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACKM</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru± mask</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NYET</«me> <des¸ùti⁄>ª•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERRM</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹ mask</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERRM</«me> <des¸ùti⁄>BabbÀÉº‹ mask</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMORM</«me> <des¸ùti⁄>Fømêovîru¿mask</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERRM</«me> <des¸ùti⁄>D©®toggÀÉº‹ mask</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCINTMSK7
</«me> <di•œyName>FS_HCINTMSK7</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-7 mask (
OTG_FS_HCINTMSK7
)</des¸ùti⁄> <addªssOff£t>0x1EC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRCM</«me> <des¸ùti⁄>Tøns„∏com∂ëed mask</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CHHM</«me> <des¸ùti⁄>Ch™√»hÆãd mask</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>STALLM</«me> <des¸ùti⁄>STALLÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NAKM</«me> <des¸ùti⁄>NAKÑe•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ACKM</«me> <des¸ùti⁄>ACKÑe•⁄£Ñe˚ived/å™smôãd i¡îru± mask</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>NYET</«me> <des¸ùti⁄>ª•⁄£Ñe˚ived i¡îru± mask</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TXERRM</«me> <des¸ùti⁄>Tønß˘i⁄Éº‹ mask</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BBERRM</«me> <des¸ùti⁄>BabbÀÉº‹ mask</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>FRMORM</«me> <des¸ùti⁄>Fømêovîru¿mask</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DTERRM</«me> <des¸ùti⁄>D©®toggÀÉº‹ mask</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCTSIZ0
</«me> <di•œyName>FS_HCTSIZ0</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-0Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x110</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>DPID</«me> <des¸ùti⁄>D©®PID</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCTSIZ1
</«me> <di•œyName>FS_HCTSIZ1</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-1Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x130</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>DPID</«me> <des¸ùti⁄>D©®PID</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCTSIZ2
</«me> <di•œyName>FS_HCTSIZ2</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-2Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x150</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>DPID</«me> <des¸ùti⁄>D©®PID</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCTSIZ3
</«me> <di•œyName>FS_HCTSIZ3</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-3Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x170</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>DPID</«me> <des¸ùti⁄>D©®PID</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCTSIZ4
</«me> <di•œyName>FS_HCTSIZ4</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-xÅøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x190</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>DPID</«me> <des¸ùti⁄>D©®PID</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCTSIZ5
</«me> <di•œyName>FS_HCTSIZ5</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-5Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x1B0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>DPID</«me> <des¸ùti⁄>D©®PID</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCTSIZ6
</«me> <di•œyName>FS_HCTSIZ6</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-6Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x1D0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>DPID</«me> <des¸ùti⁄>D©®PID</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
FS_HCTSIZ7
</«me> <di•œyName>FS_HCTSIZ7</di•œyName> <des¸ùti⁄>OTG_FS ho° ch™√l-7Åøns„∏sizê</des¸ùti⁄> <addªssOff£t>0x1F0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>XFRSIZ</«me> <des¸ùti⁄>Tøns„∏size</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>19</bôWidth> </fõld> <fõld> <«me>PKTCNT</«me> <des¸ùti⁄>Packë cou¡</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>10</bôWidth> </fõld> <fõld> <«me>DPID</«me> <des¸ùti⁄>D©®PID</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
OTG_FS_PWRCLK
</«me> <des¸ùti⁄>USB o¿thêgÿfuŒ s≥ed</des¸ùti⁄> <groupName>USB_OTG_FS</groupName> <ba£Addªss>0x50000E00</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
FS_PCGCCTL
</«me> <di•œyName>FS_PCGCCTL</di•œyName> <des¸ùti⁄>OTG_FSÖowîánd clock 
g©ög
 c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
STPPCLK
</«me> <des¸ùti⁄>
St›
 PHY clock</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GATEHCLK
</«me> <des¸ùti⁄>
G©e
 HCLK</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PHYSUSP
</«me> <des¸ùti⁄>PHY 
Su•íded
</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
PWR
</«me> <des¸ùti⁄>Powî c⁄åﬁ</des¸ùti⁄> <groupName>PWR</groupName> <ba£Addªss>0x40007000</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>CR</«me> <di•œyName>CR</di•œyName> <des¸ùti⁄>powî c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
VOS
</«me> <des¸ùti⁄>
Reguœt‹
 
vﬁège
 
sˇlög
 ouçuà£À˘i⁄</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
ADCDC1
</«me> <des¸ùti⁄>ADCDC1</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FPDS
</«me> <des¸ùti⁄>FœshÖowî dow¿ö St› mode</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBP
</«me> <des¸ùti⁄>
DißbÀ
 
backup
 
domaö
 wrôê¥Ÿe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PLS
</«me> <des¸ùti⁄>
PVD
Üevñ sñe˘i⁄</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
PVDE
</«me> <des¸ùti⁄>Powî vﬁègê
dëe˘‹
É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CSBF
</«me> <des¸ùti⁄>CÀ¨ 
°™dby
 fœg</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CWUF
</«me> <des¸ùti⁄>CÀ¨ wakeu∞Êag</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PDDS
</«me> <des¸ùti⁄>Powî dow¿
dìp¶ìp
</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LPDS
</«me> <des¸ùti⁄>Low-powî 
dìp
 
¶ìp
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CSR</«me> <di•œyName>CSR</di•œyName> <des¸ùti⁄>powî c⁄åﬁ/°©u†</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
WUF
</«me> <des¸ùti⁄>
Wakeup
 fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
SBF
</«me> <des¸ùti⁄>
Sèndby
 fœg</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
PVDO
</«me> <des¸ùti⁄>PVD ouçut</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
BRR
</«me> <des¸ùti⁄>
Backup
 
ªguœt‹
 
ªady
</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
EWUP
</«me> <des¸ùti⁄>E«bÀ 
WKUP
 
pö
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
BRE
</«me> <des¸ùti⁄>Backu∞ªguœt‹É«bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
VOSRDY
</«me> <des¸ùti⁄>Reguœt‹ vﬁègêsˇlög ouçuà£À˘i⁄Ñódy bô</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
RCC
</«me> <des¸ùti⁄>
Re£t
ánd clock c⁄åﬁ</des¸ùti⁄> <groupName>RCC</groupName> <ba£Addªss>0x40023800</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
I2C1_EV
</«me> <des¸ùti⁄>
I2C1
Évíàöãºu±</des¸ùti⁄> <vÆue>31</vÆue> </öãºu±> <öãºu±> <«me>
I2C1_ER
</«me> <des¸ùti⁄>I2C1Éº‹ i¡îru±</des¸ùti⁄> <vÆue>32</vÆue> </öãºu±> <ªgi°îs> <> <«me>CR</«me> <di•œyName>CR</di•œyName> <des¸ùti⁄>˛ock c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000083</ª£tVÆue> <fõlds> <fõld> <«me>
PLLI2SRDY
</«me> <des¸ùti⁄>
PLLI2S
 clockÑódy fœg</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
PLLI2SON
</«me> <des¸ùti⁄>PLLI2SÉ«bÀ</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PLLRDY
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
˛ock
 
ªady
 
Êag
</
des¸ùti⁄
> <
bôOff£t
>25</bôOff£t> <
bôWidth
>1</bôWidth> <
ac˚ss
>
ªad
-
⁄ly
</ac˚ss> </
fõld
> <fõld> <
«me
>
PLLON
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
íabÀ
</
des¸ùti⁄
> <
bôOff£t
>24</bôOff£t> <
bôWidth
>1</bôWidth> <
ac˚ss
>
ªad
-
wrôe
</ac˚ss> </
fõld
> <fõld> <
«me
>
CSSON
</«me> <des¸ùti⁄>
Clock
 
£curôy
 
sy°em
É«bÀ</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
HSEBYP
</«me> <des¸ùti⁄>
HSE
 
˛ock
 
by∑ss
</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
HSERDY
</«me> <des¸ùti⁄>HSE clock 
ªady
 
Êag
</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-
⁄ly
</ac˚ss> </fõld> <fõld> <«me>
HSEON
</«me> <des¸ùti⁄>HSE clockÉ«bÀ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
HSICAL
</«me> <des¸ùti⁄>
I¡î«l
 
high
-
•ìd
 clock 
ˇlibøti⁄
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
HSITRIM
</«me> <des¸ùti⁄>I¡î«»high-•ìd clock 
åimmög
</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>5</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
HSIRDY
</«me> <des¸ùti⁄>I¡î«»high-•ìd clockÑódy fœg</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
HSION
</«me> <des¸ùti⁄>I¡î«»high-•ìd clockÉ«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </
fõlds
> </> <> <«me>
PLLCFGR
</«me> <
di•œyName
>PLLCFGR</di•œyName> <des¸ùti⁄>PLL 
c⁄figuøti⁄
 </des¸ùti⁄> <
addªssOff£t
>0x4</addªssOff£t> <
size
>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <
ª£tVÆue
>0x24003010</ª£tVÆue> <fõlds> <fõld> <«me>
PLLQ3
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
divisi⁄
 
Á˘‹
 
USB
 
OTG
 
FS
, 
SDIO
 
™d
 
øndom
 
numbî
 
gíî©‹
 
˛ocks
</
des¸ùti⁄
> <
bôOff£t
>27</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLQ2
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
divisi⁄
 
Á˘‹
 
USB
 
OTG
 
FS
, 
SDIO
 
™d
 
øndom
 
numbî
 
gíî©‹
 
˛ocks
</
des¸ùti⁄
> <
bôOff£t
>26</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLQ1
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
divisi⁄
 
Á˘‹
 
USB
 
OTG
 
FS
, 
SDIO
 
™d
 
øndom
 
numbî
 
gíî©‹
 
˛ocks
</
des¸ùti⁄
> <
bôOff£t
>25</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLQ0
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
divisi⁄
 
Á˘‹
 
USB
 
OTG
 
FS
, 
SDIO
 
™d
 
øndom
 
numbî
 
gíî©‹
 
˛ocks
</
des¸ùti⁄
> <
bôOff£t
>24</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLSRC
</«me> <des¸ùti⁄>
Maö
 
	$PLL
(
PLL
Ë
™d
 
audio
 
	$PLL
 (
PLLI2S
Ë
íåy
 
˛ock
 
sour˚
</
des¸ùti⁄
> <
bôOff£t
>22</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLP1
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
divisi⁄
 
Á˘‹
 
maö
 
sy°em
 
˛ock
</
des¸ùti⁄
> <
bôOff£t
>17</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLP0
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
divisi⁄
 
Á˘‹
 
maö
 
sy°em
 
˛ock
</
des¸ùti⁄
> <
bôOff£t
>16</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLN8
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
mu…ùliˇti⁄
 
Á˘‹
 
VCO
</
des¸ùti⁄
> <
bôOff£t
>14</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLN7
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
mu…ùliˇti⁄
 
Á˘‹
 
VCO
</
des¸ùti⁄
> <
bôOff£t
>13</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLN6
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
mu…ùliˇti⁄
 
Á˘‹
 
VCO
</
des¸ùti⁄
> <
bôOff£t
>12</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLN5
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
mu…ùliˇti⁄
 
Á˘‹
 
VCO
</
des¸ùti⁄
> <
bôOff£t
>11</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLN4
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
mu…ùliˇti⁄
 
Á˘‹
 
VCO
</
des¸ùti⁄
> <
bôOff£t
>10</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLN3
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
mu…ùliˇti⁄
 
Á˘‹
 
VCO
</
des¸ùti⁄
> <
bôOff£t
>9</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLN2
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
mu…ùliˇti⁄
 
Á˘‹
 
VCO
</
des¸ùti⁄
> <
bôOff£t
>8</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLN1
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
mu…ùliˇti⁄
 
Á˘‹
 
VCO
</
des¸ùti⁄
> <
bôOff£t
>7</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLN0
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
mu…ùliˇti⁄
 
Á˘‹
 
VCO
</
des¸ùti⁄
> <
bôOff£t
>6</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLM5
</«me> <des¸ùti⁄>
Divisi⁄
 fa˘‹ 
the
 
maö
 
	$PLL
 (
PLL
Ë
™d
 
audio
 
	$PLL
 (
PLLI2S
Ë
öput
 
˛ock
</
des¸ùti⁄
> <
bôOff£t
>5</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLM4
</«me> <des¸ùti⁄>
Divisi⁄
 
Á˘‹
 
the
 
maö
 
	$PLL
 (
PLL
Ë
™d
 
audio
 
	$PLL
 (
PLLI2S
Ë
öput
 
˛ock
</
des¸ùti⁄
> <
bôOff£t
>4</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLM3
</«me> <des¸ùti⁄>
Divisi⁄
 
Á˘‹
 
the
 
maö
 
	$PLL
 (
PLL
Ë
™d
 
audio
 
	$PLL
 (
PLLI2S
Ë
öput
 
˛ock
</
des¸ùti⁄
> <
bôOff£t
>3</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLM2
</«me> <des¸ùti⁄>
Divisi⁄
 
Á˘‹
 
the
 
maö
 
	$PLL
 (
PLL
Ë
™d
 
audio
 
	$PLL
 (
PLLI2S
Ë
öput
 
˛ock
</
des¸ùti⁄
> <
bôOff£t
>2</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLM1
</«me> <des¸ùti⁄>
Divisi⁄
 
Á˘‹
 
the
 
maö
 
	$PLL
 (
PLL
Ë
™d
 
audio
 
	$PLL
 (
PLLI2S
Ë
öput
 
˛ock
</
des¸ùti⁄
> <
bôOff£t
>1</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
PLLM0
</«me> <des¸ùti⁄>
Divisi⁄
 
Á˘‹
 
the
 
maö
 
	$PLL
 (
PLL
Ë
™d
 
audio
 
	$PLL
 (
PLLI2S
Ë
öput
 
˛ock
</
des¸ùti⁄
> <
bôOff£t
>0</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> </
fõlds
> </> <> <
«me
>
CFGR
</«me> <
di•œyName
>CFGR</di•œyName> <des¸ùti⁄>˛ock 
c⁄figuøti⁄
 </des¸ùti⁄> <
addªssOff£t
>0x8</addªssOff£t> <
size
>0x20</size> <
ª£tVÆue
>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
MCO2
</«me> <des¸ùti⁄>
Mi¸oc⁄åﬁÀr
 clock 
ouçut
 2</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>2</bôWidth> <
ac˚ss
>
ªad
-
wrôe
</ac˚ss> </fõld> <fõld> <«me>
MCO2PRE
</«me> <des¸ùti⁄>MCO2 
¥esˇÀr
</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
MCO1PRE
</«me> <des¸ùti⁄>
MCO1
ÖªsˇÀr</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
I2SSRC
</«me> <des¸ùti⁄>
I2S
 clock 
£À˘i⁄
</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>MCO1</«me> <des¸ùti⁄>Mi¸oc⁄åﬁÀ∏˛ock ouçuà1</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
RTCPRE
</«me> <des¸ùti⁄>
HSE
 
divisi⁄
 
Á˘‹
 
RTC
 clock</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>5</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PPRE2
</«me> <des¸ùti⁄>
APB
 
high
-
•ìd
 
	`¥esˇÀr
 (
APB2
)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PPRE1
</«me> <des¸ùti⁄>APB 
Low
 s≥edÖªsˇÀ∏(
APB1
)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
HPRE
</«me> <des¸ùti⁄>
AHB
ÖªsˇÀr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SWS1
</«me> <des¸ùti⁄>
Sy°em
 clock 
°©us
</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-
⁄ly
</ac˚ss> </fõld> <fõld> <«me>
SWS0
</«me> <des¸ùti⁄>Sy°em clock °©us</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
SW1
</«me> <des¸ùti⁄>Sy°em clock </des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SW0
</«me> <des¸ùti⁄>Sy°em clock </des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
CIR
</«me> <di•œyName>CIR</di•œyName> <des¸ùti⁄>˛ock 
öãºu±
 </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CSSC
</«me> <des¸ùti⁄>
Clock
 
£curôy
 
sy°em
 i¡îru± 
˛ór
</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>
PLLI2SRDYC
</«me> <des¸ùti⁄>PLLI2S 
ªady
 i¡îru± cÀ¨</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>
PLLRDYC
</«me> <des¸ùti⁄>
Maö
 
	$PLL
(
PLL
Ë
ªady
 
öãºu±
 
˛ór
</
des¸ùti⁄
> <
bôOff£t
>20</bôOff£t> <
bôWidth
>1</bôWidth> <
ac˚ss
>
wrôe
-
⁄ly
</ac˚ss> </
fõld
> <fõld> <
«me
>
HSERDYC
</«me> <des¸ùti⁄>
HSE
Ñódy i¡îru± cÀ¨</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>
HSIRDYC
</«me> <des¸ùti⁄>
HSI
Ñódy i¡îru± cÀ¨</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>
LSERDYC
</«me> <des¸ùti⁄>
LSE
Ñódy i¡îru± cÀ¨</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>
LSIRDYC
</«me> <des¸ùti⁄>
LSI
Ñódy i¡îru± cÀ¨</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>wrôe-⁄ly</ac˚ss> </fõld> <fõld> <«me>
PLLI2SRDYIE
</«me> <des¸ùti⁄>
PLLI2S
Ñódy i¡îru± 
íabÀ
</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>
ªad
-wrôe</ac˚ss> </fõld> <fõld> <«me>
PLLRDYIE
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
ªady
 
öãºu±
 
íabÀ
</
des¸ùti⁄
> <
bôOff£t
>12</bôOff£t> <
bôWidth
>1</bôWidth> <
ac˚ss
>
ªad
-
wrôe
</ac˚ss> </
fõld
> <fõld> <
«me
>
HSERDYIE
</«me> <des¸ùti⁄>
HSE
Ñódy i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
HSIRDYIE
</«me> <des¸ùti⁄>
HSI
Ñódy i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
LSERDYIE
</«me> <des¸ùti⁄>
LSE
Ñódy i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
LSIRDYIE
</«me> <des¸ùti⁄>
LSI
Ñódy i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
CSSF
</«me> <des¸ùti⁄>
Clock
 
£curôy
 
sy°em
 i¡îru± 
Êag
</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-
⁄ly
</ac˚ss> </fõld> <fõld> <«me>
PLLI2SRDYF
</«me> <des¸ùti⁄>
PLLI2S
Ñódy i¡îru± fœg</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
PLLRDYF
</«me> <des¸ùti⁄>
Maö
 
	$PLL
 (
PLL
Ë
ªady
 
öãºu±
 
Êag
</
des¸ùti⁄
> <
bôOff£t
>4</bôOff£t> <
bôWidth
>1</bôWidth> <
ac˚ss
>
ªad
-
⁄ly
</ac˚ss> </
fõld
> <fõld> <
«me
>
HSERDYF
</«me> <des¸ùti⁄>
HSE
Ñódy i¡îru± fœg</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
HSIRDYF
</«me> <des¸ùti⁄>
HSI
Ñódy i¡îru± fœg</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
LSERDYF
</«me> <des¸ùti⁄>
LSE
Ñódy i¡îru± fœg</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
LSIRDYF
</«me> <des¸ùti⁄>
LSI
Ñódy i¡îru± fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </
fõlds
> </> <> <«me>
AHB1RSTR
</«me> <
di•œyName
>AHB1RSTR</di•œyName> <des¸ùti⁄>
AHB1
 
≥rùhîÆ
 
ª£t
 </des¸ùti⁄> <
addªssOff£t
>0x10</addªssOff£t> <
size
>0x20</size> <ac˚ss>ªad-
wrôe
</ac˚ss> <
ª£tVÆue
>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
DMA2RST
</«me> <des¸ùti⁄>
DMA2
Ñe£t</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMA1RST
</«me> <des¸ùti⁄>DMA2Ñe£t</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CRCRST
</«me> <des¸ùti⁄>
CRC
Ñe£t</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOHRST
</«me> <des¸ùti⁄>
IO
 
p‹t
 
H
Ñe£t</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOERST
</«me> <des¸ùti⁄>IOÖ‹à
E
Ñe£t</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIODRST
</«me> <des¸ùti⁄>IOÖ‹à
D
Ñe£t</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOCRST
</«me> <des¸ùti⁄>IOÖ‹à
C
Ñe£t</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOBRST
</«me> <des¸ùti⁄>IOÖ‹à
B
Ñe£t</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOARST
</«me> <des¸ùti⁄>IOÖ‹à
A
Ñe£t</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
AHB2RSTR
</«me> <di•œyName>AHB2RSTR</di•œyName> <des¸ùti⁄>
AHB2
ÖîùhîÆÑe£à</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
OTGFSRST
</«me> <des¸ùti⁄>
USB
 
OTG
 
FS
 
moduÀ
Ñe£t</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
APB1RSTR
</«me> <di•œyName>APB1RSTR</di•œyName> <des¸ùti⁄>
APB1
ÖîùhîÆÑe£à</des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PWRRST
</«me> <des¸ùti⁄>
Powî
 
öãrÁ˚
Ñe£t</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2C3RST
</«me> <des¸ùti⁄>
I2C3
Ñe£t</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2C2RST
</«me> <des¸ùti⁄>
I2C
 2Ñe£t</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2C1RST
</«me> <des¸ùti⁄>I2C 1Ñe£t</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
UART2RST
</«me> <des¸ùti⁄>
USART
 2Ñe£t</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SPI3RST
</«me> <des¸ùti⁄>
SPI
 3Ñe£t</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SPI2RST
</«me> <des¸ùti⁄>SPI 2Ñe£t</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WWDGRST
</«me> <des¸ùti⁄>
Wödow
 
w©chdog
Ñe£t</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM5RST
</«me> <des¸ùti⁄>
TIM5
Ñe£t</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM4RST
</«me> <des¸ùti⁄>
TIM4
Ñe£t</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM3RST
</«me> <des¸ùti⁄>
TIM3
Ñe£t</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM2RST
</«me> <des¸ùti⁄>
TIM2
Ñe£t</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
APB2RSTR
</«me> <di•œyName>APB2RSTR</di•œyName> <des¸ùti⁄>
APB2
ÖîùhîÆÑe£à</des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
TIM11RST
</«me> <des¸ùti⁄>
TIM11
Ñe£t</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM10RST
</«me> <des¸ùti⁄>
TIM10
Ñe£t</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM9RST
</«me> <des¸ùti⁄>
TIM9
Ñe£t</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SYSCFGRST
</«me> <des¸ùti⁄>
Sy°em
 
c⁄figuøti⁄
 
c⁄åﬁÀr
Ñe£t</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SPI1RST
</«me> <des¸ùti⁄>SPI 1Ñe£t</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SDIORST
</«me> <des¸ùti⁄>
SDIO
Ñe£t</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ADCRST
</«me> <des¸ùti⁄>
ADC
 i¡îÁ˚ 
	`ª£t
 (
comm⁄
 
to
 
Æl
 
ADCs
)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USART6RST
</«me> <des¸ùti⁄>
USART6
Ñe£t</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USART1RST
</«me> <des¸ùti⁄>
USART1
Ñe£t</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM1RST
</«me> <des¸ùti⁄>
TIM1
Ñe£t</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
AHB1ENR
</«me> <di•œyName>AHB1ENR</di•œyName> <des¸ùti⁄>AHB1ÖîùhîÆ 
˛ock
 </des¸ùti⁄> <addªssOff£t>0x30</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00100000</ª£tVÆue> <fõlds> <fõld> <«me>
DMA2EN
</«me> <des¸ùti⁄>DMA2 clock 
íabÀ
</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMA1EN
</«me> <des¸ùti⁄>
DMA1
 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CRCEN
</«me> <des¸ùti⁄>CRC clockÉ«bÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOHEN
</«me> <des¸ùti⁄>IOÖ‹àH clockÉ«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOEEN
</«me> <des¸ùti⁄>IOÖ‹àE clockÉ«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIODEN
</«me> <des¸ùti⁄>IOÖ‹àD clockÉ«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOCEN
</«me> <des¸ùti⁄>IOÖ‹àC clockÉ«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOBEN
</«me> <des¸ùti⁄>IOÖ‹àB clockÉ«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOAEN
</«me> <des¸ùti⁄>IOÖ‹àA clockÉ«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
AHB2ENR
</«me> <di•œyName>AHB2ENR</di•œyName> <des¸ùti⁄>AHB2ÖîùhîÆ clockÉ«bÀ </des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
OTGFSEN
</«me> <des¸ùti⁄>USB OTG FS clockÉ«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
APB1ENR
</«me> <di•œyName>APB1ENR</di•œyName> <des¸ùti⁄>APB1ÖîùhîÆ clockÉ«bÀ </des¸ùti⁄> <addªssOff£t>0x40</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PWREN
</«me> <des¸ùti⁄>Powî i¡îÁ˚ clockÉ«bÀ</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2C3EN
</«me> <des¸ùti⁄>I2C3 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2C2EN
</«me> <des¸ùti⁄>
I2C2
 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2C1EN
</«me> <des¸ùti⁄>
I2C1
 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USART2EN
</«me> <des¸ùti⁄>USART 2 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SPI3EN
</«me> <des¸ùti⁄>
SPI3
 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SPI2EN
</«me> <des¸ùti⁄>
SPI2
 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WWDGEN
</«me> <des¸ùti⁄>Wödow w©chdog clockÉ«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM5EN
</«me> <des¸ùti⁄>TIM5 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM4EN
</«me> <des¸ùti⁄>TIM4 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM3EN
</«me> <des¸ùti⁄>TIM3 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM2EN
</«me> <des¸ùti⁄>TIM2 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
APB2ENR
</«me> <di•œyName>APB2ENR</di•œyName> <des¸ùti⁄>APB2ÖîùhîÆ clockÉ«bÀ </des¸ùti⁄> <addªssOff£t>0x44</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
TIM11EN
</«me> <des¸ùti⁄>TIM11 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM10EN
</«me> <des¸ùti⁄>TIM10 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM9EN
</«me> <des¸ùti⁄>TIM9 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SYSCFGEN
</«me> <des¸ùti⁄>Sy°em c⁄figuøti⁄ c⁄åﬁÀ∏˛ockÉ«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SPI1EN
</«me> <des¸ùti⁄>
SPI1
 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SDIOEN
</«me> <des¸ùti⁄>SDIO clockÉ«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ADC1EN
</«me> <des¸ùti⁄>
ADC1
 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USART6EN
</«me> <des¸ùti⁄>USART6 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USART1EN
</«me> <des¸ùti⁄>USART1 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM1EN
</«me> <des¸ùti⁄>TIM1 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
AHB1LPENR
</«me> <di•œyName>AHB1LPENR</di•œyName> <des¸ùti⁄>AHB1ÖîùhîÆ clockÉ«bÀ 
ö
 
low
 
powî
 
mode
 </des¸ùti⁄> <addªssOff£t>0x50</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x7E6791FF</ª£tVÆue> <fõlds> <fõld> <«me>
DMA2LPEN
</«me> <des¸ùti⁄>DMA2 clockÉ«bÀ 
durög
 
SÀï
 mode</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMA1LPEN
</«me> <des¸ùti⁄>DMA1 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SRAM1LPEN
</«me> <des¸ùti⁄>
SRAM
 1öãrÁ˚ clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FLITFLPEN
</«me> <des¸ùti⁄>
Fœsh
 i¡îÁ˚ clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CRCLPEN
</«me> <des¸ùti⁄>CRC clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOHLPEN
</«me> <des¸ùti⁄>IOÖ‹àH clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOELPEN
</«me> <des¸ùti⁄>IOÖ‹àE clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIODLPEN
</«me> <des¸ùti⁄>IOÖ‹àD clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOCLPEN
</«me> <des¸ùti⁄>IOÖ‹àC clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOBLPEN
</«me> <des¸ùti⁄>IOÖ‹àB clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GPIOALPEN
</«me> <des¸ùti⁄>IOÖ‹àA clockÉ«bÀ durög 
¶ìp
 mode</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
AHB2LPENR
</«me> <di•œyName>AHB2LPENR</di•œyName> <des¸ùti⁄>AHB2ÖîùhîÆ clockÉ«bÀ i¿lowÖowî modê</des¸ùti⁄> <addªssOff£t>0x54</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x000000F1</ª£tVÆue> <fõlds> <fõld> <«me>
OTGFSLPEN
</«me> <des¸ùti⁄>USB OTG FS clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
APB1LPENR
</«me> <di•œyName>APB1LPENR</di•œyName> <des¸ùti⁄>APB1ÖîùhîÆ clockÉ«bÀ i¿lowÖowî modê</des¸ùti⁄> <addªssOff£t>0x60</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x36FEC9FF</ª£tVÆue> <fõlds> <fõld> <«me>
PWRLPEN
</«me> <des¸ùti⁄>Powî i¡îÁ˚ clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2C3LPEN
</«me> <des¸ùti⁄>I2C3 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2C2LPEN
</«me> <des¸ùti⁄>I2C2 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2C1LPEN
</«me> <des¸ùti⁄>I2C1 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USART2LPEN
</«me> <des¸ùti⁄>
USART2
 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SPI3LPEN
</«me> <des¸ùti⁄>SPI3 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SPI2LPEN
</«me> <des¸ùti⁄>SPI2 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WWDGLPEN
</«me> <des¸ùti⁄>Wödow w©chdog clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM5LPEN
</«me> <des¸ùti⁄>TIM5 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM4LPEN
</«me> <des¸ùti⁄>TIM4 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM3LPEN
</«me> <des¸ùti⁄>TIM3 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM2LPEN
</«me> <des¸ùti⁄>TIM2 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
APB2LPENR
</«me> <di•œyName>APB2LPENR</di•œyName> <des¸ùti⁄>APB2ÖîùhîÆ clock 
íabÀd
 i¿lowÖowî modê</des¸ùti⁄> <addªssOff£t>0x64</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00075F33</ª£tVÆue> <fõlds> <fõld> <«me>
TIM11LPEN
</«me> <des¸ùti⁄>TIM11 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM10LPEN
</«me> <des¸ùti⁄>TIM10 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM9LPEN
</«me> <des¸ùti⁄>TIM9 clockÉ«bÀ durög sÀï mode</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SYSCFGLPEN
</«me> <des¸ùti⁄>Sy°em c⁄figuøti⁄ c⁄åﬁÀ∏˛ockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SPI1LPEN
</«me> <des¸ùti⁄>SPI 1 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SDIOLPEN
</«me> <des¸ùti⁄>SDIO clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ADC1LPEN
</«me> <des¸ùti⁄>ADC1 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USART6LPEN
</«me> <des¸ùti⁄>USART6 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USART1LPEN
</«me> <des¸ùti⁄>USART1 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIM1LPEN
</«me> <des¸ùti⁄>TIM1 clockÉ«bÀ durög SÀï mode</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
BDCR
</«me> <di•œyName>BDCR</di•œyName> <des¸ùti⁄>
Backup
 
domaö
 
c⁄åﬁ
 </des¸ùti⁄> <addªssOff£t>0x70</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
BDRST
</«me> <des¸ùti⁄>Backu∞domaö 
so·w¨e
Ñe£t</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
RTCEN
</«me> <des¸ùti⁄>
RTC
 clockÉ«bÀ</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
RTCSEL1
</«me> <des¸ùti⁄>RTC clock 
sour˚
 
£À˘i⁄
</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
RTCSEL0
</«me> <des¸ùti⁄>RTC clock sour˚ sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
LSEBYP
</«me> <des¸ùti⁄>
Exã∫Æ
Üow-
•ìd
 
oscûœt‹
 
by∑ss
</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
LSERDY
</«me> <des¸ùti⁄>Exã∫ÆÜow-•ìd oscûœt‹Ñódy</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
LSEON
</«me> <des¸ùti⁄>Exã∫ÆÜow-•ìd oscûœt‹É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
CSR
</«me> <di•œyName>CSR</di•œyName> <des¸ùti⁄>˛ock c⁄åﬁ &
amp
; 
°©us
 </des¸ùti⁄> <addªssOff£t>0x74</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x0E000000</ª£tVÆue> <fõlds> <fõld> <«me>
LPWRRSTF
</«me> <des¸ùti⁄>
Low
-powîÑe£àÊag</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
WWDGRSTF
</«me> <des¸ùti⁄>Wödow w©chdogÑe£àÊag</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
WDGRSTF
</«me> <des¸ùti⁄>
Indïídít
 w©chdogÑe£àÊag</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
SFTRSTF
</«me> <des¸ùti⁄>
So·w¨e
Ñe£àÊag</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PORRSTF
</«me> <des¸ùti⁄>
POR
/
PDR
Ñe£àÊag</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PADRSTF
</«me> <des¸ùti⁄>
PIN
Ñe£àÊag</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
BORRSTF
</«me> <des¸ùti⁄>
BOR
Ñe£àÊag</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
RMVF
</«me> <des¸ùti⁄>
Remove
Ñe£àÊag</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
LSIRDY
</«me> <des¸ùti⁄>
I¡î«l
Üow-•ìd oscûœt‹Ñódy</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
LSION
</«me> <des¸ùti⁄>I¡î«»low-•ìd oscûœt‹É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
SSCGR
</«me> <di•œyName>SSCGR</di•œyName> <des¸ùti⁄>
•ªad
 
•e˘rum
 clock 
gíî©i⁄
 </des¸ùti⁄> <addªssOff£t>0x80</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SSCGEN
</«me> <des¸ùti⁄>
S¥ód
 s≥˘rum 
moduœti⁄
É«bÀ</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SPREADSEL
</«me> <des¸ùti⁄>S¥ód 
Sñe˘
</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
INCSTEP
</«me> <des¸ùti⁄>
In¸emíèti⁄
 
°ï
</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>15</bôWidth> </fõld> <fõld> <«me>
MODPER
</«me> <des¸ùti⁄>
Moduœti⁄
 
≥riod
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>13</bôWidth> </fõld> </fõlds> </> <> <«me>
PLLI2SCFGR
</«me> <di•œyName>PLLI2SCFGR</di•œyName> <des¸ùti⁄>
PLLI2S
 c⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0x84</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x20003000</ª£tVÆue> <fõlds> <fõld> <«me>
PLLI2SRx
</«me> <des¸ùti⁄>PLLI2S 
divisi⁄
 
Á˘‹
 
I2S
 
˛ocks
</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
PLLI2SNx
</«me> <des¸ùti⁄>PLLI2S 
mu…ùliˇti⁄
 fa˘‹ 
VCO
</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>9</bôWidth> </fõld> </fõlds> </> </
ªgi°îs
> </≥rùhîÆ> <≥rùhîÆ> <«me>RTC</«me> <des¸ùti⁄>
Ról
-
time
 clock</des¸ùti⁄> <
groupName
>RTC</groupName> <
ba£Addªss
>0x40002800</ba£Addªss> <
addªssBlock
> <
off£t
>0x0</off£t> <size>0x400</size> <
ußge
>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
I2C2_EV
</«me> <des¸ùti⁄>I2C2 
evít
 i¡îru±</des¸ùti⁄> <
vÆue
>33</vÆue> </öãºu±> <öãºu±> <«me>
I2C2_ER
</«me> <des¸ùti⁄>I2C2 
îr‹
 i¡îru±</des¸ùti⁄> <vÆue>34</vÆue> </öãºu±> <ªgi°îs> <> <«me>
TR
</«me> <di•œyName>TR</di•œyName> <des¸ùti⁄>timê</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PM
</«me> <des¸ùti⁄>
AM
/PM 
nŸ©i⁄
</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HT
</«me> <des¸ùti⁄>
Hour
 
ãns
 i¿
BCD
 
f‹m©
</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
HU
</«me> <des¸ùti⁄>Hou∏
unôs
 i¿BCD f‹m©</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
MNT
</«me> <des¸ùti⁄>
Möuã
Åí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
MNU
</«me> <des¸ùti⁄>Möuã unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
ST
</«me> <des¸ùti⁄>
Sec⁄d
Åí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
SU
</«me> <des¸ùti⁄>Sec⁄d unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
DR
</«me> <di•œyName>DR</di•œyName> <des¸ùti⁄>
d©e
 </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00002101</ª£tVÆue> <fõlds> <fõld> <«me>
YT
</«me> <des¸ùti⁄>
Yór
Åí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
YU
</«me> <des¸ùti⁄>Yó∏unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
WDU
</«me> <des¸ùti⁄>
Wìk
 
day
 unôs</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
MT
</«me> <des¸ùti⁄>
M⁄th
Åí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MU
</«me> <des¸ùti⁄>M⁄th unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
DT
</«me> <des¸ùti⁄>
D©e
Åí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
DU
</«me> <des¸ùti⁄>D©êunô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
CR
</«me> <di•œyName>CR</di•œyName> <des¸ùti⁄>c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
COE
</«me> <des¸ùti⁄>
CÆibøti⁄
 
ouçut
É«bÀ</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OSEL
</«me> <des¸ùti⁄>
Ouçut
 sñe˘i⁄</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
POL
</«me> <des¸ùti⁄>Ouçuà
pﬁ¨ôy
</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
COSEL
</«me> <des¸ùti⁄>CÆibøti⁄ Ouçuà£À˘i⁄</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BKP
</«me> <des¸ùti⁄>Backup</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SUB1H
</«me> <des¸ùti⁄>
Subåa˘
 1 
	`hour
 (
wöãr
Åimê
ch™ge
)</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ADD1H
</«me> <des¸ùti⁄>
Add
 1 hou∏(
summî
Åimêch™ge)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TSIE
</«me> <des¸ùti⁄>
Time
-
°amp
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WUTIE
</«me> <des¸ùti⁄>
Wakeup
 
timî
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ALRBIE
</«me> <des¸ùti⁄>
Aœrm
 B i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ALRAIE
</«me> <des¸ùti⁄>Aœrm A i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TSE
</«me> <des¸ùti⁄>Timê°am∞íabÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WUTE
</«me> <des¸ùti⁄>Wakeu∞timîÉ«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ALRBE
</«me> <des¸ùti⁄>Aœrm BÉ«bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ALRAE
</«me> <des¸ùti⁄>Aœrm AÉ«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DCE
</«me> <des¸ùti⁄>
Cﬂr£
 
digôÆ
 
ˇlibøti⁄
É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FMT
</«me> <des¸ùti⁄>Hou∏f‹m©</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BYPSHAD
</«me> <des¸ùti⁄>
By∑ss
 
the
 
shadow
Ñegi°îs</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
REFCKON
</«me> <des¸ùti⁄>
Re„ªn˚
 clock 
dëe˘i⁄
 
	`íabÀ
 (50 
‹
 60 
Hz
)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TSEDGE
</«me> <des¸ùti⁄>Time-°am∞evíà
a˘ive
 
edge
</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WCKSEL
</«me> <des¸ùti⁄>Wakeu∞˛ock sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>3</bôWidth> </fõld> </fõlds> </> <> <«me>
ISR
</«me> <di•œyName>ISR</di•œyName> <des¸ùti⁄>
öôüliz©i⁄
 
™d
 sètu†</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000007</ª£tVÆue> <fõlds> <fõld> <«me>
ALRAWF
</«me> <des¸ùti⁄>Aœrm A wrôêÊag</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
ALRBWF
</«me> <des¸ùti⁄>Aœrm B wrôêÊag</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
WUTWF
</«me> <des¸ùti⁄>Wakeu∞timî wrôêÊag</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
SHPF
</«me> <des¸ùti⁄>
Shi·
 
›î©i⁄
 
≥ndög
</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
INITS
</«me> <des¸ùti⁄>
Inôüliz©i⁄
 sètu†Êag</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
RSF
</«me> <des¸ùti⁄>
Regi°îs
 
synchr⁄iz©i⁄
 fœg</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
INITF
</«me> <des¸ùti⁄>Inôüliz©i⁄ fœg</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
INIT
</«me> <des¸ùti⁄>Inôüliz©i⁄ mode</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
ALRAF
</«me> <des¸ùti⁄>Aœrm A fœg</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
ALRBF
</«me> <des¸ùti⁄>Aœrm B fœg</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
WUTF
</«me> <des¸ùti⁄>Wakeu∞timî fœg</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
TSF
</«me> <des¸ùti⁄>Time-°am∞Êag</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
TSOVF
</«me> <des¸ùti⁄>Time-°am∞
ovîÊow
 fœg</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
TAMP1F
</«me> <des¸ùti⁄>
Tam≥r
 dëe˘i⁄ fœg</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
TAMP2F
</«me> <des¸ùti⁄>
TAMPER2
 dëe˘i⁄ fœg</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
RECALPF
</«me> <des¸ùti⁄>
Reˇlibøti⁄
Öídög 
Fœg
</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>
PRER
</«me> <di•œyName>PRER</di•œyName> <des¸ùti⁄>
¥esˇÀr
 </des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x007F00FF</ª£tVÆue> <fõlds> <fõld> <«me>
PREDIV_A
</«me> <des¸ùti⁄>
Asynchr⁄ous
ÖªsˇÀ∏Á˘‹</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>
PREDIV_S
</«me> <des¸ùti⁄>
Synchr⁄ous
ÖªsˇÀ∏Á˘‹</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>15</bôWidth> </fõld> </fõlds> </> <> <«me>
WUTR
</«me> <di•œyName>WUTR</di•œyName> <des¸ùti⁄>
wakeup
Åimî </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000FFFF</ª£tVÆue> <fõlds> <fõld> <«me>
WUT
</«me> <des¸ùti⁄>Wakeu∞auto-
ªlﬂd
 vÆuê
bôs
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
CALIBR
</«me> <di•œyName>CALIBR</di•œyName> <des¸ùti⁄>ˇlibøti⁄ </des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
DCS
</«me> <des¸ùti⁄>
DigôÆ
 cÆibøti⁄ 
sign
</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DC
</«me> <des¸ùti⁄>DigôÆ cÆibøti⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>5</bôWidth> </fõld> </fõlds> </> <> <«me>
ALRMAR
</«me> <di•œyName>ALRMAR</di•œyName> <des¸ùti⁄>
Æ¨m
 A </des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
MSK4
</«me> <des¸ùti⁄>Aœrm A d©ê
mask
</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WDSEL
</«me> <des¸ùti⁄>Wìk day sñe˘i⁄</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DT</«me> <des¸ùti⁄>D©êãn†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DU</«me> <des¸ùti⁄>D©êunô†‹ day i¿BCD f‹m©</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
MSK3
</«me> <des¸ùti⁄>Aœrm A 
hours
 mask</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PM</«me> <des¸ùti⁄>AM/PMÇŸ©i⁄</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>HT</«me> <des¸ùti⁄>Hou∏ãn†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>HU</«me> <des¸ùti⁄>Hou∏unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
MSK2
</«me> <des¸ùti⁄>Aœrm A 
möuãs
 mask</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MNT</«me> <des¸ùti⁄>MöuãÅí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>MNU</«me> <des¸ùti⁄>Möuã unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
MSK1
</«me> <des¸ùti⁄>Aœrm A 
£c⁄ds
 mask</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ST</«me> <des¸ùti⁄>Sec⁄dÅí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>SU</«me> <des¸ùti⁄>Sec⁄d unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
ALRMBR
</«me> <di•œyName>ALRMBR</di•œyName> <des¸ùti⁄>Æ¨m B </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MSK4</«me> <des¸ùti⁄>Aœrm B d©êmask</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>WDSEL</«me> <des¸ùti⁄>Wìk day sñe˘i⁄</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DT</«me> <des¸ùti⁄>D©êãn†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DU</«me> <des¸ùti⁄>D©êunô†‹ day i¿BCD f‹m©</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>MSK3</«me> <des¸ùti⁄>Aœrm B hour†mask</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PM</«me> <des¸ùti⁄>AM/PMÇŸ©i⁄</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>HT</«me> <des¸ùti⁄>Hou∏ãn†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>HU</«me> <des¸ùti⁄>Hou∏unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>MSK2</«me> <des¸ùti⁄>Aœrm B möuã†mask</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MNT</«me> <des¸ùti⁄>MöuãÅí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>MNU</«me> <des¸ùti⁄>Möuã unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>MSK1</«me> <des¸ùti⁄>Aœrm B sec⁄d†mask</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ST</«me> <des¸ùti⁄>Sec⁄dÅí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>SU</«me> <des¸ùti⁄>Sec⁄d unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
WPR
</«me> <di•œyName>WPR</di•œyName> <des¸ùti⁄>wrôê
¥Ÿe˘i⁄
 </des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
KEY
</«me> <des¸ùti⁄>
Wrôe
ÖrŸe˘i⁄ 
key
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
SSR
</«me> <di•œyName>SSR</di•œyName> <des¸ùti⁄>
sub
 
£c⁄d
 </des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SS
</«me> <des¸ùti⁄>
Sub
 sec⁄d vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
SHIFTR
</«me> <di•œyName>SHIFTR</di•œyName> <des¸ùti⁄>
shi·
 c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
ADD1S
</«me> <des¸ùti⁄>Add 
⁄e
 sec⁄d</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SUBFS
</«me> <des¸ùti⁄>Subåa˘ 
a
 
‰a˘i⁄
 
of
á sec⁄d</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>15</bôWidth> </fõld> </fõlds> </> <> <«me>
TSTR
</«me> <di•œyName>TSTR</di•œyName> <des¸ùti⁄>timê°am∞timê</des¸ùti⁄> <addªssOff£t>0x30</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>PM</«me> <des¸ùti⁄>AM/PMÇŸ©i⁄</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>HT</«me> <des¸ùti⁄>Hou∏ãn†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>HU</«me> <des¸ùti⁄>Hou∏unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>MNT</«me> <des¸ùti⁄>MöuãÅí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>MNU</«me> <des¸ùti⁄>Möuã unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>ST</«me> <des¸ùti⁄>Sec⁄dÅí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>SU</«me> <des¸ùti⁄>Sec⁄d unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
TSDR
</«me> <di•œyName>TSDR</di•œyName> <des¸ùti⁄>timê°am∞d©ê</des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>WDU</«me> <des¸ùti⁄>Wìk day unôs</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>MT</«me> <des¸ùti⁄>M⁄thÅí†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MU</«me> <des¸ùti⁄>M⁄th unô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>DT</«me> <des¸ùti⁄>D©êãn†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DU</«me> <des¸ùti⁄>D©êunô†ö BCD f‹m©</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
TSSSR
</«me> <di•œyName>TSSSR</di•œyName> <des¸ùti⁄>
time°amp
 sub sec⁄d </des¸ùti⁄> <addªssOff£t>0x38</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>SS</«me> <des¸ùti⁄>Sub sec⁄d vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
CALR
</«me> <di•œyName>CALR</di•œyName> <des¸ùti⁄>ˇlibøti⁄ </des¸ùti⁄> <addªssOff£t>0x3C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CALP
</«me> <des¸ùti⁄>
In¸ó£
 
‰equícy
 o‡RTC 
by
 488.5 
µm
</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CALW8
</«me> <des¸ùti⁄>
U£
 
™
 8-£c⁄d cÆibøti⁄ 
cy˛e
Öîiod</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CALW16
</«me> <des¸ùti⁄>U£á 16-£c⁄d cÆibøti⁄ cy˛ê≥riod</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CALM
</«me> <des¸ùti⁄>CÆibøti⁄ 
möus
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>9</bôWidth> </fõld> </fõlds> </> <> <«me>
TAFCR
</«me> <di•œyName>TAFCR</di•œyName> <des¸ùti⁄>
èm≥r
ánd 
Æã∫©e
 
fun˘i⁄
 c⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0x40</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
ALARMOUTTYPE
</«me> <des¸ùti⁄>
AFO_ALARM
 ouçuà
ty≥
</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TSINSEL
</«me> <des¸ùti⁄>
TIMESTAMP
 
m≠pög
</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TAMP1INSEL
</«me> <des¸ùti⁄>
TAMPER1
 m≠pög</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TAMPPUDIS
</«me> <des¸ùti⁄>
TAMPER
 
puŒ
-
up
 
dißbÀ
</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TAMPPRCH
</«me> <des¸ùti⁄>Tam≥∏
¥ech¨ge
 
duøti⁄
</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
TAMPFLT
</«me> <des¸ùti⁄>Tam≥∏
fûãr
 
cou¡
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
TAMPFREQ
</«me> <des¸ùti⁄>Tam≥∏
ßm∂ög
 fªquícy</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
TAMPTS
</«me> <des¸ùti⁄>
A˘iv©e
Åime°am∞
⁄
Åam≥∏dëe˘i⁄Évít</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TAMP2TRG
</«me> <des¸ùti⁄>
A˘ive
 
Àvñ
 èm≥∏2</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TAMP2E
</«me> <des¸ùti⁄>Tam≥∏2 dëe˘i⁄É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TAMPIE
</«me> <des¸ùti⁄>Tam≥∏öãºu±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TAMP1TRG
</«me> <des¸ùti⁄>A˘ivêÀvñ èm≥∏1</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TAMP1E
</«me> <des¸ùti⁄>Tam≥∏1 dëe˘i⁄É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
ALRMASSR
</«me> <di•œyName>ALRMASSR</di•œyName> <des¸ùti⁄>Æ¨m A sub sec⁄d </des¸ùti⁄> <addªssOff£t>0x44</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
MASKSS
</«me> <des¸ùti⁄>
Mask
Åhê
mo°
-
signifiˇ¡
 bô†
°¨tög
 
©
 
this
 
bô
</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>SS</«me> <des¸ùti⁄>Sub sec⁄d†vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>15</bôWidth> </fõld> </fõlds> </> <> <«me>
ALRMBSSR
</«me> <di•œyName>ALRMBSSR</di•œyName> <des¸ùti⁄>Æ¨m B sub sec⁄d </des¸ùti⁄> <addªssOff£t>0x48</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MASKSS</«me> <des¸ùti⁄>MaskÅhêmo°-signifiˇ¡ bô†°¨tögáàthi†bô</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>SS</«me> <des¸ùti⁄>Sub sec⁄d†vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>15</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP0R
</«me> <di•œyName>BKP0R</di•œyName> <des¸ùti⁄>
backup
 </des¸ùti⁄> <addªssOff£t>0x50</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP1R
</«me> <di•œyName>BKP1R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x54</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP2R
</«me> <di•œyName>BKP2R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x58</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP3R
</«me> <di•œyName>BKP3R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x5C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP4R
</«me> <di•œyName>BKP4R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x60</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP5R
</«me> <di•œyName>BKP5R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x64</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP6R
</«me> <di•œyName>BKP6R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x68</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP7R
</«me> <di•œyName>BKP7R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x6C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP8R
</«me> <di•œyName>BKP8R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x70</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP9R
</«me> <di•œyName>BKP9R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x74</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP10R
</«me> <di•œyName>BKP10R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x78</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP11R
</«me> <di•œyName>BKP11R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x7C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP12R
</«me> <di•œyName>BKP12R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x80</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP13R
</«me> <di•œyName>BKP13R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x84</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP14R
</«me> <di•œyName>BKP14R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x88</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP15R
</«me> <di•œyName>BKP15R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x8C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP16R
</«me> <di•œyName>BKP16R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x90</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP17R
</«me> <di•œyName>BKP17R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x94</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP18R
</«me> <di•œyName>BKP18R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x98</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
BKP19R
</«me> <di•œyName>BKP19R</di•œyName> <des¸ùti⁄>backu∞</des¸ùti⁄> <addªssOff£t>0x9C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BKP</«me> <des¸ùti⁄>BKP</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>SDIO</«me> <des¸ùti⁄>
Secuª
 digôÆ 
öput
/ouçuàöãrÁ˚</des¸ùti⁄> <groupName>SDIO</groupName> <ba£Addªss>0x40012C00</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
I2C3_EV
</«me> <des¸ùti⁄>I2C3Évíàöãºu±</des¸ùti⁄> <vÆue>72</vÆue> </öãºu±> <öãºu±> <«me>
I2C3_ER
</«me> <des¸ùti⁄>I2C3Éº‹ i¡îru±</des¸ùti⁄> <vÆue>73</vÆue> </öãºu±> <ªgi°îs> <> <«me>
POWER
</«me> <di•œyName>POWER</di•œyName> <des¸ùti⁄>powî c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PWRCTRL
</«me> <des¸ùti⁄>PWRCTRL</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
CLKCR
</«me> <di•œyName>CLKCR</di•œyName> <des¸ùti⁄>
SDI
 clock c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
HWFC_EN
</«me> <des¸ùti⁄>
HW
 
Flow
 
C⁄åﬁ
É«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
NEGEDGE
</«me> <des¸ùti⁄>
SDIO_CK
 
dïhasög
 sñe˘i⁄ bô</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WIDBUS
</«me> <des¸ùti⁄>
Wide
 
bus
 modêíabÀ bô</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
BYPASS
</«me> <des¸ùti⁄>
Clock
 
dividî
 by∑s†íabÀ bô</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PWRSAV
</«me> <des¸ùti⁄>Powî 
ßvög
 c⁄figuøti⁄ bô</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CLKEN
</«me> <des¸ùti⁄>ClockÉ«bÀ bô</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CLKDIV
</«me> <des¸ùti⁄>Clock 
divide
 fa˘‹</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
ARG
</«me> <di•œyName>ARG</di•œyName> <des¸ùti⁄>
¨gumít
 </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CMDARG
</«me> <des¸ùti⁄>
Comm™d
árgumít</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
CMD
</«me> <di•œyName>CMD</di•œyName> <des¸ùti⁄>
comm™d
 </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CE_ATACMD
</«me> <des¸ùti⁄>
CE
-
ATA
 comm™d</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
nIEN
</«me> <des¸ùti⁄>
nŸ
 
I¡îru±
 
E«bÀ
</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ENCMDcom∂
</«me> <des¸ùti⁄>E«bÀ CMD 
com∂ëi⁄
</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SDIOSu•íd
</«me> <des¸ùti⁄>
SD
 
I
/
O
 
su•íd
 comm™d</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CPSMEN
</«me> <des¸ùti⁄>Comm™d 
∑th
 
°©e
 
	$machöe
 (
CPSM
Ë
E«bÀ
 
bô
</
des¸ùti⁄
> <
bôOff£t
>10</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
WAITPEND
</«me> <des¸ùti⁄>CPSM 
Waôs
 
íds
 
of
 
d©a
 
	`å™s„r
 (
CmdPíd
 
öã∫Æ
 
sig«l
).</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WAITINT
</«me> <des¸ùti⁄>CPSM 
waôs
 
öãºu±
 
ªque°
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WAITRESP
</«me> <des¸ùti⁄>
Waô
 
ª•⁄£
 
bôs
</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
CMDINDEX
</«me> <des¸ùti⁄>
Comm™d
 
ödex
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>6</bôWidth> </fõld> </
fõlds
> </> <> <«me>
RESPCMD
</«me> <
di•œyName
>RESPCMD</di•œyName> <des¸ùti⁄>
comm™d
Ñe•⁄£ </des¸ùti⁄> <
addªssOff£t
>0x10</addªssOff£t> <
size
>0x20</size> <
ac˚ss
>
ªad
-
⁄ly
</ac˚ss> <
ª£tVÆue
>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>RESPCMD</«me> <des¸ùti⁄>
Re•⁄£
 comm™d index</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>6</bôWidth> </fõld> </fõlds> </> <> <«me>
RESP1
</«me> <di•œyName>RESP1</di•œyName> <des¸ùti⁄>ª•⁄£ 1..4 </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CARDSTATUS1
</«me> <des¸ùti⁄>
C¨d
 
Sètus
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
RESP2
</«me> <di•œyName>RESP2</di•œyName> <des¸ùti⁄>ª•⁄£ 1..4 </des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CARDSTATUS2
</«me> <des¸ùti⁄>C¨d Sètus</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
RESP3
</«me> <di•œyName>RESP3</di•œyName> <des¸ùti⁄>ª•⁄£ 1..4 </des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CARDSTATUS3
</«me> <des¸ùti⁄>C¨d Sètus</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
RESP4
</«me> <di•œyName>RESP4</di•œyName> <des¸ùti⁄>ª•⁄£ 1..4 </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CARDSTATUS4
</«me> <des¸ùti⁄>C¨d Sètus</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
DTIMER
</«me> <di•œyName>DTIMER</di•œyName> <des¸ùti⁄>d©®
timî
 </des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-
wrôe
</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
DATATIME
</«me> <des¸ùti⁄>
D©a
 
timeout
 
≥riod
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
DLEN
</«me> <di•œyName>DLEN</di•œyName> <des¸ùti⁄>d©®
Àngth
 </des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
DATALENGTH
</«me> <des¸ùti⁄>D©®Àngth 
vÆue
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>25</bôWidth> </fõld> </fõlds> </> <> <«me>
DCTRL
</«me> <di•œyName>DCTRL</di•œyName> <des¸ùti⁄>d©®
c⁄åﬁ
 </des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SDIOEN
</«me> <des¸ùti⁄>
SD
 
I
/
O
 
íabÀ
 
fun˘i⁄s
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RWMOD
</«me> <des¸ùti⁄>
Ród
 
waô
 
mode
</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RWSTOP
</«me> <des¸ùti⁄>Ród waô 
°›
</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RWSTART
</«me> <des¸ùti⁄>Ród waô 
°¨t
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBLOCKSIZE
</«me> <des¸ùti⁄>D©®
block
 size</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
DMAEN
</«me> <des¸ùti⁄>
DMA
É«bÀ bô</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DTMODE
</«me> <des¸ùti⁄>D©®
å™s„r
 modê
£À˘i⁄
 1: 
Såóm
 
‹
 
SDIO
 
mu…ibyã
 d©®å™s„r.</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DTDIR
</«me> <des¸ùti⁄>D©®å™s„∏
dúe˘i⁄
 sñe˘i⁄</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DTEN
</«me> <des¸ùti⁄>DTEN</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
DCOUNT
</«me> <di•œyName>DCOUNT</di•œyName> <des¸ùti⁄>d©®
cou¡î
 </des¸ùti⁄> <addªssOff£t>0x30</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
DATACOUNT
</«me> <des¸ùti⁄>D©®
cou¡
 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>25</bôWidth> </fõld> </fõlds> </> <> <«me>
STA
</«me> <di•œyName>STA</di•œyName> <des¸ùti⁄>
°©us
 </des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CEATAEND
</«me> <des¸ùti⁄>
CE
-
ATA
 comm™d 
com∂ëi⁄
 sig«»
ª˚ived
 
CMD61
</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SDIOIT
</«me> <des¸ùti⁄>SDIO i¡îru±Ñe˚ived</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXDAVL
</«me> <des¸ùti⁄>D©®
avaûabÀ
 
ö
 
ª˚ive
 
FIFO
</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXDAVL
</«me> <des¸ùti⁄>D©®avaûabÀ i¿
å™smô
 FIFO</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXFIFOE
</«me> <des¸ùti⁄>
Re˚ive
 FIFO 
em±y
</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXFIFOE
</«me> <des¸ùti⁄>
Tønsmô
 FIFOÉm±y</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXFIFOF
</«me> <des¸ùti⁄>Re˚ivêFIFO 
fuŒ
</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXFIFOF
</«me> <des¸ùti⁄>Tønsmô FIFO fuŒ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXFIFOHF
</«me> <des¸ùti⁄>Re˚ivêFIFO 
hÆf
 fuŒ: 
thîe
 
¨e
 
©
 
Àa°
 8 
w‹ds
 i¿
the
 FIFO</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXFIFOHE
</«me> <des¸ùti⁄>Tønsmô FIFO hÆ‡em±y:áàÀa° 8 w‹d†
ˇn
 
be
 
wrôãn
 
öto
ÅhêFIFO</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXACT
</«me> <des¸ùti⁄>D©®ª˚ivêö 
¥ogªss
</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXACT
</«me> <des¸ùti⁄>D©®å™smô i¿¥ogªss</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CMDACT
</«me> <des¸ùti⁄>Comm™dÅøns„∏öÖrogªss</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBCKEND
</«me> <des¸ùti⁄>D©®block 
£¡
/
	`ª˚ived
 (
CRC
 
check
 
∑s£d
)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STBITERR
</«me> <des¸ùti⁄>
Sèπ
 bô 
nŸ
 
dëe˘ed
 
⁄
 
Æl
 d©®
sig«ls
 i¿
wide
 
bus
 mode</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DATAEND
</«me> <des¸ùti⁄>D©®
	`íd
 (d©®cou¡î, 
SDIDCOUNT
, 
is
 
zîo
)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CMDSENT
</«me> <des¸ùti⁄>Comm™d 
	`£¡
 (
no
Ñe•⁄£ 
ªquúed
)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CMDREND
</«me> <des¸ùti⁄>Comm™dÑe•⁄£Ñe˚ived (CRC checkÖas£d)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXOVERR
</«me> <des¸ùti⁄>
Re˚ived
 FIFO 
ovîrun
 
îr‹
</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXUNDERR
</«me> <des¸ùti⁄>Tønsmô FIFO 
undîrun
Éº‹</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DTIMEOUT
</«me> <des¸ùti⁄>D©®timeout</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTIMEOUT
</«me> <des¸ùti⁄>Comm™dÑe•⁄£Åimeout</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DCRCFAIL
</«me> <des¸ùti⁄>D©®block sít/ª˚ived (CRC check 
Áûed
)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CCRCFAIL
</«me> <des¸ùti⁄>Comm™dÑe•⁄£Ñe˚ived (CRC check faûed)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
ICR
</«me> <di•œyName>ICR</di•œyName> <des¸ùti⁄>öãºu± 
˛ór
 </des¸ùti⁄> <addªssOff£t>0x38</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CEATAENDC
</«me> <des¸ùti⁄>CEATAEND 
Êag
 cÀ¨ bô</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SDIOITC
</«me> <des¸ùti⁄>SDIOIT fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBCKENDC
</«me> <des¸ùti⁄>DBCKEND fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STBITERRC
</«me> <des¸ùti⁄>STBITERR fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DATAENDC
</«me> <des¸ùti⁄>DATAEND fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CMDSENTC
</«me> <des¸ùti⁄>CMDSENT fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CMDRENDC
</«me> <des¸ùti⁄>CMDREND fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXOVERRC
</«me> <des¸ùti⁄>RXOVERR fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXUNDERRC
</«me> <des¸ùti⁄>TXUNDERR fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DTIMEOUTC
</«me> <des¸ùti⁄>DTIMEOUT fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTIMEOUTC
</«me> <des¸ùti⁄>CTIMEOUT fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DCRCFAILC
</«me> <des¸ùti⁄>DCRCFAIL fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CCRCFAILC
</«me> <des¸ùti⁄>CCRCFAIL fœg cÀ¨ bô</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
MASK
</«me> <di•œyName>MASK</di•œyName> <des¸ùti⁄>
mask
 </des¸ùti⁄> <addªssOff£t>0x3C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CEATAENDIE
</«me> <des¸ùti⁄>CE-ATA comm™d com∂ëi⁄ sig«»ª˚ived i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SDIOITIE
</«me> <des¸ùti⁄>SDIO modêöãºu±Ñe˚ived i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXDAVLIE
</«me> <des¸ùti⁄>D©®avaûabÀ i¿
Rx
 FIFO i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXDAVLIE
</«me> <des¸ùti⁄>D©®avaûabÀ i¿
Tx
 FIFO i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXFIFOEIE
</«me> <des¸ùti⁄>Rx FIFOÉm±y i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXFIFOEIE
</«me> <des¸ùti⁄>Tx FIFOÉm±y i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXFIFOFIE
</«me> <des¸ùti⁄>Rx FIFO fuŒ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXFIFOFIE
</«me> <des¸ùti⁄>Tx FIFO fuŒ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXFIFOHFIE
</«me> <des¸ùti⁄>Rx FIFO hÆ‡fuŒ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXFIFOHEIE
</«me> <des¸ùti⁄>Tx FIFO hÆ‡em±y i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXACTIE
</«me> <des¸ùti⁄>D©®ª˚ivê
a˘ög
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXACTIE
</«me> <des¸ùti⁄>D©®å™smôá˘ög i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CMDACTIE
</«me> <des¸ùti⁄>Comm™dá˘ög i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBCKENDIE
</«me> <des¸ùti⁄>D©®block 
íd
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STBITERRIE
</«me> <des¸ùti⁄>Sèπ bôÉº‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DATAENDIE
</«me> <des¸ùti⁄>D©®íd i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CMDSENTIE
</«me> <des¸ùti⁄>Comm™d síàöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CMDRENDIE
</«me> <des¸ùti⁄>Comm™dÑe•⁄£Ñe˚ived i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXOVERRIE
</«me> <des¸ùti⁄>Rx FIFO ovîru¿îr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXUNDERRIE
</«me> <des¸ùti⁄>Tx FIFO undîru¿îr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DTIMEOUTIE
</«me> <des¸ùti⁄>D©®timeouàöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTIMEOUTIE
</«me> <des¸ùti⁄>Comm™dÅimeouàöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DCRCFAILIE
</«me> <des¸ùti⁄>D©®CRC 
Áû
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CCRCFAILIE
</«me> <des¸ùti⁄>Comm™d CRC faû i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FIFOCNT
</«me> <di•œyName>FIFOCNT</di•œyName> <des¸ùti⁄>FIFO cou¡î </des¸ùti⁄> <addªssOff£t>0x48</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
FIFOCOUNT
</«me> <des¸ùti⁄>
Remaöög
 
numbî
 o‡w‹d†
to
 bêwrôã¿tÿ‹Ñód 
‰om
ÅhêFIFO.</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>24</bôWidth> </fõld> </fõlds> </> <> <«me>FIFO</«me> <di•œyName>FIFO</di•œyName> <des¸ùti⁄>d©®FIFO </des¸ùti⁄> <addªssOff£t>0x80</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
FIFOD©a
</«me> <des¸ùti⁄>Re˚ivê
™d
Åønsmô FIFO d©a</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> </
ªgi°îs
> </
≥rùhîÆ
> <≥rùhîÆ> <«me>
SYSCFG
</«me> <des¸ùti⁄>
Sy°em
 
c⁄figuøti⁄
 
c⁄åﬁÀr
</des¸ùti⁄> <
groupName
>SYSCFG</groupName> <
ba£Addªss
>0x40013800</ba£Addªss> <
addªssBlock
> <
off£t
>0x0</off£t> <size>0x400</size> <
ußge
>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
MEMRM
</«me> <di•œyName>MEMRM</di•œyName> <des¸ùti⁄>
mem‹y
 
ªm≠
 </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
MEM_MODE
</«me> <des¸ùti⁄>MEM_MODE</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
PMC
</«me> <di•œyName>PMC</di•œyName> <des¸ùti⁄>≥rùhîÆ modêc⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
ADC1DC2
</«me> <des¸ùti⁄>ADC1DC2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
EXTICR1
</«me> <di•œyName>EXTICR1</di•œyName> <des¸ùti⁄>
exã∫Æ
 i¡îru± c⁄figuøti⁄ 1</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
EXTI3
</«me> <des¸ùti⁄>
EXTI
 
x
 
	`c⁄figuøti⁄
 (x = 0Åÿ3)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI2
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 0Åÿ3)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI1
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 0Åÿ3)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI0
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 0Åÿ3)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
EXTICR2
</«me> <di•œyName>EXTICR2</di•œyName> <des¸ùti⁄>exã∫Æ i¡îru± c⁄figuøti⁄ 2</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
EXTI7
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 4Åÿ7)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI6
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 4Åÿ7)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI5
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 4Åÿ7)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI4
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 4Åÿ7)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
EXTICR3
</«me> <di•œyName>EXTICR3</di•œyName> <des¸ùti⁄>exã∫Æ i¡îru± c⁄figuøti⁄ 3</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
EXTI11
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 8Åÿ11)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI10
</«me> <des¸ùti⁄>EXTI10</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI9
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 8Åÿ11)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI8
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 8Åÿ11)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
EXTICR4
</«me> <di•œyName>EXTICR4</di•œyName> <des¸ùti⁄>exã∫Æ i¡îru± c⁄figuøti⁄ 4</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
EXTI15
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 12Åÿ15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI14
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 12Åÿ15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI13
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 12Åÿ15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
EXTI12
</«me> <des¸ùti⁄>EXTI x c⁄figuøti⁄ (x = 12Åÿ15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
CMPCR
</«me> <di•œyName>CMPCR</di•œyName> <des¸ùti⁄>
Com≥nßti⁄
 
˚Œ
 c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
READY
</«me> <des¸ùti⁄>READY</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CMP_PD
</«me> <des¸ùti⁄>Com≥nßti⁄ cñ»
powî
-
down
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
TIM1
</«me> <des¸ùti⁄>
Adv™˚d
-
timîs
</des¸ùti⁄> <groupName>
TIM
</groupName> <ba£Addªss>0x40010000</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
CR1
</«me> <di•œyName>CR1</di•œyName> <des¸ùti⁄>c⁄åﬁ 1</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
CKD
</«me> <des¸ùti⁄>
Clock
 
divisi⁄
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
ARPE
</«me> <des¸ùti⁄>
Auto
-
ªlﬂd
 
¥ñﬂd
É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CMS
</«me> <des¸ùti⁄>
Cíãr
-
Æig√d
 modê£À˘i⁄</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
DIR
</«me> <des¸ùti⁄>
Dúe˘i⁄
</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OPM
</«me> <des¸ùti⁄>
O√
-
pul£
 mode</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
URS
</«me> <des¸ùti⁄>
Upd©e
Ñeque° 
sour˚
</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
UDIS
</«me> <des¸ùti⁄>Upd©ê
dißbÀ
</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CEN
</«me> <des¸ùti⁄>
Cou¡î
É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
CR2
</«me> <di•œyName>CR2</di•œyName> <des¸ùti⁄>c⁄åﬁ 2</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
OIS4
</«me> <des¸ùti⁄>
Ouçut
 
IdÀ
 
°©e
 4</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OIS3N
</«me> <des¸ùti⁄>OuçuàIdÀ sèã 3</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OIS3
</«me> <des¸ùti⁄>OuçuàIdÀ sèã 3</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OIS2N
</«me> <des¸ùti⁄>OuçuàIdÀ sèã 2</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OIS2
</«me> <des¸ùti⁄>OuçuàIdÀ sèã 2</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OIS1N
</«me> <des¸ùti⁄>OuçuàIdÀ sèã 1</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OIS1
</«me> <des¸ùti⁄>OuçuàIdÀ sèã 1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TI1S
</«me> <des¸ùti⁄>
TI1
 sñe˘i⁄</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MMS
</«me> <des¸ùti⁄>
Ma°î
 modê£À˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
CCDS
</«me> <des¸ùti⁄>
C≠tuª
/
com∑ª
 DMA sñe˘i⁄</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CCUS
</«me> <des¸ùti⁄>C≠tuª/com∑ª c⁄åﬁ 
upd©e
 sñe˘i⁄</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CCPC
</«me> <des¸ùti⁄>C≠tuª/com∑ª 
¥ñﬂded
 c⁄åﬁ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
SMCR
</«me> <di•œyName>SMCR</di•œyName> <des¸ùti⁄>
¶ave
 modêc⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
ETP
</«me> <des¸ùti⁄>
Exã∫Æ
 
åiggî
 
pﬁ¨ôy
</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ECE
</«me> <des¸ùti⁄>Exã∫Æ 
˛ock
É«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ETPS
</«me> <des¸ùti⁄>Exã∫ÆÅriggî 
¥esˇÀr
</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
ETF
</«me> <des¸ùti⁄>Exã∫ÆÅriggî 
fûãr
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
MSM
</«me> <des¸ùti⁄>Ma°î/
Sœve
 mode</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TS
</«me> <des¸ùti⁄>
Triggî
 sñe˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
SMS
</«me> <des¸ùti⁄>Sœvêmodê£À˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>3</bôWidth> </fõld> </fõlds> </> <> <«me>
DIER
</«me> <di•œyName>DIER</di•œyName> <des¸ùti⁄>DMA/
I¡îru±
É«bÀ </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
TDE
</«me> <des¸ùti⁄>Triggî DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
COMDE
</«me> <des¸ùti⁄>
COM
 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC4DE
</«me> <des¸ùti⁄>C≠tuª/
Com∑ª
 4 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC3DE
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC2DE
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC1DE
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
UDE
</«me> <des¸ùti⁄>Upd©êDMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BIE
</«me> <des¸ùti⁄>
Bªak
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIE
</«me> <des¸ùti⁄>Triggî i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
COMIE
</«me> <des¸ùti⁄>COM i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC4IE
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC3IE
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC2IE
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC1IE
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
UIE
</«me> <des¸ùti⁄>Upd©êöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
SR
</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>°©u†</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
CC4OF
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 
ovîˇ±uª
 fœg</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC3OF
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC2OF
</«me> <des¸ùti⁄>C≠tuª/com∑ª 2 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC1OF
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BIF
</«me> <des¸ùti⁄>Bªak i¡îru± fœg</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TIF
</«me> <des¸ùti⁄>Triggî i¡îru± fœg</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
COMIF
</«me> <des¸ùti⁄>COM i¡îru± fœg</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC4IF
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 i¡îru± fœg</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC3IF
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 i¡îru± fœg</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC2IF
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 i¡îru± fœg</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC1IF
</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 i¡îru± fœg</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
UIF
</«me> <des¸ùti⁄>Upd©êöãºu± fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
EGR
</«me> <di•œyName>EGR</di•œyName> <des¸ùti⁄>
evít
 
gíî©i⁄
 </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
BG
</«me> <des¸ùti⁄>Bªak gíî©i⁄</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TG
</«me> <des¸ùti⁄>Triggî gíî©i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
COMG
</«me> <des¸ùti⁄>C≠tuª/Com∑ª c⁄åﬁ upd©êgíî©i⁄</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC4G
</«me> <des¸ùti⁄>C≠tuª/com∑ª 4 gíî©i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC3G
</«me> <des¸ùti⁄>C≠tuª/com∑ª 3 gíî©i⁄</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC2G
</«me> <des¸ùti⁄>C≠tuª/com∑ª 2 gíî©i⁄</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC1G
</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 gíî©i⁄</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
UG
</«me> <des¸ùti⁄>Upd©êgíî©i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
CCMR1_Ouçut
</«me> <di•œyName>CCMR1_Ouçut</di•œyName> <des¸ùti⁄>
ˇ±uª
/com∑ª modê1 (
ouçut
 mode)</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
OC2CE
</«me> <des¸ùti⁄>OuçuàCom∑ª 2 cÀ¨É«bÀ</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OC2M
</«me> <des¸ùti⁄>OuçuàCom∑ª 2 mode</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
OC2PE
</«me> <des¸ùti⁄>OuçuàCom∑ª 2ÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OC2FE
</«me> <des¸ùti⁄>OuçuàCom∑ª 2 
Á°
É«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC2S
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OC1CE
</«me> <des¸ùti⁄>OuçuàCom∑ª 1 cÀ¨É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OC1M
</«me> <des¸ùti⁄>OuçuàCom∑ª 1 mode</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
OC1PE
</«me> <des¸ùti⁄>OuçuàCom∑ª 1ÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OC1FE
</«me> <des¸ùti⁄>OuçuàCom∑ª 1 fa°É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC1S
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
CCMR1_I≈ut
</«me> <di•œyName>CCMR1_I≈ut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (
öput
 mode)</des¸ùti⁄> <
Æã∫©eRegi°î
>CCMR1_Ouçut</Æã∫©eRegi°î> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
IC2F
</«me> <des¸ùti⁄>
I≈ut
 c≠tuª 2 fûãr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
IC2PCS
</«me> <des¸ùti⁄>I≈uàˇ±uª 2ÖªsˇÀr</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC2S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
IC1F
</«me> <des¸ùti⁄>I≈uàˇ±uª 1 fûãr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
ICPCS
</«me> <des¸ùti⁄>I≈uàˇ±uª 1ÖªsˇÀr</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
CCMR2_Ouçut
</«me> <di•œyName>CCMR2_Ouçut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê2 (ouçuàmode)</des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
OC4CE
</«me> <des¸ùti⁄>Ouçuàcom∑ª 4 cÀ¨É«bÀ</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OC4M
</«me> <des¸ùti⁄>Ouçuàcom∑ª 4 mode</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
OC4PE
</«me> <des¸ùti⁄>Ouçuàcom∑ª 4ÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OC4FE
</«me> <des¸ùti⁄>Ouçuàcom∑ª 4 fa°É«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC4S
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OC3CE
</«me> <des¸ùti⁄>Ouçuàcom∑ª 3 cÀ¨É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OC3M
</«me> <des¸ùti⁄>Ouçuàcom∑ª 3 mode</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
OC3PE
</«me> <des¸ùti⁄>Ouçuàcom∑ª 3ÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OC3FE
</«me> <des¸ùti⁄>Ouçuàcom∑ª 3 fa°É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC3S
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
CCMR2_I≈ut
</«me> <di•œyName>CCMR2_I≈ut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê2 (öpuàmode)</des¸ùti⁄> <Æã∫©eRegi°î>CCMR2_Ouçut</Æã∫©eRegi°î> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
IC4F
</«me> <des¸ùti⁄>I≈uàˇ±uª 4 fûãr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
IC4PSC
</«me> <des¸ùti⁄>I≈uàˇ±uª 4ÖªsˇÀr</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC4S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
IC3F
</«me> <des¸ùti⁄>I≈uàˇ±uª 3 fûãr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
IC3PSC
</«me> <des¸ùti⁄>I≈uàˇ±uª 3ÖªsˇÀr</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC3S</«me> <des¸ùti⁄>C≠tuª/com∑ª 3 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
CCER
</«me> <di•œyName>CCER</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ªÉ«bÀ </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
CC4P
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuà
Pﬁ¨ôy
</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC4E
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC3NP
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC3NE
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 
com∂emíèry
 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC3P
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC3E
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC2NP
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC2NE
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 com∂emíèry ouçuàíabÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC2P
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC2E
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC1NP
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC1NE
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 com∂emíèry ouçuàíabÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC1P
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CC1E
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
CNT
</«me> <di•œyName>CNT</di•œyName> <des¸ùti⁄>cou¡î</des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CNT</«me> <des¸ùti⁄>cou¡î vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
PSC
</«me> <di•œyName>PSC</di•œyName> <des¸ùti⁄>¥esˇÀr</des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>PSC</«me> <des¸ùti⁄>
PªsˇÀr
 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
ARR
</«me> <di•œyName>ARR</di•œyName> <des¸ùti⁄>auto-ªlﬂd </des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>ARR</«me> <des¸ùti⁄>Auto-ªlﬂd vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
CCR1
</«me> <di•œyName>CCR1</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 1</des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR1</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
CCR2
</«me> <di•œyName>CCR2</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 2</des¸ùti⁄> <addªssOff£t>0x38</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR2</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
CCR3
</«me> <di•œyName>CCR3</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 3</des¸ùti⁄> <addªssOff£t>0x3C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR3</«me> <des¸ùti⁄>C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
CCR4
</«me> <di•œyName>CCR4</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 4</des¸ùti⁄> <addªssOff£t>0x40</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR4</«me> <des¸ùti⁄>C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
DCR
</«me> <di•œyName>DCR</di•œyName> <des¸ùti⁄>DMA c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x48</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
DBL
</«me> <des¸ùti⁄>DMA 
bur°
Üígth</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
DBA
</«me> <des¸ùti⁄>DMA 
ba£
 
addªss
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>5</bôWidth> </fõld> </fõlds> </> <> <«me>
DMAR
</«me> <di•œyName>DMAR</di•œyName> <des¸ùti⁄>DMAáddªs†fuŒÅøns„r</des¸ùti⁄> <addªssOff£t>0x4C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
DMAB
</«me> <des¸ùti⁄>DMA bur° 
ac˚s£s
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
RCR
</«me> <di•œyName>RCR</di•œyName> <des¸ùti⁄>
ª≥tôi⁄
 cou¡î </des¸ùti⁄> <addªssOff£t>0x30</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
REP
</«me> <des¸ùti⁄>
Rïëôi⁄
 cou¡î vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
BDTR
</«me> <di•œyName>BDTR</di•œyName> <des¸ùti⁄>ánd 
dód
-
time
 </des¸ùti⁄> <addªssOff£t>0x44</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
MOE
</«me> <des¸ùti⁄>
Maö
 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
AOE
</«me> <des¸ùti⁄>
Autom©ic
 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BKP
</«me> <des¸ùti⁄>BªakÖﬁ¨ôy</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BKE
</«me> <des¸ùti⁄>BªakÉ«bÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OSSR
</«me> <des¸ùti⁄>
Off
-°©ê£À˘i⁄ 
Run
 mode</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OSSI
</«me> <des¸ùti⁄>Off-°©ê£À˘i⁄ IdÀ mode</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LOCK
</«me> <des¸ùti⁄>
Lock
 c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
DTG
</«me> <des¸ùti⁄>
Dód
-timê
gíî©‹
 
£tup
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ 
dîivedFrom
="TIM1"> <«me>
TIM8
</«me> <ba£Addªss>0x40010400</ba£Addªss> </≥rùhîÆ> <≥rùhîÆ> <«me>
TIM10
</«me> <des¸ùti⁄>
GíîÆ
-
puΩo£
-timîs</des¸ùti⁄> <groupName>TIM</groupName> <ba£Addªss>0x40014400</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
SPI1
</«me> <des¸ùti⁄>SPI1 
globÆ
 i¡îru±</des¸ùti⁄> <vÆue>35</vÆue> </öãºu±> <ªgi°îs> <> <«me>CR1</«me> <di•œyName>CR1</di•œyName> <des¸ùti⁄>c⁄åﬁ 1</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CKD</«me> <des¸ùti⁄>Clock divisi⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ARPE</«me> <des¸ùti⁄>Auto-ªlﬂdÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>URS</«me> <des¸ùti⁄>Upd©êªque° sour˚</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UDIS</«me> <des¸ùti⁄>Upd©êdißbÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CEN</«me> <des¸ùti⁄>Cou¡îÉ«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>DIER</«me> <di•œyName>DIER</di•œyName> <des¸ùti⁄>DMA/I¡îru±É«bÀ </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC1IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIE</«me> <des¸ùti⁄>Upd©êöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>SR</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>°©u†</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC1OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1IF</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 i¡îru± fœg</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIF</«me> <des¸ùti⁄>Upd©êöãºu± fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>EGR</«me> <di•œyName>EGR</di•œyName> <des¸ùti⁄>evíàgíî©i⁄ </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC1G</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 gíî©i⁄</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UG</«me> <des¸ùti⁄>Upd©êgíî©i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_Ouçut</«me> <di•œyName>CCMR1_Ouçut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (ouçuàmode)</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>OC1M</«me> <des¸ùti⁄>OuçuàCom∑ª 1 mode</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC1PE</«me> <des¸ùti⁄>OuçuàCom∑ª 1ÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC1FE</«me> <des¸ùti⁄>OuçuàCom∑ª 1 fa°É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_I≈ut</«me> <di•œyName>CCMR1_I≈ut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (öpuàmode)</des¸ùti⁄> <Æã∫©eRegi°î>CCMR1_Ouçut</Æã∫©eRegi°î> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IC1F</«me> <des¸ùti⁄>I≈uàˇ±uª 1 fûãr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>ICPCS</«me> <des¸ùti⁄>I≈uàˇ±uª 1ÖªsˇÀr</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCER</«me> <di•œyName>CCER</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ªÉ«bÀ </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC1NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CNT</«me> <di•œyName>CNT</di•œyName> <des¸ùti⁄>cou¡î</des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CNT</«me> <des¸ùti⁄>cou¡î vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>PSC</«me> <di•œyName>PSC</di•œyName> <des¸ùti⁄>¥esˇÀr</des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>PSC</«me> <des¸ùti⁄>PªsˇÀ∏vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>ARR</«me> <di•œyName>ARR</di•œyName> <des¸ùti⁄>auto-ªlﬂd </des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>ARR</«me> <des¸ùti⁄>Auto-ªlﬂd vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR1</«me> <di•œyName>CCR1</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 1</des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR1</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
TIM11
</«me> <des¸ùti⁄>GíîÆ-puΩo£-timîs</des¸ùti⁄> <groupName>TIM</groupName> <ba£Addªss>0x40014800</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
SPI2
</«me> <des¸ùti⁄>SPI2 globÆ i¡îru±</des¸ùti⁄> <vÆue>36</vÆue> </öãºu±> <ªgi°îs> <> <«me>CR1</«me> <di•œyName>CR1</di•œyName> <des¸ùti⁄>c⁄åﬁ 1</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CKD</«me> <des¸ùti⁄>Clock divisi⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ARPE</«me> <des¸ùti⁄>Auto-ªlﬂdÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>URS</«me> <des¸ùti⁄>Upd©êªque° sour˚</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UDIS</«me> <des¸ùti⁄>Upd©êdißbÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CEN</«me> <des¸ùti⁄>Cou¡îÉ«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>DIER</«me> <di•œyName>DIER</di•œyName> <des¸ùti⁄>DMA/I¡îru±É«bÀ </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC1IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIE</«me> <des¸ùti⁄>Upd©êöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>SR</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>°©u†</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC1OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1IF</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 i¡îru± fœg</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIF</«me> <des¸ùti⁄>Upd©êöãºu± fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>EGR</«me> <di•œyName>EGR</di•œyName> <des¸ùti⁄>evíàgíî©i⁄ </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC1G</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 gíî©i⁄</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UG</«me> <des¸ùti⁄>Upd©êgíî©i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_Ouçut</«me> <di•œyName>CCMR1_Ouçut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (ouçuàmode)</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>OC1M</«me> <des¸ùti⁄>OuçuàCom∑ª 1 mode</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC1PE</«me> <des¸ùti⁄>OuçuàCom∑ª 1ÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC1FE</«me> <des¸ùti⁄>OuçuàCom∑ª 1 fa°É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_I≈ut</«me> <di•œyName>CCMR1_I≈ut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (öpuàmode)</des¸ùti⁄> <Æã∫©eRegi°î>CCMR1_Ouçut</Æã∫©eRegi°î> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IC1F</«me> <des¸ùti⁄>I≈uàˇ±uª 1 fûãr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>ICPCS</«me> <des¸ùti⁄>I≈uàˇ±uª 1ÖªsˇÀr</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCER</«me> <di•œyName>CCER</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ªÉ«bÀ </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC1NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CNT</«me> <di•œyName>CNT</di•œyName> <des¸ùti⁄>cou¡î</des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CNT</«me> <des¸ùti⁄>cou¡î vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>PSC</«me> <di•œyName>PSC</di•œyName> <des¸ùti⁄>¥esˇÀr</des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>PSC</«me> <des¸ùti⁄>PªsˇÀ∏vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>ARR</«me> <di•œyName>ARR</di•œyName> <des¸ùti⁄>auto-ªlﬂd </des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>ARR</«me> <des¸ùti⁄>Auto-ªlﬂd vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR1</«me> <di•œyName>CCR1</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 1</des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR1</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
OR
</«me> <di•œyName>OR</di•œyName> <des¸ùti⁄>
›ti⁄
 </des¸ùti⁄> <addªssOff£t>0x50</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
RMP
</«me> <des¸ùti⁄>I≈uà1 
ªm≠pög
 
ˇ∑bûôy
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
TIM2
</«me> <des¸ùti⁄>GíîÆÖuΩo£Åimîs</des¸ùti⁄> <groupName>TIM</groupName> <ba£Addªss>0x40000000</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
SPI3
</«me> <des¸ùti⁄>SPI3 globÆ i¡îru±</des¸ùti⁄> <vÆue>51</vÆue> </öãºu±> <ªgi°îs> <> <«me>CR1</«me> <di•œyName>CR1</di•œyName> <des¸ùti⁄>c⁄åﬁ 1</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CKD</«me> <des¸ùti⁄>Clock divisi⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ARPE</«me> <des¸ùti⁄>Auto-ªlﬂdÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CMS</«me> <des¸ùti⁄>Cíãr-Æig√d modê£À˘i⁄</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DIR</«me> <des¸ùti⁄>Dúe˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OPM</«me> <des¸ùti⁄>O√-pul£ mode</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>URS</«me> <des¸ùti⁄>Upd©êªque° sour˚</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UDIS</«me> <des¸ùti⁄>Upd©êdißbÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CEN</«me> <des¸ùti⁄>Cou¡îÉ«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CR2</«me> <di•œyName>CR2</di•œyName> <des¸ùti⁄>c⁄åﬁ 2</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>TI1S</«me> <des¸ùti⁄>TI1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MMS</«me> <des¸ùti⁄>Ma°î modê£À˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>CCDS</«me> <des¸ùti⁄>C≠tuª/com∑ª DMA sñe˘i⁄</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>SMCR</«me> <di•œyName>SMCR</di•œyName> <des¸ùti⁄>¶avêmodêc⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>ETP</«me> <des¸ùti⁄>Exã∫ÆÅriggîÖﬁ¨ôy</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ECE</«me> <des¸ùti⁄>Exã∫Æ clockÉ«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ETPS</«me> <des¸ùti⁄>Exã∫ÆÅriggîÖªsˇÀr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ETF</«me> <des¸ùti⁄>Exã∫ÆÅriggî fûãr</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>MSM</«me> <des¸ùti⁄>Ma°î/Sœvêmode</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TS</«me> <des¸ùti⁄>Triggî sñe˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>SMS</«me> <des¸ùti⁄>Sœvêmodê£À˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>3</bôWidth> </fõld> </fõlds> </> <> <«me>DIER</«me> <di•œyName>DIER</di•œyName> <des¸ùti⁄>DMA/I¡îru±É«bÀ </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>TDE</«me> <des¸ùti⁄>Triggî DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UDE</«me> <des¸ùti⁄>Upd©êDMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TIE</«me> <des¸ùti⁄>Triggî i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIE</«me> <des¸ùti⁄>Upd©êöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>SR</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>°©u†</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC4OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2OF</«me> <des¸ùti⁄>C≠tuª/com∑ª 2 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TIF</«me> <des¸ùti⁄>Triggî i¡îru± fœg</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4IF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 i¡îru± fœg</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3IF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 i¡îru± fœg</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2IF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 i¡îru± fœg</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1IF</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 i¡îru± fœg</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIF</«me> <des¸ùti⁄>Upd©êöãºu± fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>EGR</«me> <di•œyName>EGR</di•œyName> <des¸ùti⁄>evíàgíî©i⁄ </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>TG</«me> <des¸ùti⁄>Triggî gíî©i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4G</«me> <des¸ùti⁄>C≠tuª/com∑ª 4 gíî©i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3G</«me> <des¸ùti⁄>C≠tuª/com∑ª 3 gíî©i⁄</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2G</«me> <des¸ùti⁄>C≠tuª/com∑ª 2 gíî©i⁄</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1G</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 gíî©i⁄</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UG</«me> <des¸ùti⁄>Upd©êgíî©i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_Ouçut</«me> <di•œyName>CCMR1_Ouçut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (ouçuàmode)</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>OC2CE</«me> <des¸ùti⁄>OC2CE</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC2M</«me> <des¸ùti⁄>OC2M</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC2PE</«me> <des¸ùti⁄>OC2PE</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC2FE</«me> <des¸ùti⁄>OC2FE</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2S</«me> <des¸ùti⁄>CC2S</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OC1CE</«me> <des¸ùti⁄>OC1CE</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC1M</«me> <des¸ùti⁄>OC1M</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC1PE</«me> <des¸ùti⁄>OC1PE</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC1FE</«me> <des¸ùti⁄>OC1FE</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>CC1S</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_I≈ut</«me> <di•œyName>CCMR1_I≈ut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (öpuàmode)</des¸ùti⁄> <Æã∫©eRegi°î>CCMR1_Ouçut</Æã∫©eRegi°î> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IC2F</«me> <des¸ùti⁄>I≈uàˇ±uª 2 fûãr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>IC2PCS</«me> <des¸ùti⁄>I≈uàˇ±uª 2ÖªsˇÀr</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC2S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>IC1F</«me> <des¸ùti⁄>I≈uàˇ±uª 1 fûãr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>ICPCS</«me> <des¸ùti⁄>I≈uàˇ±uª 1ÖªsˇÀr</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR2_Ouçut</«me> <di•œyName>CCMR2_Ouçut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê2 (ouçuàmode)</des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
O24CE
</«me> <des¸ùti⁄>O24CE</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC4M</«me> <des¸ùti⁄>OC4M</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC4PE</«me> <des¸ùti⁄>OC4PE</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC4FE</«me> <des¸ùti⁄>OC4FE</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4S</«me> <des¸ùti⁄>CC4S</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OC3CE</«me> <des¸ùti⁄>OC3CE</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC3M</«me> <des¸ùti⁄>OC3M</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC3PE</«me> <des¸ùti⁄>OC3PE</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC3FE</«me> <des¸ùti⁄>OC3FE</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3S</«me> <des¸ùti⁄>CC3S</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR2_I≈ut</«me> <di•œyName>CCMR2_I≈ut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê2 (öpuàmode)</des¸ùti⁄> <Æã∫©eRegi°î>CCMR2_Ouçut</Æã∫©eRegi°î> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IC4F</«me> <des¸ùti⁄>I≈uàˇ±uª 4 fûãr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>IC4PSC</«me> <des¸ùti⁄>I≈uàˇ±uª 4ÖªsˇÀr</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC4S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>IC3F</«me> <des¸ùti⁄>I≈uàˇ±uª 3 fûãr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>IC3PSC</«me> <des¸ùti⁄>I≈uàˇ±uª 3ÖªsˇÀr</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC3S</«me> <des¸ùti⁄>C≠tuª/com∑ª 3 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCER</«me> <di•œyName>CCER</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ªÉ«bÀ </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
CC4NP
</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CNT</«me> <di•œyName>CNT</di•œyName> <des¸ùti⁄>cou¡î</des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CNT_H
</«me> <des¸ùti⁄>
High
 cou¡î vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
CNT_L
</«me> <des¸ùti⁄>
Low
 cou¡î vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>PSC</«me> <di•œyName>PSC</di•œyName> <des¸ùti⁄>¥esˇÀr</des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>PSC</«me> <des¸ùti⁄>PªsˇÀ∏vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>ARR</«me> <di•œyName>ARR</di•œyName> <des¸ùti⁄>auto-ªlﬂd </des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
ARR_H
</«me> <des¸ùti⁄>High Auto-ªlﬂd vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
ARR_L
</«me> <des¸ùti⁄>Low Auto-ªlﬂd vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR1</«me> <di•œyName>CCR1</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 1</des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CCR1_H
</«me> <des¸ùti⁄>High C≠tuª/Com∑ª 1 vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
CCR1_L
</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª 1 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR2</«me> <di•œyName>CCR2</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 2</des¸ùti⁄> <addªssOff£t>0x38</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CCR2_H
</«me> <des¸ùti⁄>High C≠tuª/Com∑ª 2 vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
CCR2_L
</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª 2 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR3</«me> <di•œyName>CCR3</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 3</des¸ùti⁄> <addªssOff£t>0x3C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CCR3_H
</«me> <des¸ùti⁄>High C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
CCR3_L
</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR4</«me> <di•œyName>CCR4</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 4</des¸ùti⁄> <addªssOff£t>0x40</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CCR4_H
</«me> <des¸ùti⁄>High C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>
CCR4_L
</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>DCR</«me> <di•œyName>DCR</di•œyName> <des¸ùti⁄>DMA c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x48</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>DBL</«me> <des¸ùti⁄>DMA bur°Üígth</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>DBA</«me> <des¸ùti⁄>DMA ba£áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>5</bôWidth> </fõld> </fõlds> </> <> <«me>DMAR</«me> <di•œyName>DMAR</di•œyName> <des¸ùti⁄>DMAáddªs†fuŒÅøns„r</des¸ùti⁄> <addªssOff£t>0x4C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>DMAB</«me> <des¸ùti⁄>DMA bur°ác˚s£s</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>OR</«me> <di•œyName>OR</di•œyName> <des¸ùti⁄>
TIM5
 o±i⁄ </des¸ùti⁄> <addªssOff£t>0x50</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
ITR1_RMP
</«me> <des¸ùti⁄>
Timî
 I≈uà4Ñem≠</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
TIM3
</«me> <des¸ùti⁄>GíîÆÖuΩo£Åimîs</des¸ùti⁄> <groupName>TIM</groupName> <ba£Addªss>0x40000400</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
SPI4
</«me> <des¸ùti⁄>SPI4 globÆ i¡îru±</des¸ùti⁄> <vÆue>84</vÆue> </öãºu±> <ªgi°îs> <> <«me>CR1</«me> <di•œyName>CR1</di•œyName> <des¸ùti⁄>c⁄åﬁ 1</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CKD</«me> <des¸ùti⁄>Clock divisi⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ARPE</«me> <des¸ùti⁄>Auto-ªlﬂdÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CMS</«me> <des¸ùti⁄>Cíãr-Æig√d modê£À˘i⁄</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DIR</«me> <des¸ùti⁄>Dúe˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OPM</«me> <des¸ùti⁄>O√-pul£ mode</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>URS</«me> <des¸ùti⁄>Upd©êªque° sour˚</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UDIS</«me> <des¸ùti⁄>Upd©êdißbÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CEN</«me> <des¸ùti⁄>Cou¡îÉ«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CR2</«me> <di•œyName>CR2</di•œyName> <des¸ùti⁄>c⁄åﬁ 2</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>TI1S</«me> <des¸ùti⁄>TI1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MMS</«me> <des¸ùti⁄>Ma°î modê£À˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>CCDS</«me> <des¸ùti⁄>C≠tuª/com∑ª DMA sñe˘i⁄</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>SMCR</«me> <di•œyName>SMCR</di•œyName> <des¸ùti⁄>¶avêmodêc⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>ETP</«me> <des¸ùti⁄>Exã∫ÆÅriggîÖﬁ¨ôy</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ECE</«me> <des¸ùti⁄>Exã∫Æ clockÉ«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ETPS</«me> <des¸ùti⁄>Exã∫ÆÅriggîÖªsˇÀr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ETF</«me> <des¸ùti⁄>Exã∫ÆÅriggî fûãr</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>MSM</«me> <des¸ùti⁄>Ma°î/Sœvêmode</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TS</«me> <des¸ùti⁄>Triggî sñe˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>SMS</«me> <des¸ùti⁄>Sœvêmodê£À˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>3</bôWidth> </fõld> </fõlds> </> <> <«me>DIER</«me> <di•œyName>DIER</di•œyName> <des¸ùti⁄>DMA/I¡îru±É«bÀ </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>TDE</«me> <des¸ùti⁄>Triggî DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UDE</«me> <des¸ùti⁄>Upd©êDMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TIE</«me> <des¸ùti⁄>Triggî i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIE</«me> <des¸ùti⁄>Upd©êöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>SR</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>°©u†</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC4OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2OF</«me> <des¸ùti⁄>C≠tuª/com∑ª 2 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TIF</«me> <des¸ùti⁄>Triggî i¡îru± fœg</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4IF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 i¡îru± fœg</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3IF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 i¡îru± fœg</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2IF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 i¡îru± fœg</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1IF</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 i¡îru± fœg</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIF</«me> <des¸ùti⁄>Upd©êöãºu± fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>EGR</«me> <di•œyName>EGR</di•œyName> <des¸ùti⁄>evíàgíî©i⁄ </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>TG</«me> <des¸ùti⁄>Triggî gíî©i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4G</«me> <des¸ùti⁄>C≠tuª/com∑ª 4 gíî©i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3G</«me> <des¸ùti⁄>C≠tuª/com∑ª 3 gíî©i⁄</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2G</«me> <des¸ùti⁄>C≠tuª/com∑ª 2 gíî©i⁄</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1G</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 gíî©i⁄</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UG</«me> <des¸ùti⁄>Upd©êgíî©i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_Ouçut</«me> <di•œyName>CCMR1_Ouçut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (ouçuàmode)</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>OC2CE</«me> <des¸ùti⁄>OC2CE</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC2M</«me> <des¸ùti⁄>OC2M</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC2PE</«me> <des¸ùti⁄>OC2PE</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC2FE</«me> <des¸ùti⁄>OC2FE</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2S</«me> <des¸ùti⁄>CC2S</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OC1CE</«me> <des¸ùti⁄>OC1CE</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC1M</«me> <des¸ùti⁄>OC1M</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC1PE</«me> <des¸ùti⁄>OC1PE</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC1FE</«me> <des¸ùti⁄>OC1FE</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>CC1S</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_I≈ut</«me> <di•œyName>CCMR1_I≈ut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (öpuàmode)</des¸ùti⁄> <Æã∫©eRegi°î>CCMR1_Ouçut</Æã∫©eRegi°î> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IC2F</«me> <des¸ùti⁄>I≈uàˇ±uª 2 fûãr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>IC2PCS</«me> <des¸ùti⁄>I≈uàˇ±uª 2ÖªsˇÀr</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC2S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>IC1F</«me> <des¸ùti⁄>I≈uàˇ±uª 1 fûãr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>ICPCS</«me> <des¸ùti⁄>I≈uàˇ±uª 1ÖªsˇÀr</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR2_Ouçut</«me> <di•œyName>CCMR2_Ouçut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê2 (ouçuàmode)</des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>O24CE</«me> <des¸ùti⁄>O24CE</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC4M</«me> <des¸ùti⁄>OC4M</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC4PE</«me> <des¸ùti⁄>OC4PE</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC4FE</«me> <des¸ùti⁄>OC4FE</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4S</«me> <des¸ùti⁄>CC4S</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OC3CE</«me> <des¸ùti⁄>OC3CE</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC3M</«me> <des¸ùti⁄>OC3M</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC3PE</«me> <des¸ùti⁄>OC3PE</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC3FE</«me> <des¸ùti⁄>OC3FE</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3S</«me> <des¸ùti⁄>CC3S</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR2_I≈ut</«me> <di•œyName>CCMR2_I≈ut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê2 (öpuàmode)</des¸ùti⁄> <Æã∫©eRegi°î>CCMR2_Ouçut</Æã∫©eRegi°î> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IC4F</«me> <des¸ùti⁄>I≈uàˇ±uª 4 fûãr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>IC4PSC</«me> <des¸ùti⁄>I≈uàˇ±uª 4ÖªsˇÀr</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC4S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>IC3F</«me> <des¸ùti⁄>I≈uàˇ±uª 3 fûãr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>IC3PSC</«me> <des¸ùti⁄>I≈uàˇ±uª 3ÖªsˇÀr</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC3S</«me> <des¸ùti⁄>C≠tuª/com∑ª 3 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCER</«me> <di•œyName>CCER</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ªÉ«bÀ </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC4NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CNT</«me> <di•œyName>CNT</di•œyName> <des¸ùti⁄>cou¡î</des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CNT_H</«me> <des¸ùti⁄>High cou¡î vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>CNT_L</«me> <des¸ùti⁄>Low cou¡î vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>PSC</«me> <di•œyName>PSC</di•œyName> <des¸ùti⁄>¥esˇÀr</des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>PSC</«me> <des¸ùti⁄>PªsˇÀ∏vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>ARR</«me> <di•œyName>ARR</di•œyName> <des¸ùti⁄>auto-ªlﬂd </des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>ARR_H</«me> <des¸ùti⁄>High Auto-ªlﬂd vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>ARR_L</«me> <des¸ùti⁄>Low Auto-ªlﬂd vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR1</«me> <di•œyName>CCR1</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 1</des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR1_H</«me> <des¸ùti⁄>High C≠tuª/Com∑ª 1 vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>CCR1_L</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª 1 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR2</«me> <di•œyName>CCR2</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 2</des¸ùti⁄> <addªssOff£t>0x38</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR2_H</«me> <des¸ùti⁄>High C≠tuª/Com∑ª 2 vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>CCR2_L</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª 2 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR3</«me> <di•œyName>CCR3</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 3</des¸ùti⁄> <addªssOff£t>0x3C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR3_H</«me> <des¸ùti⁄>High C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>CCR3_L</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR4</«me> <di•œyName>CCR4</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 4</des¸ùti⁄> <addªssOff£t>0x40</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR4_H</«me> <des¸ùti⁄>High C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>CCR4_L</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>DCR</«me> <di•œyName>DCR</di•œyName> <des¸ùti⁄>DMA c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x48</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>DBL</«me> <des¸ùti⁄>DMA bur°Üígth</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>DBA</«me> <des¸ùti⁄>DMA ba£áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>5</bôWidth> </fõld> </fõlds> </> <> <«me>DMAR</«me> <di•œyName>DMAR</di•œyName> <des¸ùti⁄>DMAáddªs†fuŒÅøns„r</des¸ùti⁄> <addªssOff£t>0x4C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>DMAB</«me> <des¸ùti⁄>DMA bur°ác˚s£s</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="TIM3"> <«me>
TIM4
</«me> <ba£Addªss>0x40000800</ba£Addªss> </≥rùhîÆ> <≥rùhîÆ> <«me>TIM5</«me> <des¸ùti⁄>GíîÆ-puΩo£-timîs</des¸ùti⁄> <groupName>TIM</groupName> <ba£Addªss>0x40000C00</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>CR1</«me> <di•œyName>CR1</di•œyName> <des¸ùti⁄>c⁄åﬁ 1</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CKD</«me> <des¸ùti⁄>Clock divisi⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ARPE</«me> <des¸ùti⁄>Auto-ªlﬂdÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CMS</«me> <des¸ùti⁄>Cíãr-Æig√d modê£À˘i⁄</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>DIR</«me> <des¸ùti⁄>Dúe˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OPM</«me> <des¸ùti⁄>O√-pul£ mode</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>URS</«me> <des¸ùti⁄>Upd©êªque° sour˚</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UDIS</«me> <des¸ùti⁄>Upd©êdißbÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CEN</«me> <des¸ùti⁄>Cou¡îÉ«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CR2</«me> <di•œyName>CR2</di•œyName> <des¸ùti⁄>c⁄åﬁ 2</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>TI1S</«me> <des¸ùti⁄>TI1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MMS</«me> <des¸ùti⁄>Ma°î modê£À˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>CCDS</«me> <des¸ùti⁄>C≠tuª/com∑ª DMA sñe˘i⁄</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>SMCR</«me> <di•œyName>SMCR</di•œyName> <des¸ùti⁄>¶avêmodêc⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>ETP</«me> <des¸ùti⁄>Exã∫ÆÅriggîÖﬁ¨ôy</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ECE</«me> <des¸ùti⁄>Exã∫Æ clockÉ«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ETPS</«me> <des¸ùti⁄>Exã∫ÆÅriggîÖªsˇÀr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ETF</«me> <des¸ùti⁄>Exã∫ÆÅriggî fûãr</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>MSM</«me> <des¸ùti⁄>Ma°î/Sœvêmode</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TS</«me> <des¸ùti⁄>Triggî sñe˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>SMS</«me> <des¸ùti⁄>Sœvêmodê£À˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>3</bôWidth> </fõld> </fõlds> </> <> <«me>DIER</«me> <di•œyName>DIER</di•œyName> <des¸ùti⁄>DMA/I¡îru±É«bÀ </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>TDE</«me> <des¸ùti⁄>Triggî DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1DE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 DMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UDE</«me> <des¸ùti⁄>Upd©êDMAÑeque°É«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TIE</«me> <des¸ùti⁄>Triggî i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIE</«me> <des¸ùti⁄>Upd©êöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>SR</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>°©u†</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC4OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2OF</«me> <des¸ùti⁄>C≠tuª/com∑ª 2 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TIF</«me> <des¸ùti⁄>Triggî i¡îru± fœg</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4IF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 i¡îru± fœg</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3IF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 i¡îru± fœg</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2IF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 i¡îru± fœg</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1IF</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 i¡îru± fœg</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIF</«me> <des¸ùti⁄>Upd©êöãºu± fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>EGR</«me> <di•œyName>EGR</di•œyName> <des¸ùti⁄>evíàgíî©i⁄ </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>TG</«me> <des¸ùti⁄>Triggî gíî©i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4G</«me> <des¸ùti⁄>C≠tuª/com∑ª 4 gíî©i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3G</«me> <des¸ùti⁄>C≠tuª/com∑ª 3 gíî©i⁄</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2G</«me> <des¸ùti⁄>C≠tuª/com∑ª 2 gíî©i⁄</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1G</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 gíî©i⁄</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UG</«me> <des¸ùti⁄>Upd©êgíî©i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_Ouçut</«me> <di•œyName>CCMR1_Ouçut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (ouçuàmode)</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>OC2CE</«me> <des¸ùti⁄>OC2CE</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC2M</«me> <des¸ùti⁄>OC2M</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC2PE</«me> <des¸ùti⁄>OC2PE</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC2FE</«me> <des¸ùti⁄>OC2FE</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2S</«me> <des¸ùti⁄>CC2S</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OC1CE</«me> <des¸ùti⁄>OC1CE</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC1M</«me> <des¸ùti⁄>OC1M</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC1PE</«me> <des¸ùti⁄>OC1PE</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC1FE</«me> <des¸ùti⁄>OC1FE</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>CC1S</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_I≈ut</«me> <di•œyName>CCMR1_I≈ut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (öpuàmode)</des¸ùti⁄> <Æã∫©eRegi°î>CCMR1_Ouçut</Æã∫©eRegi°î> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IC2F</«me> <des¸ùti⁄>I≈uàˇ±uª 2 fûãr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>IC2PCS</«me> <des¸ùti⁄>I≈uàˇ±uª 2ÖªsˇÀr</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC2S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>IC1F</«me> <des¸ùti⁄>I≈uàˇ±uª 1 fûãr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>ICPCS</«me> <des¸ùti⁄>I≈uàˇ±uª 1ÖªsˇÀr</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR2_Ouçut</«me> <di•œyName>CCMR2_Ouçut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê2 (ouçuàmode)</des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>O24CE</«me> <des¸ùti⁄>O24CE</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC4M</«me> <des¸ùti⁄>OC4M</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC4PE</«me> <des¸ùti⁄>OC4PE</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC4FE</«me> <des¸ùti⁄>OC4FE</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4S</«me> <des¸ùti⁄>CC4S</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OC3CE</«me> <des¸ùti⁄>OC3CE</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC3M</«me> <des¸ùti⁄>OC3M</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC3PE</«me> <des¸ùti⁄>OC3PE</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC3FE</«me> <des¸ùti⁄>OC3FE</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3S</«me> <des¸ùti⁄>CC3S</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR2_I≈ut</«me> <di•œyName>CCMR2_I≈ut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê2 (öpuàmode)</des¸ùti⁄> <Æã∫©eRegi°î>CCMR2_Ouçut</Æã∫©eRegi°î> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IC4F</«me> <des¸ùti⁄>I≈uàˇ±uª 4 fûãr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>IC4PSC</«me> <des¸ùti⁄>I≈uàˇ±uª 4ÖªsˇÀr</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC4S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>IC3F</«me> <des¸ùti⁄>I≈uàˇ±uª 3 fûãr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>IC3PSC</«me> <des¸ùti⁄>I≈uàˇ±uª 3ÖªsˇÀr</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC3S</«me> <des¸ùti⁄>C≠tuª/com∑ª 3 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCER</«me> <di•œyName>CCER</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ªÉ«bÀ </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC4NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC4E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 4 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC3E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 3 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CNT</«me> <di•œyName>CNT</di•œyName> <des¸ùti⁄>cou¡î</des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CNT_H</«me> <des¸ùti⁄>High cou¡î vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>CNT_L</«me> <des¸ùti⁄>Low cou¡î vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>PSC</«me> <di•œyName>PSC</di•œyName> <des¸ùti⁄>¥esˇÀr</des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>PSC</«me> <des¸ùti⁄>PªsˇÀ∏vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>ARR</«me> <di•œyName>ARR</di•œyName> <des¸ùti⁄>auto-ªlﬂd </des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>ARR_H</«me> <des¸ùti⁄>High Auto-ªlﬂd vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>ARR_L</«me> <des¸ùti⁄>Low Auto-ªlﬂd vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR1</«me> <di•œyName>CCR1</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 1</des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR1_H</«me> <des¸ùti⁄>High C≠tuª/Com∑ª 1 vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>CCR1_L</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª 1 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR2</«me> <di•œyName>CCR2</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 2</des¸ùti⁄> <addªssOff£t>0x38</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR2_H</«me> <des¸ùti⁄>High C≠tuª/Com∑ª 2 vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>CCR2_L</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª 2 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR3</«me> <di•œyName>CCR3</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 3</des¸ùti⁄> <addªssOff£t>0x3C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR3_H</«me> <des¸ùti⁄>High C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>CCR3_L</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR4</«me> <di•œyName>CCR4</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 4</des¸ùti⁄> <addªssOff£t>0x40</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR4_H</«me> <des¸ùti⁄>High C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> <fõld> <«me>CCR4_L</«me> <des¸ùti⁄>Low C≠tuª/Com∑ª vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>DCR</«me> <di•œyName>DCR</di•œyName> <des¸ùti⁄>DMA c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x48</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>DBL</«me> <des¸ùti⁄>DMA bur°Üígth</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>DBA</«me> <des¸ùti⁄>DMA ba£áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>5</bôWidth> </fõld> </fõlds> </> <> <«me>DMAR</«me> <di•œyName>DMAR</di•œyName> <des¸ùti⁄>DMAáddªs†fuŒÅøns„r</des¸ùti⁄> <addªssOff£t>0x4C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>DMAB</«me> <des¸ùti⁄>DMA bur°ác˚s£s</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>OR</«me> <di•œyName>OR</di•œyName> <des¸ùti⁄>TIM5 o±i⁄ </des¸ùti⁄> <addªssOff£t>0x50</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
IT4_RMP
</«me> <des¸ùti⁄>Timî I≈uà4Ñem≠</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
TIM9
</«me> <des¸ùti⁄>GíîÆÖuΩo£Åimîs</des¸ùti⁄> <groupName>TIM</groupName> <ba£Addªss>0x40014000</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>CR1</«me> <di•œyName>CR1</di•œyName> <des¸ùti⁄>c⁄åﬁ 1</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CKD</«me> <des¸ùti⁄>Clock divisi⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ARPE</«me> <des¸ùti⁄>Auto-ªlﬂdÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OPM</«me> <des¸ùti⁄>O√-pul£ mode</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>URS</«me> <des¸ùti⁄>Upd©êªque° sour˚</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UDIS</«me> <des¸ùti⁄>Upd©êdißbÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CEN</«me> <des¸ùti⁄>Cou¡îÉ«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CR2</«me> <di•œyName>CR2</di•œyName> <des¸ùti⁄>c⁄åﬁ 2</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>MMS</«me> <des¸ùti⁄>Ma°î modê£À˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> </fõlds> </> <> <«me>SMCR</«me> <di•œyName>SMCR</di•œyName> <des¸ùti⁄>¶avêmodêc⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>MSM</«me> <des¸ùti⁄>Ma°î/Sœvêmode</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TS</«me> <des¸ùti⁄>Triggî sñe˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>SMS</«me> <des¸ùti⁄>Sœvêmodê£À˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>3</bôWidth> </fõld> </fõlds> </> <> <«me>DIER</«me> <di•œyName>DIER</di•œyName> <des¸ùti⁄>DMA/I¡îru±É«bÀ </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>TIE</«me> <des¸ùti⁄>Triggî i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1IE</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIE</«me> <des¸ùti⁄>Upd©êöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>SR</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>°©u†</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC2OF</«me> <des¸ùti⁄>C≠tuª/com∑ª 2 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1OF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ovîˇ±uª fœg</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TIF</«me> <des¸ùti⁄>Triggî i¡îru± fœg</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2IF</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 i¡îru± fœg</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1IF</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 i¡îru± fœg</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UIF</«me> <des¸ùti⁄>Upd©êöãºu± fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>EGR</«me> <di•œyName>EGR</di•œyName> <des¸ùti⁄>evíàgíî©i⁄ </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>TG</«me> <des¸ùti⁄>Triggî gíî©i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2G</«me> <des¸ùti⁄>C≠tuª/com∑ª 2 gíî©i⁄</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1G</«me> <des¸ùti⁄>C≠tuª/com∑ª 1 gíî©i⁄</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>UG</«me> <des¸ùti⁄>Upd©êgíî©i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_Ouçut</«me> <di•œyName>CCMR1_Ouçut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (ouçuàmode)</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>OC2M</«me> <des¸ùti⁄>OuçuàCom∑ª 2 mode</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC2PE</«me> <des¸ùti⁄>OuçuàCom∑ª 2ÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC2FE</«me> <des¸ùti⁄>OuçuàCom∑ª 2 fa°É«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OC1M</«me> <des¸ùti⁄>OuçuàCom∑ª 1 mode</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>OC1PE</«me> <des¸ùti⁄>OuçuàCom∑ª 1ÖªlﬂdÉ«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OC1FE</«me> <des¸ùti⁄>OuçuàCom∑ª 1 fa°É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCMR1_I≈ut</«me> <di•œyName>CCMR1_I≈ut</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª modê1 (öpuàmode)</des¸ùti⁄> <Æã∫©eRegi°î>CCMR1_Ouçut</Æã∫©eRegi°î> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IC2F</«me> <des¸ùti⁄>I≈uàˇ±uª 2 fûãr</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>IC2PCS</«me> <des¸ùti⁄>I≈uàˇ±uª 2ÖªsˇÀr</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC2S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 sñe˘i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>IC1F</«me> <des¸ùti⁄>I≈uàˇ±uª 1 fûãr</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>ICPCS</«me> <des¸ùti⁄>I≈uàˇ±uª 1ÖªsˇÀr</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>CC1S</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>CCER</«me> <di•œyName>CCER</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ªÉ«bÀ </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>CC2NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC2E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1NP</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1P</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàPﬁ¨ôy</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CC1E</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CNT</«me> <di•œyName>CNT</di•œyName> <des¸ùti⁄>cou¡î</des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CNT</«me> <des¸ùti⁄>cou¡î vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>PSC</«me> <di•œyName>PSC</di•œyName> <des¸ùti⁄>¥esˇÀr</des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>PSC</«me> <des¸ùti⁄>PªsˇÀ∏vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>ARR</«me> <di•œyName>ARR</di•œyName> <des¸ùti⁄>auto-ªlﬂd </des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>ARR</«me> <des¸ùti⁄>Auto-ªlﬂd vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR1</«me> <di•œyName>CCR1</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 1</des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR1</«me> <des¸ùti⁄>C≠tuª/Com∑ª 1 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>CCR2</«me> <di•œyName>CCR2</di•œyName> <des¸ùti⁄>ˇ±uª/com∑ª 2</des¸ùti⁄> <addªssOff£t>0x38</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CCR2</«me> <des¸ùti⁄>C≠tuª/Com∑ª 2 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
USART1
</«me> <des¸ùti⁄>
Univîßl
 
synchr⁄ous
 
asynchr⁄ous
 
ª˚ivî
 
å™smôãr
</des¸ùti⁄> <groupName>
USART
</groupName> <ba£Addªss>0x40011000</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
OTG_FS_WKUP
</«me> <des¸ùti⁄>
USB
 
On
-
The
-
Go
 
FS
 
Wakeup
 
through
 EXTI 
löe
 i¡îru±</des¸ùti⁄> <vÆue>42</vÆue> </öãºu±> <öãºu±> <«me>
OTG_FS
</«me> <des¸ùti⁄>USB O¿ThêGÿFS globÆ i¡îru±</des¸ùti⁄> <vÆue>67</vÆue> </öãºu±> <ªgi°îs> <> <«me>SR</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>Sètu†</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00C00000</ª£tVÆue> <fõlds> <fõld> <«me>
CTS
</«me> <des¸ùti⁄>CTS fœg</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
LBD
</«me> <des¸ùti⁄>
LIN
  
dëe˘i⁄
 fœg</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
TXE
</«me> <des¸ùti⁄>Tønsmô d©®em±y</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
TC
</«me> <des¸ùti⁄>
Tønsmissi⁄
 
com∂ëe
</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
RXNE
</«me> <des¸ùti⁄>Ród d©®nŸÉm±y</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
IDLE
</«me> <des¸ùti⁄>IDLEÜöêdëe˘ed</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
ORE
</«me> <des¸ùti⁄>
Ovîrun
Éº‹</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
NF
</«me> <des¸ùti⁄>
Noi£
 dëe˘ed fœg</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
FE
</«me> <des¸ùti⁄>
Fømög
Éº‹</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
PE
</«me> <des¸ùti⁄>
P¨ôy
Éº‹</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>
DR
</«me> <di•œyName>DR</di•œyName> <des¸ùti⁄>D©®</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>DR</«me> <des¸ùti⁄>D©®vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>9</bôWidth> </fõld> </fõlds> </> <> <«me>
BRR
</«me> <di•œyName>BRR</di•œyName> <des¸ùti⁄>
Baud
 
øã
 </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
DIV_M™tisß
</«me> <des¸ùti⁄>
m™tisß
 o‡
USARTDIV
</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>12</bôWidth> </fõld> <fõld> <«me>
DIV_Fø˘i⁄
</«me> <des¸ùti⁄>
‰a˘i⁄
 o‡USARTDIV</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>CR1</«me> <di•œyName>CR1</di•œyName> <des¸ùti⁄>
C⁄åﬁ
 1</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
OVER8
</«me> <des¸ùti⁄>
Ovîßm∂ög
 mode</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
UE
</«me> <des¸ùti⁄>USARTÉ«bÀ</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
M
</«me> <des¸ùti⁄>
W‹d
Üígth</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WAKE
</«me> <des¸ùti⁄>Wakeu∞
mëhod
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PCE
</«me> <des¸ùti⁄>P¨ôy c⁄åﬁÉ«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PS
</«me> <des¸ùti⁄>P¨ôy sñe˘i⁄</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PEIE
</«me> <des¸ùti⁄>PE i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXEIE
</«me> <des¸ùti⁄>TXE i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TCIE
</«me> <des¸ùti⁄>Tønsmissi⁄ com∂ëêöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXNEIE
</«me> <des¸ùti⁄>RXNE i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDLEIE
</«me> <des¸ùti⁄>IDLE i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TE
</«me> <des¸ùti⁄>
Tønsmôãr
É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RE
</«me> <des¸ùti⁄>
Re˚ivî
É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RWU
</«me> <des¸ùti⁄>Re˚ivî 
wakeup
</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SBK
</«me> <des¸ùti⁄>
Síd
 </des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CR2</«me> <di•œyName>CR2</di•œyName> <des¸ùti⁄>C⁄åﬁ 2</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
LINEN
</«me> <des¸ùti⁄>LIN modêíabÀ</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STOP
</«me> <des¸ùti⁄>STOP bôs</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
CLKEN
</«me> <des¸ùti⁄>ClockÉ«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CPOL
</«me> <des¸ùti⁄>ClockÖﬁ¨ôy</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CPHA
</«me> <des¸ùti⁄>Clock 
pha£
</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LBCL
</«me> <des¸ùti⁄>
La°
 bô clockÖul£</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LBDIE
</«me> <des¸ùti⁄>LIN  dëe˘i⁄ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LBDL
</«me> <des¸ùti⁄>
lö
  dëe˘i⁄Üígth</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ADD
</«me> <des¸ùti⁄>
Addªss
 o‡thêUSART 
node
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
CR3
</«me> <di•œyName>CR3</di•œyName> <des¸ùti⁄>C⁄åﬁ 3</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
ONEBIT
</«me> <des¸ùti⁄>O√ 
ßm∂e
 bô mëhodÉ«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTSIE
</«me> <des¸ùti⁄>CTS i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTSE
</«me> <des¸ùti⁄>CTSÉ«bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RTSE
</«me> <des¸ùti⁄>
RTS
É«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMAT
</«me> <des¸ùti⁄>DMAÉ«bÀÅønsmôãr</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DMAR</«me> <des¸ùti⁄>DMAÉ«bÀÑe˚ivî</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SCEN
</«me> <des¸ùti⁄>
Sm¨tˇrd
 modêíabÀ</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
NACK
</«me> <des¸ùti⁄>Sm¨tˇrd NACKÉ«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HDSEL
</«me> <des¸ùti⁄>
HÆf
-
du∂ex
 sñe˘i⁄</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IRLP
</«me> <des¸ùti⁄>
IrDA
 
low
-powî</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IREN
</«me> <des¸ùti⁄>IrDA modêíabÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
EIE
</«me> <des¸ùti⁄>
Eº‹
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
GTPR
</«me> <di•œyName>GTPR</di•œyName> <des¸ùti⁄>
Gu¨d
Åimê™dÖªsˇÀ∏</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
GT
</«me> <des¸ùti⁄>Gu¨dÅimêvÆue</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>PSC</«me> <des¸ùti⁄>PªsˇÀ∏vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="USART1"> <«me>
USART2
</«me> <ba£Addªss>0x40004400</ba£Addªss> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="USART1"> <«me>
USART6
</«me> <ba£Addªss>0x40011400</ba£Addªss> </≥rùhîÆ> <≥rùhîÆ> <«me>
WWDG
</«me> <des¸ùti⁄>
Wödow
 
w©chdog
</des¸ùti⁄> <groupName>WWDG</groupName> <ba£Addªss>0x40002C00</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
PVD
</«me> <des¸ùti⁄>PVDÅhrough EXTIÜöêdëe˘i⁄ i¡îru±</des¸ùti⁄> <vÆue>1</vÆue> </öãºu±> <ªgi°îs> <> <«me>
CR
</«me> <di•œyName>CR</di•œyName> <des¸ùti⁄>C⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x7F</ª£tVÆue> <fõlds> <fõld> <«me>
WDGA
</«me> <des¸ùti⁄>
A˘iv©i⁄
 bô</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
T
</«me> <des¸ùti⁄>7-bô 
	`cou¡î
 (
MSB
Åÿ
LSB
)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>7</bôWidth> </fõld> </fõlds> </> <> <«me>
CFR
</«me> <di•œyName>CFR</di•œyName> <des¸ùti⁄>
C⁄figuøti⁄
 </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x7F</ª£tVÆue> <fõlds> <fõld> <«me>
EWI
</«me> <des¸ùti⁄>
E¨ly
 wakeu∞öãºu±</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WDGTB1
</«me> <des¸ùti⁄>Timî ba£</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
WDGTB0
</«me> <des¸ùti⁄>Timî ba£</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
W
</«me> <des¸ùti⁄>7-bô 
wödow
 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>7</bôWidth> </fõld> </fõlds> </> <> <«me>SR</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>Sètu†</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00</ª£tVÆue> <fõlds> <fõld> <«me>
EWIF
</«me> <des¸ùti⁄>E¨ly wakeu∞öãºu± fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
DMA2
</«me> <des¸ùti⁄>DMA c⁄åﬁÀr</des¸ùti⁄> <groupName>DMA</groupName> <ba£Addªss>0x40026400</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
RCC
</«me> <des¸ùti⁄>RCC globÆ i¡îru±</des¸ùti⁄> <vÆue>5</vÆue> </öãºu±> <ªgi°îs> <> <«me>
LISR
</«me> <di•œyName>LISR</di•œyName> <des¸ùti⁄>low i¡îru± sètu†</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
TCIF3
</«me> <des¸ùti⁄>Såóm xÅøns„∏com∂ëêöãºu± 
	`Êag
 (x = 3..0)</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HTIF3
</«me> <des¸ùti⁄>Såóm x hÆ‡å™s„∏öãºu± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TEIF3
</«me> <des¸ùti⁄>Såóm xÅøns„∏îr‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMEIF3
</«me> <des¸ùti⁄>Såóm x 
dúe˘
 modêîr‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FEIF3
</«me> <des¸ùti⁄>Såóm x FIFOÉº‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TCIF2
</«me> <des¸ùti⁄>Såóm xÅøns„∏com∂ëêöãºu± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HTIF2
</«me> <des¸ùti⁄>Såóm x hÆ‡å™s„∏öãºu± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TEIF2
</«me> <des¸ùti⁄>Såóm xÅøns„∏îr‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMEIF2
</«me> <des¸ùti⁄>Såóm x dúe˘ modêîr‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FEIF2
</«me> <des¸ùti⁄>Såóm x FIFOÉº‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TCIF1
</«me> <des¸ùti⁄>Såóm xÅøns„∏com∂ëêöãºu± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HTIF1
</«me> <des¸ùti⁄>Såóm x hÆ‡å™s„∏öãºu± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TEIF1
</«me> <des¸ùti⁄>Såóm xÅøns„∏îr‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMEIF1
</«me> <des¸ùti⁄>Såóm x dúe˘ modêîr‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FEIF1
</«me> <des¸ùti⁄>Såóm x FIFOÉº‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TCIF0
</«me> <des¸ùti⁄>Såóm xÅøns„∏com∂ëêöãºu± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HTIF0
</«me> <des¸ùti⁄>Såóm x hÆ‡å™s„∏öãºu± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TEIF0
</«me> <des¸ùti⁄>Såóm xÅøns„∏îr‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMEIF0
</«me> <des¸ùti⁄>Såóm x dúe˘ modêîr‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FEIF0
</«me> <des¸ùti⁄>Såóm x FIFOÉº‹ i¡îru± fœg (x=3..0)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
HISR
</«me> <di•œyName>HISR</di•œyName> <des¸ùti⁄>
high
 i¡îru± sètu†</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
TCIF7
</«me> <des¸ùti⁄>Såóm xÅøns„∏com∂ëêöãºu± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HTIF7
</«me> <des¸ùti⁄>Såóm x hÆ‡å™s„∏öãºu± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TEIF7
</«me> <des¸ùti⁄>Såóm xÅøns„∏îr‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMEIF7
</«me> <des¸ùti⁄>Såóm x dúe˘ modêîr‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FEIF7
</«me> <des¸ùti⁄>Såóm x FIFOÉº‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TCIF6
</«me> <des¸ùti⁄>Såóm xÅøns„∏com∂ëêöãºu± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HTIF6
</«me> <des¸ùti⁄>Såóm x hÆ‡å™s„∏öãºu± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TEIF6
</«me> <des¸ùti⁄>Såóm xÅøns„∏îr‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMEIF6
</«me> <des¸ùti⁄>Såóm x dúe˘ modêîr‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FEIF6
</«me> <des¸ùti⁄>Såóm x FIFOÉº‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TCIF5
</«me> <des¸ùti⁄>Såóm xÅøns„∏com∂ëêöãºu± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HTIF5
</«me> <des¸ùti⁄>Såóm x hÆ‡å™s„∏öãºu± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TEIF5
</«me> <des¸ùti⁄>Såóm xÅøns„∏îr‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMEIF5
</«me> <des¸ùti⁄>Såóm x dúe˘ modêîr‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FEIF5
</«me> <des¸ùti⁄>Såóm x FIFOÉº‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TCIF4
</«me> <des¸ùti⁄>Såóm xÅøns„∏com∂ëêöãºu± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HTIF4
</«me> <des¸ùti⁄>Såóm x hÆ‡å™s„∏öãºu± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TEIF4
</«me> <des¸ùti⁄>Såóm xÅøns„∏îr‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMEIF4
</«me> <des¸ùti⁄>Såóm x dúe˘ modêîr‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FEIF4
</«me> <des¸ùti⁄>Såóm x FIFOÉº‹ i¡îru± fœg (x=7..4)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
LIFCR
</«me> <di•œyName>LIFCR</di•œyName> <des¸ùti⁄>low i¡îru± fœg cÀ¨ </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CTCIF3
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏com∂ëêöãºu± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHTIF3
</«me> <des¸ùti⁄>Såóm x cÀ¨ hÆ‡å™s„∏öãºu± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTEIF3
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏îr‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CDMEIF3
</«me> <des¸ùti⁄>Såóm x cÀ¨ dúe˘ modêîr‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CFEIF3
</«me> <des¸ùti⁄>Såóm x cÀ¨ FIFOÉº‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTCIF2
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏com∂ëêöãºu± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHTIF2
</«me> <des¸ùti⁄>Såóm x cÀ¨ hÆ‡å™s„∏öãºu± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTEIF2
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏îr‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CDMEIF2
</«me> <des¸ùti⁄>Såóm x cÀ¨ dúe˘ modêîr‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CFEIF2
</«me> <des¸ùti⁄>Såóm x cÀ¨ FIFOÉº‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTCIF1
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏com∂ëêöãºu± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHTIF1
</«me> <des¸ùti⁄>Såóm x cÀ¨ hÆ‡å™s„∏öãºu± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTEIF1
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏îr‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CDMEIF1
</«me> <des¸ùti⁄>Såóm x cÀ¨ dúe˘ modêîr‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CFEIF1
</«me> <des¸ùti⁄>Såóm x cÀ¨ FIFOÉº‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTCIF0
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏com∂ëêöãºu± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHTIF0
</«me> <des¸ùti⁄>Såóm x cÀ¨ hÆ‡å™s„∏öãºu± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTEIF0
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏îr‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CDMEIF0
</«me> <des¸ùti⁄>Såóm x cÀ¨ dúe˘ modêîr‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CFEIF0
</«me> <des¸ùti⁄>Såóm x cÀ¨ FIFOÉº‹ i¡îru± fœg (x = 3..0)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
HIFCR
</«me> <di•œyName>HIFCR</di•œyName> <des¸ùti⁄>high i¡îru± fœg cÀ¨ </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CTCIF7
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏com∂ëêöãºu± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHTIF7
</«me> <des¸ùti⁄>Såóm x cÀ¨ hÆ‡å™s„∏öãºu± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTEIF7
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏îr‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CDMEIF7
</«me> <des¸ùti⁄>Såóm x cÀ¨ dúe˘ modêîr‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CFEIF7
</«me> <des¸ùti⁄>Såóm x cÀ¨ FIFOÉº‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTCIF6
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏com∂ëêöãºu± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHTIF6
</«me> <des¸ùti⁄>Såóm x cÀ¨ hÆ‡å™s„∏öãºu± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTEIF6
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏îr‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CDMEIF6
</«me> <des¸ùti⁄>Såóm x cÀ¨ dúe˘ modêîr‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CFEIF6
</«me> <des¸ùti⁄>Såóm x cÀ¨ FIFOÉº‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTCIF5
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏com∂ëêöãºu± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHTIF5
</«me> <des¸ùti⁄>Såóm x cÀ¨ hÆ‡å™s„∏öãºu± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTEIF5
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏îr‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CDMEIF5
</«me> <des¸ùti⁄>Såóm x cÀ¨ dúe˘ modêîr‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CFEIF5
</«me> <des¸ùti⁄>Såóm x cÀ¨ FIFOÉº‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTCIF4
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏com∂ëêöãºu± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CHTIF4
</«me> <des¸ùti⁄>Såóm x cÀ¨ hÆ‡å™s„∏öãºu± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CTEIF4
</«me> <des¸ùti⁄>Såóm x cÀ¨Åøns„∏îr‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CDMEIF4
</«me> <des¸ùti⁄>Såóm x cÀ¨ dúe˘ modêîr‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CFEIF4
</«me> <des¸ùti⁄>Såóm x cÀ¨ FIFOÉº‹ i¡îru± fœg (x = 7..4)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
S0CR
</«me> <di•œyName>S0CR</di•œyName> <des¸ùti⁄>
°ªam
 x c⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CHSEL
</«me> <des¸ùti⁄>
Ch™√l
 sñe˘i⁄</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
MBURST
</«me> <des¸ùti⁄>
Mem‹y
 bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PBURST
</«me> <des¸ùti⁄>
PîùhîÆ
 bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
CT
</«me> <des¸ùti⁄>
Cuºít
 
	`èrgë
 (⁄ly i¿
buf„r
 mode)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DBM
</«me> <des¸ùti⁄>
DoubÀ
 buf„∏mode</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PL
</«me> <des¸ùti⁄>
Pri‹ôy
 
Àvñ
</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PINCOS
</«me> <des¸ùti⁄>PîùhîÆ 
ö¸emít
 off£àsize</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MSIZE
</«me> <des¸ùti⁄>Mem‹y d©®size</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PSIZE
</«me> <des¸ùti⁄>PîùhîÆ d©®size</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MINC
</«me> <des¸ùti⁄>Mem‹y in¸emíàmode</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PINC
</«me> <des¸ùti⁄>PîùhîÆ in¸emíàmode</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CIRC
</«me> <des¸ùti⁄>
Cúcuœr
 mode</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DIR</«me> <des¸ùti⁄>D©®å™s„∏dúe˘i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PFCTRL
</«me> <des¸ùti⁄>PîùhîÆ 
Êow
 c⁄åﬁÀr</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TCIE</«me> <des¸ùti⁄>
Tøns„r
 com∂ëêöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HTIE
</«me> <des¸ùti⁄>HÆ‡å™s„∏öãºu±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TEIE
</«me> <des¸ùti⁄>Tøns„∏îr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMEIE
</«me> <des¸ùti⁄>
Dúe˘
 modêîr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
EN
</«me> <des¸ùti⁄>SåómÉ«bÀ / fœg såóm 
ªady
 
whí
ÑódÜow</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
S0NDTR
</«me> <di•œyName>S0NDTR</di•œyName> <des¸ùti⁄>°ªam xÇumbî o‡d©®</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
NDT
</«me> <des¸ùti⁄>
Numbî
 o‡d©®
ôems
Åÿå™s„r</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
S0PAR
</«me> <di•œyName>S0PAR</di•œyName> <des¸ùti⁄>°ªam xÖîùhîÆáddªs†</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PA
</«me> <des¸ùti⁄>PîùhîÆáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S0M0AR
</«me> <di•œyName>S0M0AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 0áddªs†</des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
M0A
</«me> <des¸ùti⁄>Mem‹y 0áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S0M1AR
</«me> <di•œyName>S0M1AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 1áddªs†</des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
M1A
</«me> <des¸ùti⁄>Mem‹y 1 
	`addªss
 (
u£d
 i¿o‡DoubÀ buf„∏mode)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S0FCR
</«me> <di•œyName>S0FCR</di•œyName> <des¸ùti⁄>°ªam x FIFO c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000021</ª£tVÆue> <fõlds> <fõld> <«me>
FEIE
</«me> <des¸ùti⁄>FIFOÉº‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FS</«me> <des¸ùti⁄>FIFO sètus</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
DMDIS
</«me> <des¸ùti⁄>Dúe˘ modêdißbÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
FTH
</«me> <des¸ùti⁄>FIFO 
thªshﬁd
 sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
S1CR
</«me> <di•œyName>S1CR</di•œyName> <des¸ùti⁄>°ªam x c⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CHSEL</«me> <des¸ùti⁄>Ch™√»£À˘i⁄</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>MBURST</«me> <des¸ùti⁄>Mem‹y bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PBURST</«me> <des¸ùti⁄>PîùhîÆ bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
ACK
</«me> <des¸ùti⁄>ACK</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CT</«me> <des¸ùti⁄>Cuºíàèrgë (⁄ly i¿buf„∏mode)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DBM</«me> <des¸ùti⁄>DoubÀ buf„∏mode</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PL</«me> <des¸ùti⁄>Pri‹ôyÜevñ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PINCOS</«me> <des¸ùti⁄>PîùhîÆ in¸emíàoff£àsize</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MSIZE</«me> <des¸ùti⁄>Mem‹y d©®size</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PSIZE</«me> <des¸ùti⁄>PîùhîÆ d©®size</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MINC</«me> <des¸ùti⁄>Mem‹y in¸emíàmode</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PINC</«me> <des¸ùti⁄>PîùhîÆ in¸emíàmode</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CIRC</«me> <des¸ùti⁄>Cúcuœ∏mode</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DIR</«me> <des¸ùti⁄>D©®å™s„∏dúe˘i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PFCTRL</«me> <des¸ùti⁄>PîùhîÆ flow c⁄åﬁÀr</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TCIE</«me> <des¸ùti⁄>Tøns„∏com∂ëêöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>HTIE</«me> <des¸ùti⁄>HÆ‡å™s„∏öãºu±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TEIE</«me> <des¸ùti⁄>Tøns„∏îr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DMEIE</«me> <des¸ùti⁄>Dúe˘ modêîr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EN</«me> <des¸ùti⁄>SåómÉ«bÀ / fœg såómÑódy whíÑódÜow</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
S1NDTR
</«me> <di•œyName>S1NDTR</di•œyName> <des¸ùti⁄>°ªam xÇumbî o‡d©®</des¸ùti⁄> <addªssOff£t>0x2C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>NDT</«me> <des¸ùti⁄>Numbî o‡d©®ôem†tÿå™s„r</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
S1PAR
</«me> <di•œyName>S1PAR</di•œyName> <des¸ùti⁄>°ªam xÖîùhîÆáddªs†</des¸ùti⁄> <addªssOff£t>0x30</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>PA</«me> <des¸ùti⁄>PîùhîÆáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S1M0AR
</«me> <di•œyName>S1M0AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 0áddªs†</des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M0A</«me> <des¸ùti⁄>Mem‹y 0áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S1M1AR
</«me> <di•œyName>S1M1AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 1áddªs†</des¸ùti⁄> <addªssOff£t>0x38</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M1A</«me> <des¸ùti⁄>Mem‹y 1áddªs†(u£d i¿o‡DoubÀ buf„∏mode)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S1FCR
</«me> <di•œyName>S1FCR</di•œyName> <des¸ùti⁄>°ªam x FIFO c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x3C</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000021</ª£tVÆue> <fõlds> <fõld> <«me>FEIE</«me> <des¸ùti⁄>FIFOÉº‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FS</«me> <des¸ùti⁄>FIFO sètus</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>DMDIS</«me> <des¸ùti⁄>Dúe˘ modêdißbÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FTH</«me> <des¸ùti⁄>FIFOÅhªshﬁd sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
S2CR
</«me> <di•œyName>S2CR</di•œyName> <des¸ùti⁄>°ªam x c⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0x40</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CHSEL</«me> <des¸ùti⁄>Ch™√»£À˘i⁄</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>MBURST</«me> <des¸ùti⁄>Mem‹y bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PBURST</«me> <des¸ùti⁄>PîùhîÆ bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACK</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CT</«me> <des¸ùti⁄>Cuºíàèrgë (⁄ly i¿buf„∏mode)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DBM</«me> <des¸ùti⁄>DoubÀ buf„∏mode</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PL</«me> <des¸ùti⁄>Pri‹ôyÜevñ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PINCOS</«me> <des¸ùti⁄>PîùhîÆ in¸emíàoff£àsize</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MSIZE</«me> <des¸ùti⁄>Mem‹y d©®size</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PSIZE</«me> <des¸ùti⁄>PîùhîÆ d©®size</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MINC</«me> <des¸ùti⁄>Mem‹y in¸emíàmode</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PINC</«me> <des¸ùti⁄>PîùhîÆ in¸emíàmode</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CIRC</«me> <des¸ùti⁄>Cúcuœ∏mode</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DIR</«me> <des¸ùti⁄>D©®å™s„∏dúe˘i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PFCTRL</«me> <des¸ùti⁄>PîùhîÆ flow c⁄åﬁÀr</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TCIE</«me> <des¸ùti⁄>Tøns„∏com∂ëêöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>HTIE</«me> <des¸ùti⁄>HÆ‡å™s„∏öãºu±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TEIE</«me> <des¸ùti⁄>Tøns„∏îr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DMEIE</«me> <des¸ùti⁄>Dúe˘ modêîr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EN</«me> <des¸ùti⁄>SåómÉ«bÀ / fœg såómÑódy whíÑódÜow</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
S2NDTR
</«me> <di•œyName>S2NDTR</di•œyName> <des¸ùti⁄>°ªam xÇumbî o‡d©®</des¸ùti⁄> <addªssOff£t>0x44</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>NDT</«me> <des¸ùti⁄>Numbî o‡d©®ôem†tÿå™s„r</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
S2PAR
</«me> <di•œyName>S2PAR</di•œyName> <des¸ùti⁄>°ªam xÖîùhîÆáddªs†</des¸ùti⁄> <addªssOff£t>0x48</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>PA</«me> <des¸ùti⁄>PîùhîÆáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S2M0AR
</«me> <di•œyName>S2M0AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 0áddªs†</des¸ùti⁄> <addªssOff£t>0x4C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M0A</«me> <des¸ùti⁄>Mem‹y 0áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S2M1AR
</«me> <di•œyName>S2M1AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 1áddªs†</des¸ùti⁄> <addªssOff£t>0x50</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M1A</«me> <des¸ùti⁄>Mem‹y 1áddªs†(u£d i¿o‡DoubÀ buf„∏mode)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S2FCR
</«me> <di•œyName>S2FCR</di•œyName> <des¸ùti⁄>°ªam x FIFO c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x54</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000021</ª£tVÆue> <fõlds> <fõld> <«me>FEIE</«me> <des¸ùti⁄>FIFOÉº‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FS</«me> <des¸ùti⁄>FIFO sètus</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>DMDIS</«me> <des¸ùti⁄>Dúe˘ modêdißbÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FTH</«me> <des¸ùti⁄>FIFOÅhªshﬁd sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
S3CR
</«me> <di•œyName>S3CR</di•œyName> <des¸ùti⁄>°ªam x c⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0x58</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CHSEL</«me> <des¸ùti⁄>Ch™√»£À˘i⁄</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>MBURST</«me> <des¸ùti⁄>Mem‹y bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PBURST</«me> <des¸ùti⁄>PîùhîÆ bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACK</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CT</«me> <des¸ùti⁄>Cuºíàèrgë (⁄ly i¿buf„∏mode)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DBM</«me> <des¸ùti⁄>DoubÀ buf„∏mode</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PL</«me> <des¸ùti⁄>Pri‹ôyÜevñ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PINCOS</«me> <des¸ùti⁄>PîùhîÆ in¸emíàoff£àsize</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MSIZE</«me> <des¸ùti⁄>Mem‹y d©®size</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PSIZE</«me> <des¸ùti⁄>PîùhîÆ d©®size</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MINC</«me> <des¸ùti⁄>Mem‹y in¸emíàmode</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PINC</«me> <des¸ùti⁄>PîùhîÆ in¸emíàmode</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CIRC</«me> <des¸ùti⁄>Cúcuœ∏mode</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DIR</«me> <des¸ùti⁄>D©®å™s„∏dúe˘i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PFCTRL</«me> <des¸ùti⁄>PîùhîÆ flow c⁄åﬁÀr</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TCIE</«me> <des¸ùti⁄>Tøns„∏com∂ëêöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>HTIE</«me> <des¸ùti⁄>HÆ‡å™s„∏öãºu±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TEIE</«me> <des¸ùti⁄>Tøns„∏îr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DMEIE</«me> <des¸ùti⁄>Dúe˘ modêîr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EN</«me> <des¸ùti⁄>SåómÉ«bÀ / fœg såómÑódy whíÑódÜow</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
S3NDTR
</«me> <di•œyName>S3NDTR</di•œyName> <des¸ùti⁄>°ªam xÇumbî o‡d©®</des¸ùti⁄> <addªssOff£t>0x5C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>NDT</«me> <des¸ùti⁄>Numbî o‡d©®ôem†tÿå™s„r</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
S3PAR
</«me> <di•œyName>S3PAR</di•œyName> <des¸ùti⁄>°ªam xÖîùhîÆáddªs†</des¸ùti⁄> <addªssOff£t>0x60</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>PA</«me> <des¸ùti⁄>PîùhîÆáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S3M0AR
</«me> <di•œyName>S3M0AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 0áddªs†</des¸ùti⁄> <addªssOff£t>0x64</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M0A</«me> <des¸ùti⁄>Mem‹y 0áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S3M1AR
</«me> <di•œyName>S3M1AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 1áddªs†</des¸ùti⁄> <addªssOff£t>0x68</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M1A</«me> <des¸ùti⁄>Mem‹y 1áddªs†(u£d i¿o‡DoubÀ buf„∏mode)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S3FCR
</«me> <di•œyName>S3FCR</di•œyName> <des¸ùti⁄>°ªam x FIFO c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x6C</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000021</ª£tVÆue> <fõlds> <fõld> <«me>FEIE</«me> <des¸ùti⁄>FIFOÉº‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FS</«me> <des¸ùti⁄>FIFO sètus</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>DMDIS</«me> <des¸ùti⁄>Dúe˘ modêdißbÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FTH</«me> <des¸ùti⁄>FIFOÅhªshﬁd sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
S4CR
</«me> <di•œyName>S4CR</di•œyName> <des¸ùti⁄>°ªam x c⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0x70</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CHSEL</«me> <des¸ùti⁄>Ch™√»£À˘i⁄</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>MBURST</«me> <des¸ùti⁄>Mem‹y bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PBURST</«me> <des¸ùti⁄>PîùhîÆ bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACK</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CT</«me> <des¸ùti⁄>Cuºíàèrgë (⁄ly i¿buf„∏mode)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DBM</«me> <des¸ùti⁄>DoubÀ buf„∏mode</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PL</«me> <des¸ùti⁄>Pri‹ôyÜevñ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PINCOS</«me> <des¸ùti⁄>PîùhîÆ in¸emíàoff£àsize</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MSIZE</«me> <des¸ùti⁄>Mem‹y d©®size</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PSIZE</«me> <des¸ùti⁄>PîùhîÆ d©®size</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MINC</«me> <des¸ùti⁄>Mem‹y in¸emíàmode</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PINC</«me> <des¸ùti⁄>PîùhîÆ in¸emíàmode</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CIRC</«me> <des¸ùti⁄>Cúcuœ∏mode</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DIR</«me> <des¸ùti⁄>D©®å™s„∏dúe˘i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PFCTRL</«me> <des¸ùti⁄>PîùhîÆ flow c⁄åﬁÀr</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TCIE</«me> <des¸ùti⁄>Tøns„∏com∂ëêöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>HTIE</«me> <des¸ùti⁄>HÆ‡å™s„∏öãºu±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TEIE</«me> <des¸ùti⁄>Tøns„∏îr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DMEIE</«me> <des¸ùti⁄>Dúe˘ modêîr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EN</«me> <des¸ùti⁄>SåómÉ«bÀ / fœg såómÑódy whíÑódÜow</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
S4NDTR
</«me> <di•œyName>S4NDTR</di•œyName> <des¸ùti⁄>°ªam xÇumbî o‡d©®</des¸ùti⁄> <addªssOff£t>0x74</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>NDT</«me> <des¸ùti⁄>Numbî o‡d©®ôem†tÿå™s„r</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
S4PAR
</«me> <di•œyName>S4PAR</di•œyName> <des¸ùti⁄>°ªam xÖîùhîÆáddªs†</des¸ùti⁄> <addªssOff£t>0x78</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>PA</«me> <des¸ùti⁄>PîùhîÆáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S4M0AR
</«me> <di•œyName>S4M0AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 0áddªs†</des¸ùti⁄> <addªssOff£t>0x7C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M0A</«me> <des¸ùti⁄>Mem‹y 0áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S4M1AR
</«me> <di•œyName>S4M1AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 1áddªs†</des¸ùti⁄> <addªssOff£t>0x80</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M1A</«me> <des¸ùti⁄>Mem‹y 1áddªs†(u£d i¿o‡DoubÀ buf„∏mode)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S4FCR
</«me> <di•œyName>S4FCR</di•œyName> <des¸ùti⁄>°ªam x FIFO c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x84</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000021</ª£tVÆue> <fõlds> <fõld> <«me>FEIE</«me> <des¸ùti⁄>FIFOÉº‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FS</«me> <des¸ùti⁄>FIFO sètus</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>DMDIS</«me> <des¸ùti⁄>Dúe˘ modêdißbÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FTH</«me> <des¸ùti⁄>FIFOÅhªshﬁd sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
S5CR
</«me> <di•œyName>S5CR</di•œyName> <des¸ùti⁄>°ªam x c⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0x88</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CHSEL</«me> <des¸ùti⁄>Ch™√»£À˘i⁄</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>MBURST</«me> <des¸ùti⁄>Mem‹y bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PBURST</«me> <des¸ùti⁄>PîùhîÆ bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACK</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CT</«me> <des¸ùti⁄>Cuºíàèrgë (⁄ly i¿buf„∏mode)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DBM</«me> <des¸ùti⁄>DoubÀ buf„∏mode</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PL</«me> <des¸ùti⁄>Pri‹ôyÜevñ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PINCOS</«me> <des¸ùti⁄>PîùhîÆ in¸emíàoff£àsize</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MSIZE</«me> <des¸ùti⁄>Mem‹y d©®size</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PSIZE</«me> <des¸ùti⁄>PîùhîÆ d©®size</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MINC</«me> <des¸ùti⁄>Mem‹y in¸emíàmode</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PINC</«me> <des¸ùti⁄>PîùhîÆ in¸emíàmode</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CIRC</«me> <des¸ùti⁄>Cúcuœ∏mode</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DIR</«me> <des¸ùti⁄>D©®å™s„∏dúe˘i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PFCTRL</«me> <des¸ùti⁄>PîùhîÆ flow c⁄åﬁÀr</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TCIE</«me> <des¸ùti⁄>Tøns„∏com∂ëêöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>HTIE</«me> <des¸ùti⁄>HÆ‡å™s„∏öãºu±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TEIE</«me> <des¸ùti⁄>Tøns„∏îr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DMEIE</«me> <des¸ùti⁄>Dúe˘ modêîr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EN</«me> <des¸ùti⁄>SåómÉ«bÀ / fœg såómÑódy whíÑódÜow</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
S5NDTR
</«me> <di•œyName>S5NDTR</di•œyName> <des¸ùti⁄>°ªam xÇumbî o‡d©®</des¸ùti⁄> <addªssOff£t>0x8C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>NDT</«me> <des¸ùti⁄>Numbî o‡d©®ôem†tÿå™s„r</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
S5PAR
</«me> <di•œyName>S5PAR</di•œyName> <des¸ùti⁄>°ªam xÖîùhîÆáddªs†</des¸ùti⁄> <addªssOff£t>0x90</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>PA</«me> <des¸ùti⁄>PîùhîÆáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S5M0AR
</«me> <di•œyName>S5M0AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 0áddªs†</des¸ùti⁄> <addªssOff£t>0x94</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M0A</«me> <des¸ùti⁄>Mem‹y 0áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S5M1AR
</«me> <di•œyName>S5M1AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 1áddªs†</des¸ùti⁄> <addªssOff£t>0x98</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M1A</«me> <des¸ùti⁄>Mem‹y 1áddªs†(u£d i¿o‡DoubÀ buf„∏mode)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S5FCR
</«me> <di•œyName>S5FCR</di•œyName> <des¸ùti⁄>°ªam x FIFO c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x9C</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000021</ª£tVÆue> <fõlds> <fõld> <«me>FEIE</«me> <des¸ùti⁄>FIFOÉº‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FS</«me> <des¸ùti⁄>FIFO sètus</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>DMDIS</«me> <des¸ùti⁄>Dúe˘ modêdißbÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FTH</«me> <des¸ùti⁄>FIFOÅhªshﬁd sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
S6CR
</«me> <di•œyName>S6CR</di•œyName> <des¸ùti⁄>°ªam x c⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0xA0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CHSEL</«me> <des¸ùti⁄>Ch™√»£À˘i⁄</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>MBURST</«me> <des¸ùti⁄>Mem‹y bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PBURST</«me> <des¸ùti⁄>PîùhîÆ bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACK</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CT</«me> <des¸ùti⁄>Cuºíàèrgë (⁄ly i¿buf„∏mode)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DBM</«me> <des¸ùti⁄>DoubÀ buf„∏mode</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PL</«me> <des¸ùti⁄>Pri‹ôyÜevñ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PINCOS</«me> <des¸ùti⁄>PîùhîÆ in¸emíàoff£àsize</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MSIZE</«me> <des¸ùti⁄>Mem‹y d©®size</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PSIZE</«me> <des¸ùti⁄>PîùhîÆ d©®size</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MINC</«me> <des¸ùti⁄>Mem‹y in¸emíàmode</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PINC</«me> <des¸ùti⁄>PîùhîÆ in¸emíàmode</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CIRC</«me> <des¸ùti⁄>Cúcuœ∏mode</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DIR</«me> <des¸ùti⁄>D©®å™s„∏dúe˘i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PFCTRL</«me> <des¸ùti⁄>PîùhîÆ flow c⁄åﬁÀr</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TCIE</«me> <des¸ùti⁄>Tøns„∏com∂ëêöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>HTIE</«me> <des¸ùti⁄>HÆ‡å™s„∏öãºu±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TEIE</«me> <des¸ùti⁄>Tøns„∏îr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DMEIE</«me> <des¸ùti⁄>Dúe˘ modêîr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EN</«me> <des¸ùti⁄>SåómÉ«bÀ / fœg såómÑódy whíÑódÜow</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
S6NDTR
</«me> <di•œyName>S6NDTR</di•œyName> <des¸ùti⁄>°ªam xÇumbî o‡d©®</des¸ùti⁄> <addªssOff£t>0xA4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>NDT</«me> <des¸ùti⁄>Numbî o‡d©®ôem†tÿå™s„r</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
S6PAR
</«me> <di•œyName>S6PAR</di•œyName> <des¸ùti⁄>°ªam xÖîùhîÆáddªs†</des¸ùti⁄> <addªssOff£t>0xA8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>PA</«me> <des¸ùti⁄>PîùhîÆáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S6M0AR
</«me> <di•œyName>S6M0AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 0áddªs†</des¸ùti⁄> <addªssOff£t>0xAC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M0A</«me> <des¸ùti⁄>Mem‹y 0áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S6M1AR
</«me> <di•œyName>S6M1AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 1áddªs†</des¸ùti⁄> <addªssOff£t>0xB0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M1A</«me> <des¸ùti⁄>Mem‹y 1áddªs†(u£d i¿o‡DoubÀ buf„∏mode)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S6FCR
</«me> <di•œyName>S6FCR</di•œyName> <des¸ùti⁄>°ªam x FIFO c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0xB4</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000021</ª£tVÆue> <fõlds> <fõld> <«me>FEIE</«me> <des¸ùti⁄>FIFOÉº‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FS</«me> <des¸ùti⁄>FIFO sètus</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>DMDIS</«me> <des¸ùti⁄>Dúe˘ modêdißbÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FTH</«me> <des¸ùti⁄>FIFOÅhªshﬁd sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> <> <«me>
S7CR
</«me> <di•œyName>S7CR</di•œyName> <des¸ùti⁄>°ªam x c⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0xB8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CHSEL</«me> <des¸ùti⁄>Ch™√»£À˘i⁄</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>MBURST</«me> <des¸ùti⁄>Mem‹y bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PBURST</«me> <des¸ùti⁄>PîùhîÆ bur°Åøns„∏c⁄figuøti⁄</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>ACK</«me> <des¸ùti⁄>ACK</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CT</«me> <des¸ùti⁄>Cuºíàèrgë (⁄ly i¿buf„∏mode)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DBM</«me> <des¸ùti⁄>DoubÀ buf„∏mode</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PL</«me> <des¸ùti⁄>Pri‹ôyÜevñ</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PINCOS</«me> <des¸ùti⁄>PîùhîÆ in¸emíàoff£àsize</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>MSIZE</«me> <des¸ùti⁄>Mem‹y d©®size</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PSIZE</«me> <des¸ùti⁄>PîùhîÆ d©®size</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MINC</«me> <des¸ùti⁄>Mem‹y in¸emíàmode</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>PINC</«me> <des¸ùti⁄>PîùhîÆ in¸emíàmode</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CIRC</«me> <des¸ùti⁄>Cúcuœ∏mode</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DIR</«me> <des¸ùti⁄>D©®å™s„∏dúe˘i⁄</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PFCTRL</«me> <des¸ùti⁄>PîùhîÆ flow c⁄åﬁÀr</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TCIE</«me> <des¸ùti⁄>Tøns„∏com∂ëêöãºu±É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>HTIE</«me> <des¸ùti⁄>HÆ‡å™s„∏öãºu±É«bÀ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>TEIE</«me> <des¸ùti⁄>Tøns„∏îr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>DMEIE</«me> <des¸ùti⁄>Dúe˘ modêîr‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>EN</«me> <des¸ùti⁄>SåómÉ«bÀ / fœg såómÑódy whíÑódÜow</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
S7NDTR
</«me> <di•œyName>S7NDTR</di•œyName> <des¸ùti⁄>°ªam xÇumbî o‡d©®</des¸ùti⁄> <addªssOff£t>0xBC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>NDT</«me> <des¸ùti⁄>Numbî o‡d©®ôem†tÿå™s„r</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
S7PAR
</«me> <di•œyName>S7PAR</di•œyName> <des¸ùti⁄>°ªam xÖîùhîÆáddªs†</des¸ùti⁄> <addªssOff£t>0xC0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>PA</«me> <des¸ùti⁄>PîùhîÆáddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S7M0AR
</«me> <di•œyName>S7M0AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 0áddªs†</des¸ùti⁄> <addªssOff£t>0xC4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M0A</«me> <des¸ùti⁄>Mem‹y 0áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S7M1AR
</«me> <di•œyName>S7M1AR</di•œyName> <des¸ùti⁄>°ªam x mem‹y 1áddªs†</des¸ùti⁄> <addªssOff£t>0xC8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>M1A</«me> <des¸ùti⁄>Mem‹y 1áddªs†(u£d i¿o‡DoubÀ buf„∏mode)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
S7FCR
</«me> <di•œyName>S7FCR</di•œyName> <des¸ùti⁄>°ªam x FIFO c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0xCC</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x00000021</ª£tVÆue> <fõlds> <fõld> <«me>FEIE</«me> <des¸ùti⁄>FIFOÉº‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FS</«me> <des¸ùti⁄>FIFO sètus</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>3</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>DMDIS</«me> <des¸ùti⁄>Dúe˘ modêdißbÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>FTH</«me> <des¸ùti⁄>FIFOÅhªshﬁd sñe˘i⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="DMA2"> <«me>
DMA1
</«me> <ba£Addªss>0x40026000</ba£Addªss> <öãºu±> <«me>
RTC_WKUP
</«me> <des¸ùti⁄>
RTC
 Wakeu∞öãºu±ÅhroughÅhêEXTIÜöe</des¸ùti⁄> <vÆue>3</vÆue> </öãºu±> <öãºu±> <«me>
RTC_Aœrm
</«me> <des¸ùti⁄>RTC 
	$Aœrms
 (
A
 
™d
 
B
Ë
through
 
EXTI
 
löe
 
öãºu±
</
des¸ùti⁄
> <
vÆue
>41</vÆue> </öãºu±> </
≥rùhîÆ
> <≥rùhîÆ> <
«me
>
GPIOH
</«me> <des¸ùti⁄>
GíîÆ
-
puΩo£
 
I
/
Os
</des¸ùti⁄> <
groupName
>
GPIO
</groupName> <
ba£Addªss
>0x40021C00</ba£Addªss> <
addªssBlock
> <
off£t
>0x0</off£t> <
size
>0x400</size> <
ußge
>
ªgi°îs
</ußge> </addªssBlock> <öãºu±> <«me>
SDIO
</«me> <des¸ùti⁄>SDIO 
globÆ
 i¡îru±</des¸ùti⁄> <vÆue>49</vÆue> </öãºu±> <ªgi°îs> <> <«me>
MODER
</«me> <
di•œyName
>MODER</di•œyName> <des¸ùti⁄>GPIO 
p‹t
 
mode
 </des¸ùti⁄> <
addªssOff£t
>0x0</addªssOff£t> <size>0x20</size> <
ac˚ss
>
ªad
-
wrôe
</ac˚ss> <
ª£tVÆue
>0x00000000</ª£tVÆue> <
fõlds
> <
fõld
> <«me>
MODER15
</«me> <des¸ùti⁄>
P‹t
 
x
 
c⁄figuøti⁄
 
	`bôs
 (
y
 = 0..15)</des¸ùti⁄> <
bôOff£t
>30</bôOff£t> <
bôWidth
>2</bôWidth> </fõld> <fõld> <«me>
MODER14
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER13
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER12
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER11
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER10
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER9
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER8
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER7
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER6
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER5
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER4
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER3
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER2
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER1
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
MODER0
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
OTYPER
</«me> <di•œyName>OTYPER</di•œyName> <des¸ùti⁄>GPIOÖ‹à
ouçut
 
ty≥
 </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
OT15
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT14
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT13
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT12
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT11
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT10
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT9
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT8
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT7
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT6
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT5
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT4
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT3
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT2
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT1
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OT0
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
OSPEEDR
</«me> <di•œyName>OSPEEDR</di•œyName> <des¸ùti⁄>GPIOÖ‹àouçuà
•ìd
 </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
OSPEEDR15
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR14
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR13
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR12
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR11
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR10
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR9
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR8
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR7
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR6
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR5
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR4
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR3
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR2
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR1
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
OSPEEDR0
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
PUPDR
</«me> <di•œyName>PUPDR</di•œyName> <des¸ùti⁄>GPIOÖ‹à
puŒ
-
up
/puŒ-
down
 </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PUPDR15
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR14
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR13
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR12
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR11
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR10
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR9
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR8
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR7
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR6
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR5
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR4
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR3
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR2
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR1
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PUPDR0
</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>
IDR
</«me> <di•œyName>IDR</di•œyName> <des¸ùti⁄>GPIOÖ‹à
öput
 
d©a
 </des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-
⁄ly
</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
IDR15
</«me> <des¸ùti⁄>P‹àöpuà
	`d©a
 (y = 0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR14
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR13
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR12
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR11
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR10
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR9
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR8
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR7
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR6
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR5
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR4
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR3
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR2
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR1
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDR0
</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
ODR
</«me> <di•œyName>ODR</di•œyName> <des¸ùti⁄>GPIOÖ‹àouçuàd©®</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
ODR15
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR14
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR13
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR12
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR11
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR10
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR9
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR8
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR7
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR6
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR5
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR4
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR3
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR2
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR1
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODR0
</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
BSRR
</«me> <di•œyName>BSRR</di•œyName> <des¸ùti⁄>GPIOÖ‹à
bô
 
£t
/
ª£t
 </des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
BR15
</«me> <des¸ùti⁄>P‹àxÑe£àbô 
	`y
 (y = 0..15)</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR14
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR13
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR12
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR11
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR10
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR9
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR8
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR7
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR6
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR5
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR4
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR3
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR2
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR1
</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR0
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS15
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS14
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS13
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS12
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS11
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS10
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS9
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS8
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS7
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS6
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS5
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS4
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS3
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS2
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS1
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BS0
</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
LCKR
</«me> <di•œyName>LCKR</di•œyName> <des¸ùti⁄>GPIOÖ‹àc⁄figuøti⁄ 
lock
 </des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
LCKK
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK15
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK14
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK13
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK12
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK11
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK10
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK9
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK8
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK7
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK6
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK5
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK4
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK3
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK2
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK1
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LCK0
</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
AFRL
</«me> <di•œyName>AFRL</di•œyName> <des¸ùti⁄>GPIO 
Æã∫©e
 
fun˘i⁄
 
low
 </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
AFRL7
</«me> <des¸ùti⁄>
A…î«ã
 fun˘i⁄ 
£À˘i⁄
 p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRL6
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRL5
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRL4
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRL3
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRL2
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRL1
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRL0
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>
AFRH
</«me> <di•œyName>AFRH</di•œyName> <des¸ùti⁄>GPIOá…î«ã fun˘i⁄ 
high
 </des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
AFRH15
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRH14
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRH13
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRH12
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRH11
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRH10
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRH9
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
AFRH8
</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ 
dîivedFrom
="GPIOH"> <«me>
GPIOE
</«me> <ba£Addªss>0x40021000</ba£Addªss> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="GPIOH"> <«me>
GPIOD
</«me> <ba£Addªss>0X40020C00</ba£Addªss> <öãºu±> <«me>
TIM1_BRK_TIM9
</«me> <des¸ùti⁄>
TIM1
 
Bªak
 i¡îru±ánd 
TIM9
 globÆ i¡îru±</des¸ùti⁄> <vÆue>24</vÆue> </öãºu±> <öãºu±> <«me>
TIM1_UP_TIM10
</«me> <des¸ùti⁄>TIM1 
Upd©e
 i¡îru±ánd 
TIM10
 globÆ i¡îru±</des¸ùti⁄> <vÆue>25</vÆue> </öãºu±> <öãºu±> <«me>
TIM1_TRG_COM_TIM11
</«me> <des¸ùti⁄>TIM1 
Triggî
ánd 
Commuèti⁄
 
öãºu±s
ánd 
TIM11
 globÆ i¡îru±</des¸ùti⁄> <vÆue>26</vÆue> </öãºu±> <öãºu±> <«me>
TIM1_CC
</«me> <des¸ùti⁄>TIM1 
C≠tuª
 
Com∑ª
 i¡îru±</des¸ùti⁄> <vÆue>27</vÆue> </öãºu±> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="GPIOH"> <«me>
GPIOC
</«me> <ba£Addªss>0x40020800</ba£Addªss> <öãºu±> <«me>TIM1_UP_TIM10</«me> <des¸ùti⁄>TIM1 Upd©êöãºu±ánd TIM10 globÆ i¡îru±</des¸ùti⁄> <vÆue>25</vÆue> </öãºu±> </≥rùhîÆ> <≥rùhîÆ> <«me>
GPIOB
</«me> <des¸ùti⁄>GíîÆ-puΩo£ I/Os</des¸ùti⁄> <groupName>GPIO</groupName> <ba£Addªss>0x40020400</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>TIM1_TRG_COM_TIM11</«me> <des¸ùti⁄>TIM1 Triggîánd Commuèti⁄ i¡îru±†™d TIM11 globÆ i¡îru±</des¸ùti⁄> <vÆue>26</vÆue> </öãºu±> <ªgi°îs> <> <«me>MODER</«me> <di•œyName>MODER</di•œyName> <des¸ùti⁄>GPIOÖ‹àmodê</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000280</ª£tVÆue> <fõlds> <fõld> <«me>MODER15</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER14</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER13</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER12</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER11</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER10</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER9</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER8</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER7</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER6</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER5</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER4</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER3</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER2</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER1</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER0</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>OTYPER</«me> <di•œyName>OTYPER</di•œyName> <des¸ùti⁄>GPIOÖ‹àouçuàty≥ </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>OT15</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT14</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT13</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT12</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT11</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT10</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT9</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT8</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT7</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT6</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT5</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT4</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT3</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT2</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT1</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT0</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>OSPEEDR</«me> <di•œyName>OSPEEDR</di•œyName> <des¸ùti⁄>GPIOÖ‹àouçuà•ìd </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x000000C0</ª£tVÆue> <fõlds> <fõld> <«me>OSPEEDR15</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR14</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR13</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR12</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR11</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR10</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR9</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR8</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR7</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR6</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR5</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR4</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR3</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR2</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR1</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR0</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>PUPDR</«me> <di•œyName>PUPDR</di•œyName> <des¸ùti⁄>GPIOÖ‹àpuŒ-up/puŒ-dow¿</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000100</ª£tVÆue> <fõlds> <fõld> <«me>PUPDR15</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR14</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR13</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR12</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR11</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR10</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR9</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR8</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR7</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR6</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR5</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR4</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR3</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR2</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR1</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR0</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>IDR</«me> <di•œyName>IDR</di•œyName> <des¸ùti⁄>GPIOÖ‹àöpuàd©®</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IDR15</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR14</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR13</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR12</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR11</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR10</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR9</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR8</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR7</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR6</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR5</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR4</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR3</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR2</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR1</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR0</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>ODR</«me> <di•œyName>ODR</di•œyName> <des¸ùti⁄>GPIOÖ‹àouçuàd©®</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>ODR15</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR14</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR13</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR12</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR11</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR10</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR9</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR8</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR7</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR6</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR5</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR4</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR3</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR2</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR1</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR0</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>BSRR</«me> <di•œyName>BSRR</di•œyName> <des¸ùti⁄>GPIOÖ‹àbô së/ª£à</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BR15</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR14</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR13</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR12</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR11</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR10</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR9</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR8</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR7</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR6</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR5</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR4</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR3</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR2</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR1</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR0</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS15</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS14</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS13</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS12</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS11</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS10</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS9</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS8</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS7</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS6</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS5</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS4</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS3</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS2</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS1</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS0</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>LCKR</«me> <di•œyName>LCKR</di•œyName> <des¸ùti⁄>GPIOÖ‹àc⁄figuøti⁄Üock </des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>LCKK</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK15</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK14</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK13</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK12</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK11</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK10</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK9</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK8</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK7</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK6</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK5</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK4</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK3</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK2</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK1</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK0</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>AFRL</«me> <di•œyName>AFRL</di•œyName> <des¸ùti⁄>GPIOá…î«ã fun˘i⁄Üow </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>AFRL7</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL6</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL5</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL4</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL3</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL2</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL1</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL0</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>AFRH</«me> <di•œyName>AFRH</di•œyName> <des¸ùti⁄>GPIOá…î«ã fun˘i⁄ high </des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>AFRH15</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH14</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH13</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH12</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH11</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH10</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH9</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH8</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
GPIOA
</«me> <des¸ùti⁄>GíîÆ-puΩo£ I/Os</des¸ùti⁄> <groupName>GPIO</groupName> <ba£Addªss>0x40020000</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
TIM2
</«me> <des¸ùti⁄>TIM2 globÆ i¡îru±</des¸ùti⁄> <vÆue>28</vÆue> </öãºu±> <ªgi°îs> <> <«me>MODER</«me> <di•œyName>MODER</di•œyName> <des¸ùti⁄>GPIOÖ‹àmodê</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0xA8000000</ª£tVÆue> <fõlds> <fõld> <«me>MODER15</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER14</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER13</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER12</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER11</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER10</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER9</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER8</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER7</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER6</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER5</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER4</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER3</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER2</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER1</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>MODER0</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>OTYPER</«me> <di•œyName>OTYPER</di•œyName> <des¸ùti⁄>GPIOÖ‹àouçuàty≥ </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>OT15</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT14</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT13</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT12</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT11</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT10</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT9</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT8</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT7</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT6</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT5</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT4</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT3</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT2</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT1</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>OT0</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>OSPEEDR</«me> <di•œyName>OSPEEDR</di•œyName> <des¸ùti⁄>GPIOÖ‹àouçuà•ìd </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>OSPEEDR15</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR14</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR13</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR12</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR11</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR10</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR9</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR8</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR7</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR6</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR5</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR4</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR3</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR2</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR1</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>OSPEEDR0</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>PUPDR</«me> <di•œyName>PUPDR</di•œyName> <des¸ùti⁄>GPIOÖ‹àpuŒ-up/puŒ-dow¿</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x64000000</ª£tVÆue> <fõlds> <fõld> <«me>PUPDR15</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR14</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR13</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR12</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR11</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR10</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR9</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR8</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR7</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR6</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR5</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR4</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR3</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR2</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR1</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>PUPDR0</«me> <des¸ùti⁄>P‹àx c⁄figuøti⁄ bô†(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>2</bôWidth> </fõld> </fõlds> </> <> <«me>IDR</«me> <di•œyName>IDR</di•œyName> <des¸ùti⁄>GPIOÖ‹àöpuàd©®</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IDR15</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR14</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR13</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR12</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR11</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR10</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR9</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR8</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR7</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR6</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR5</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR4</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR3</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR2</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR1</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>IDR0</«me> <des¸ùti⁄>P‹àöpuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>ODR</«me> <di•œyName>ODR</di•œyName> <des¸ùti⁄>GPIOÖ‹àouçuàd©®</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>ODR15</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR14</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR13</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR12</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR11</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR10</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR9</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR8</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR7</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR6</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR5</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR4</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR3</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR2</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR1</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ODR0</«me> <des¸ùti⁄>P‹àouçuàd©®(y = 0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>BSRR</«me> <di•œyName>BSRR</di•œyName> <des¸ùti⁄>GPIOÖ‹àbô së/ª£à</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>wrôe-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BR15</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR14</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR13</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR12</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR11</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR10</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR9</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR8</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR7</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>23</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR6</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR5</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>21</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR4</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR3</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR2</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR1</«me> <des¸ùti⁄>P‹àxÑe£àbô y (y = 0..15)</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BR0</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS15</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS14</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS13</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS12</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS11</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS10</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS9</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS8</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS7</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS6</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS5</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS4</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS3</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS2</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS1</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>BS0</«me> <des¸ùti⁄>P‹àx së bô y (y0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>LCKR</«me> <di•œyName>LCKR</di•œyName> <des¸ùti⁄>GPIOÖ‹àc⁄figuøti⁄Üock </des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>LCKK</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK15</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK14</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK13</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK12</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK11</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK10</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK9</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK8</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK7</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK6</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK5</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK4</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK3</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK2</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK1</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>LCK0</«me> <des¸ùti⁄>P‹àxÜock bô y (y0..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>AFRL</«me> <di•œyName>AFRL</di•œyName> <des¸ùti⁄>GPIOá…î«ã fun˘i⁄Üow </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>AFRL7</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL6</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL5</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL4</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL3</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL2</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL1</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRL0</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 0..7)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> <> <«me>AFRH</«me> <di•œyName>AFRH</di•œyName> <des¸ùti⁄>GPIOá…î«ã fun˘i⁄ high </des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>AFRH15</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH14</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH13</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH12</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH11</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH10</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH9</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>AFRH8</«me> <des¸ùti⁄>A…î«ã fun˘i⁄ sñe˘i⁄ p‹àx bô y (y = 8..15)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
I2C3
</«me> <des¸ùti⁄>
I¡î
-
öãgøãd
 
cúcuô
</des¸ùti⁄> <groupName>
I2C
</groupName> <ba£Addªss>0x40005C00</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
TIM3
</«me> <des¸ùti⁄>TIM3 globÆ i¡îru±</des¸ùti⁄> <vÆue>29</vÆue> </öãºu±> <ªgi°îs> <> <«me>
CR1
</«me> <di•œyName>CR1</di•œyName> <des¸ùti⁄>
C⁄åﬁ
 1</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
SWRST
</«me> <des¸ùti⁄>
So·w¨e
Ñe£t</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ALERT
</«me> <des¸ùti⁄>
SMBus
 
Æît
</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PEC
</«me> <des¸ùti⁄>
Packë
 
îr‹
 
checkög
</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
POS
</«me> <des¸ùti⁄>
AcknowÀdge
/PEC 
	`Posôi⁄
 (d©®
ª˚±i⁄
)</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ACK
</«me> <des¸ùti⁄>AcknowÀdgê
íabÀ
</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STOP
</«me> <des¸ùti⁄>
St›
 
gíî©i⁄
</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
START
</«me> <des¸ùti⁄>
Sèπ
 gíî©i⁄</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
NOSTRETCH
</«me> <des¸ùti⁄>
Clock
 
°ªtchög
 
	`dißbÀ
 (
Sœve
 mode)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ENGC
</«me> <des¸ùti⁄>GíîÆ 
ˇŒ
É«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ENPEC
</«me> <des¸ùti⁄>PECÉ«bÀ</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ENARP
</«me> <des¸ùti⁄>
ARP
É«bÀ</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SMBTYPE
</«me> <des¸ùti⁄>SMBu†ty≥</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SMBUS
</«me> <des¸ùti⁄>SMBu†mode</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PE
</«me> <des¸ùti⁄>
PîùhîÆ
É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
CR2
</«me> <di•œyName>CR2</di•œyName> <des¸ùti⁄>C⁄åﬁ 2</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
LAST
</«me> <des¸ùti⁄>
DMA
 
œ°
 
å™s„r
</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DMAEN
</«me> <des¸ùti⁄>DMA 
ªque°s
É«bÀ</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ITBUFEN
</«me> <des¸ùti⁄>
Buf„r
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ITEVTEN
</«me> <des¸ùti⁄>
Evít
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ITERREN
</«me> <des¸ùti⁄>
Eº‹
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FREQ
</«me> <des¸ùti⁄>PîùhîÆ 
˛ock
 
‰equícy
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>6</bôWidth> </fõld> </fõlds> </> <> <«me>
OAR1
</«me> <di•œyName>OAR1</di•œyName> <des¸ùti⁄>
Own
 
addªss
 1</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
ADDMODE
</«me> <des¸ùti⁄>
Addªssög
 
	`mode
 (
¶ave
 mode)</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ADD10
</«me> <des¸ùti⁄>
I¡îÁ˚
áddªss</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
ADD7
</«me> <des¸ùti⁄>I¡îÁ˚áddªss</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>
ADD0
</«me> <des¸ùti⁄>I¡îÁ˚áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
OAR2
</«me> <di•œyName>OAR2</di•œyName> <des¸ùti⁄>Ow¿addªs†2</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
ADD2
</«me> <des¸ùti⁄>I¡îÁ˚áddªss</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>
ENDUAL
</«me> <des¸ùti⁄>
DuÆ
 
addªssög
 modêíabÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
DR
</«me> <di•œyName>DR</di•œyName> <des¸ùti⁄>
D©a
 </des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>DR</«me> <des¸ùti⁄>8-bô d©®</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
SR1
</«me> <di•œyName>SR1</di•œyName> <des¸ùti⁄>
Sètus
 1</des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
SMBALERT
</«me> <des¸ùti⁄>SMBu†Æît</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
TIMEOUT
</«me> <des¸ùti⁄>
Timeout
 
‹
 
Tlow
Éº‹</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
PECERR
</«me> <des¸ùti⁄>PEC Eº‹ 
ö
Ñe˚±i⁄</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
OVR
</«me> <des¸ùti⁄>
Ovîrun
/
Undîrun
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
AF
</«me> <des¸ùti⁄>AcknowÀdgê
Áûuª
</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
ARLO
</«me> <des¸ùti⁄>
Arbôøti⁄
 
	`lo°
 (
ma°î
 mode)</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
BERR
</«me> <des¸ùti⁄>
Bus
Éº‹</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
TxE
</«me> <des¸ùti⁄>D©®
	`em±y
 (
å™smôãrs
)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
RxNE
</«me> <des¸ùti⁄>D©®
nŸ
Ém±y (
ª˚ivîs
)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
STOPF
</«me> <des¸ùti⁄>St› 
	`dëe˘i⁄
 (¶avêmode)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>ADD10</«me> <des¸ùti⁄>10-bô 
hódî
 
	`£¡
 (
Ma°î
 mode)</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
BTF
</«me> <des¸ùti⁄>
Byã
Åøns„∏
föished
</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
ADDR
</«me> <des¸ùti⁄>
Addªss
 síà(ma°î mode)/
	`m©ched
 (¶avêmode)</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
SB
</«me> <des¸ùti⁄>Sèπ 
	`bô
 (Ma°î mode)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>
SR2
</«me> <di•œyName>SR2</di•œyName> <des¸ùti⁄>Sètu†2</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>PEC</«me> <des¸ùti⁄>
ackë
Éº‹ checkög </des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
DUALF
</«me> <des¸ùti⁄>DuÆ 
	`Êag
 (Sœvêmode)</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SMBHOST
</«me> <des¸ùti⁄>SMBu†
ho°
 
	`hódî
 (Sœvêmode)</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SMBDEFAULT
</«me> <des¸ùti⁄>SMBu†
devi˚
  
	`addªss
 (Sœvêmode)</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
GENCALL
</«me> <des¸ùti⁄>GíîÆ cÆ»addªs†(Sœvêmode)</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TRA
</«me> <des¸ùti⁄>
Tønsmôãr
/
ª˚ivî
</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BUSY
</«me> <des¸ùti⁄>Bu†
busy
</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MSL
</«me> <des¸ùti⁄>Ma°î/¶ave</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
CCR
</«me> <di•œyName>CCR</di•œyName> <des¸ùti⁄>Clock 
c⁄åﬁ
 </des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
F_S
</«me> <des¸ùti⁄>I2C ma°î modê£À˘i⁄</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DUTY
</«me> <des¸ùti⁄>
Fa°
 modê
duty
 
cy˛e
</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>CCR</«me> <des¸ùti⁄>Clock c⁄åﬁ ö Fa°/
Sènd¨d
 modê(Ma°î mode)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>12</bôWidth> </fõld> </fõlds> </> <> <«me>
TRISE
</«me> <di•œyName>TRISE</di•œyName> <des¸ùti⁄>TRISE </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0002</ª£tVÆue> <fõlds> <fõld> <«me>TRISE</«me> <des¸ùti⁄>
Maximum
 
ri£
 
time
 i¿Fa°/Sènd¨d modê(Ma°î mode)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>6</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="I2C3"> <«me>
I2C2
</«me> <ba£Addªss>0x40005800</ba£Addªss> <öãºu±> <«me>
I2C3_EV
</«me> <des¸ùti⁄>I2C3 
evít
 i¡îru±</des¸ùti⁄> <vÆue>72</vÆue> </öãºu±> <öãºu±> <«me>
I2C3_ER
</«me> <des¸ùti⁄>I2C3Éº‹ i¡îru±</des¸ùti⁄> <vÆue>73</vÆue> </öãºu±> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="I2C3"> <«me>
I2C1
</«me> <ba£Addªss>0x40005400</ba£Addªss> <öãºu±> <«me>
I2C2_EV
</«me> <des¸ùti⁄>I2C2Évíàöãºu±</des¸ùti⁄> <vÆue>33</vÆue> </öãºu±> <öãºu±> <«me>
I2C2_ER
</«me> <des¸ùti⁄>I2C2Éº‹ i¡îru±</des¸ùti⁄> <vÆue>34</vÆue> </öãºu±> </≥rùhîÆ> <≥rùhîÆ> <«me>
I2S2ext
</«me> <des¸ùti⁄>
Sîül
ÖîùhîÆ 
öãrÁ˚
</des¸ùti⁄> <groupName>
SPI
</groupName> <ba£Addªss>0x40003400</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x400</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>
I2C1_EV
</«me> <des¸ùti⁄>I2C1Évíàöãºu±</des¸ùti⁄> <vÆue>31</vÆue> </öãºu±> <öãºu±> <«me>
I2C1_ER
</«me> <des¸ùti⁄>I2C1Éº‹ i¡îru±</des¸ùti⁄> <vÆue>32</vÆue> </öãºu±> <ªgi°îs> <> <«me>CR1</«me> <di•œyName>CR1</di•œyName> <des¸ùti⁄>c⁄åﬁ 1</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
BIDIMODE
</«me> <des¸ùti⁄>
Bidúe˘i⁄Æ
 d©®modêíabÀ</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BIDIOE
</«me> <des¸ùti⁄>
Ouçut
É«bÀ i¿
bidúe˘i⁄Æ
 mode</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CRCEN
</«me> <des¸ùti⁄>
H¨dw¨e
 
CRC
 
ˇlcuœti⁄
É«bÀ</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CRCNEXT
</«me> <des¸ùti⁄>CRCÅøns„∏
√xt
</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DFF
</«me> <des¸ùti⁄>D©®
‰ame
 
f‹m©
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXONLY
</«me> <des¸ùti⁄>
Re˚ive
 o∆y</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SSM
</«me> <des¸ùti⁄>So·w¨ê¶avê
m™agemít
</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SSI
</«me> <des¸ùti⁄>
I¡î«l
 sœvê
£À˘
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LSBFIRST
</«me> <des¸ùti⁄>
Føme
 f‹m©</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SPE
</«me> <des¸ùti⁄>SPIÉ«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BR
</«me> <des¸ùti⁄>
Baud
 
øã
 c⁄åﬁ</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
MSTR
</«me> <des¸ùti⁄>Ma°î sñe˘i⁄</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CPOL
</«me> <des¸ùti⁄>Clock 
pﬁ¨ôy
</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CPHA
</«me> <des¸ùti⁄>Clock 
pha£
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CR2</«me> <di•œyName>CR2</di•œyName> <des¸ùti⁄>c⁄åﬁ 2</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
TXEIE
</«me> <des¸ùti⁄>
Tx
 
buf„r
 
em±y
 i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXNEIE
</«me> <des¸ùti⁄>
RX
 buf„∏nŸÉm±y i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ERRIE
</«me> <des¸ùti⁄>Eº‹ i¡îru±É«bÀ</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FRF
</«me> <des¸ùti⁄>Fømêf‹m©</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SSOE
</«me> <des¸ùti⁄>
SS
 ouçuàíabÀ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TXDMAEN
</«me> <des¸ùti⁄>Tx buf„∏DMAÉ«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RXDMAEN
</«me> <des¸ùti⁄>
Rx
 buf„∏DMAÉ«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
SR
</«me> <di•œyName>SR</di•œyName> <des¸ùti⁄>
°©us
 </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ª£tVÆue>0x0002</ª£tVÆue> <fõlds> <fõld> <«me>
TIFRFE
</«me> <des¸ùti⁄>
TI
 fømêf‹m©Éº‹</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
BSY
</«me> <des¸ùti⁄>
Busy
 
Êag
</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>OVR</«me> <des¸ùti⁄>Ovîru¿Êag</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
MODF
</«me> <des¸ùti⁄>
Mode
 
Áu…
</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
CRCERR
</«me> <des¸ùti⁄>CRCÉº‹ fœg</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-wrôe</ac˚ss> </fõld> <fõld> <«me>
UDR
</«me> <des¸ùti⁄>Undîru¿Êag</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
CHSIDE
</«me> <des¸ùti⁄>
Ch™√l
 
side
</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
TXE
</«me> <des¸ùti⁄>
Tønsmô
 buf„∏em±y</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> <fõld> <«me>
RXNE
</«me> <des¸ùti⁄>Re˚ivêbuf„∏nŸÉm±y</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> <ac˚ss>ªad-⁄ly</ac˚ss> </fõld> </fõlds> </> <> <«me>DR</«me> <di•œyName>DR</di•œyName> <des¸ùti⁄>d©®</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>DR</«me> <des¸ùti⁄>D©®</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
CRCPR
</«me> <di•œyName>CRCPR</di•œyName> <des¸ùti⁄>CRC 
pﬁynomül
 </des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0007</ª£tVÆue> <fõlds> <fõld> <«me>
CRCPOLY
</«me> <des¸ùti⁄>CRCÖﬁynomü»</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
RXCRCR
</«me> <di•œyName>RXCRCR</di•œyName> <des¸ùti⁄>RX CRC </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
RxCRC
</«me> <des¸ùti⁄>Rx CRC </des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
TXCRCR
</«me> <di•œyName>TXCRCR</di•œyName> <des¸ùti⁄>
TX
 CRC </des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
TxCRC
</«me> <des¸ùti⁄>Tx CRC </des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
I2SCFGR
</«me> <di•œyName>I2SCFGR</di•œyName> <des¸ùti⁄>
I2S
 c⁄figuøti⁄ </des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000</ª£tVÆue> <fõlds> <fõld> <«me>
I2SMOD
</«me> <des¸ùti⁄>I2S modê£À˘i⁄</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2SE
</«me> <des¸ùti⁄>I2S 
E«bÀ
</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2SCFG
</«me> <des¸ùti⁄>I2S c⁄figuøti⁄ mode</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
PCMSYNC
</«me> <des¸ùti⁄>
PCM
 fømê
synchr⁄iz©i⁄
</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2SSTD
</«me> <des¸ùti⁄>I2S 
°™d¨d
 sñe˘i⁄</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
CKPOL
</«me> <des¸ùti⁄>
Sãady
 
°©e
 clockÖﬁ¨ôy</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DATLEN
</«me> <des¸ùti⁄>D©®
Àngth
 
to
 
be
 
å™s„ºed
</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
CHLEN
</«me> <des¸ùti⁄>Ch™√»
	`Àngth
 (
numbî
 
of
 
bôs
 
≥r
 
audio
 
ch™√l
)</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
I2SPR
</«me> <di•œyName>I2SPR</di•œyName> <des¸ùti⁄>I2S 
¥esˇÀr
 </des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>00000010</ª£tVÆue> <fõlds> <fõld> <«me>
MCKOE
</«me> <des¸ùti⁄>Ma°î clock ouçuàíabÀ</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ODD
</«me> <des¸ùti⁄>
Odd
 
Á˘‹
 
the
ÖªsˇÀr</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
I2SDIV
</«me> <des¸ùti⁄>I2S 
Löór
ÖªsˇÀr</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="I2S2ext"> <«me>
I2S3ext
</«me> <ba£Addªss>0x40004000</ba£Addªss> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="I2S2ext"> <«me>
SPI1
</«me> <ba£Addªss>0x40013000</ba£Addªss> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="I2S2ext"> <«me>
SPI2
</«me> <ba£Addªss>0x40003800</ba£Addªss> <öãºu±> <«me>SPI1</«me> <des¸ùti⁄>SPI1 globÆ i¡îru±</des¸ùti⁄> <vÆue>35</vÆue> </öãºu±> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="I2S2ext"> <«me>
SPI3
</«me> <ba£Addªss>0x40003C00</ba£Addªss> <öãºu±> <«me>SPI2</«me> <des¸ùti⁄>SPI2 globÆ i¡îru±</des¸ùti⁄> <vÆue>36</vÆue> </öãºu±> </≥rùhîÆ> <≥rùhîÆ dîivedFrom="I2S2ext"> <«me>
SPI4
</«me> <ba£Addªss>0x40013400</ba£Addªss> <öãºu±> <«me>SPI3</«me> <des¸ùti⁄>SPI3 globÆ i¡îru±</des¸ùti⁄> <vÆue>51</vÆue> </öãºu±> </≥rùhîÆ> <≥rùhîÆ> <«me>
NVIC
</«me> <des¸ùti⁄>
Ne°ed
 
Ve˘‹ed
 
I¡îru±
 
C⁄åﬁÀr
</des¸ùti⁄> <groupName>NVIC</groupName> <ba£Addªss>0xE000E100</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x351</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
ISER0
</«me> <di•œyName>ISER0</di•œyName> <des¸ùti⁄>I¡îru± 
Së
-E«bÀ 
Regi°î
</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SETENA
</«me> <des¸ùti⁄>SETENA</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ISER1
</«me> <di•œyName>ISER1</di•œyName> <des¸ùti⁄>I¡îru± Së-E«bÀ Regi°î</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>SETENA</«me> <des¸ùti⁄>SETENA</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ISER2
</«me> <di•œyName>ISER2</di•œyName> <des¸ùti⁄>I¡îru± Së-E«bÀ Regi°î</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>SETENA</«me> <des¸ùti⁄>SETENA</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ICER0
</«me> <di•œyName>ICER0</di•œyName> <des¸ùti⁄>I¡îru± 
CÀ¨
-E«bÀ Regi°î</des¸ùti⁄> <addªssOff£t>0x80</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CLRENA
</«me> <des¸ùti⁄>CLRENA</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ICER1
</«me> <di•œyName>ICER1</di•œyName> <des¸ùti⁄>I¡îru± CÀ¨-E«bÀ Regi°î</des¸ùti⁄> <addªssOff£t>0x84</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CLRENA</«me> <des¸ùti⁄>CLRENA</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ICER2
</«me> <di•œyName>ICER2</di•œyName> <des¸ùti⁄>I¡îru± CÀ¨-E«bÀ Regi°î</des¸ùti⁄> <addªssOff£t>0x88</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CLRENA</«me> <des¸ùti⁄>CLRENA</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ISPR0
</«me> <di•œyName>ISPR0</di•œyName> <des¸ùti⁄>I¡îru± Së-
Pídög
 Regi°î</des¸ùti⁄> <addªssOff£t>0x100</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SETPEND
</«me> <des¸ùti⁄>SETPEND</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ISPR1
</«me> <di•œyName>ISPR1</di•œyName> <des¸ùti⁄>I¡îru± Së-Pídög Regi°î</des¸ùti⁄> <addªssOff£t>0x104</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>SETPEND</«me> <des¸ùti⁄>SETPEND</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ISPR2
</«me> <di•œyName>ISPR2</di•œyName> <des¸ùti⁄>I¡îru± Së-Pídög Regi°î</des¸ùti⁄> <addªssOff£t>0x108</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>SETPEND</«me> <des¸ùti⁄>SETPEND</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ICPR0
</«me> <di•œyName>ICPR0</di•œyName> <des¸ùti⁄>I¡îru± CÀ¨-Pídög Regi°î</des¸ùti⁄> <addªssOff£t>0x180</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CLRPEND
</«me> <des¸ùti⁄>CLRPEND</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ICPR1
</«me> <di•œyName>ICPR1</di•œyName> <des¸ùti⁄>I¡îru± CÀ¨-Pídög Regi°î</des¸ùti⁄> <addªssOff£t>0x184</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CLRPEND</«me> <des¸ùti⁄>CLRPEND</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
ICPR2
</«me> <di•œyName>ICPR2</di•œyName> <des¸ùti⁄>I¡îru± CÀ¨-Pídög Regi°î</des¸ùti⁄> <addªssOff£t>0x188</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>CLRPEND</«me> <des¸ùti⁄>CLRPEND</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
IABR0
</«me> <di•œyName>IABR0</di•œyName> <des¸ùti⁄>I¡îru± 
A˘ive
 
Bô
 Regi°î</des¸ùti⁄> <addªssOff£t>0x200</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
ACTIVE
</«me> <des¸ùti⁄>ACTIVE</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
IABR1
</«me> <di•œyName>IABR1</di•œyName> <des¸ùti⁄>I¡îru± A˘ivêBô Regi°î</des¸ùti⁄> <addªssOff£t>0x204</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>ACTIVE</«me> <des¸ùti⁄>ACTIVE</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
IABR2
</«me> <di•œyName>IABR2</di•œyName> <des¸ùti⁄>I¡îru± A˘ivêBô Regi°î</des¸ùti⁄> <addªssOff£t>0x208</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>ACTIVE</«me> <des¸ùti⁄>ACTIVE</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR0
</«me> <di•œyName>IPR0</di•œyName> <des¸ùti⁄>I¡îru± 
Pri‹ôy
 Regi°î</des¸ùti⁄> <addªssOff£t>0x300</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
IPR_N0
</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
IPR_N1
</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
IPR_N2
</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
IPR_N3
</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR1
</«me> <di•œyName>IPR1</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x304</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR2
</«me> <di•œyName>IPR2</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x308</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR3
</«me> <di•œyName>IPR3</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x30C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR4
</«me> <di•œyName>IPR4</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x310</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR5
</«me> <di•œyName>IPR5</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x314</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR6
</«me> <di•œyName>IPR6</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x318</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR7
</«me> <di•œyName>IPR7</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x31C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR8
</«me> <di•œyName>IPR8</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x320</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR9
</«me> <di•œyName>IPR9</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x324</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR10
</«me> <di•œyName>IPR10</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x328</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR11
</«me> <di•œyName>IPR11</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x32C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR12
</«me> <di•œyName>IPR12</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x330</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR13
</«me> <di•œyName>IPR13</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x334</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR14
</«me> <di•œyName>IPR14</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x338</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR15
</«me> <di•œyName>IPR15</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x33C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR16
</«me> <di•œyName>IPR16</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x340</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR17
</«me> <di•œyName>IPR17</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x344</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR18
</«me> <di•œyName>IPR18</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x348</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
IPR19
</«me> <di•œyName>IPR19</di•œyName> <des¸ùti⁄>I¡îru± Pri‹ôy Regi°î</des¸ùti⁄> <addªssOff£t>0x34C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>IPR_N0</«me> <des¸ùti⁄>IPR_N0</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N1</«me> <des¸ùti⁄>IPR_N1</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N2</«me> <des¸ùti⁄>IPR_N2</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>IPR_N3</«me> <des¸ùti⁄>IPR_N3</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
FPU
</«me> <des¸ùti⁄>
FlŸög
 
poöt
 
unô
</des¸ùti⁄> <groupName>FPU</groupName> <ba£Addªss>0xE000EF34</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0xD</size> <ußge>ªgi°îs</ußge> </addªssBlock> <öãºu±> <«me>FPU</«me> <des¸ùti⁄>
Flﬂtög
Öoöàunô i¡îru±</des¸ùti⁄> <vÆue>81</vÆue> </öãºu±> <öãºu±> <«me>FPU</«me> <des¸ùti⁄>FlﬂtögÖoöàöãºu±</des¸ùti⁄> <vÆue>81</vÆue> </öãºu±> <ªgi°îs> <> <«me>
FPCCR
</«me> <di•œyName>FPCCR</di•œyName> <des¸ùti⁄>Flﬂtög-poöà
c⁄ãxt
 c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
LSPACT
</«me> <des¸ùti⁄>LSPACT</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USER
</«me> <des¸ùti⁄>USER</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
THREAD
</«me> <des¸ùti⁄>THREAD</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HFRDY
</«me> <des¸ùti⁄>HFRDY</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MMRDY
</«me> <des¸ùti⁄>MMRDY</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BFRDY
</«me> <des¸ùti⁄>BFRDY</des¸ùti⁄> <bôOff£t>6</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MONRDY
</«me> <des¸ùti⁄>MONRDY</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LSPEN
</«me> <des¸ùti⁄>LSPEN</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
ASPEN
</«me> <des¸ùti⁄>ASPEN</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
FPCAR
</«me> <di•œyName>FPCAR</di•œyName> <des¸ùti⁄>Flﬂtög-poöàc⁄ãxàaddªs†</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
ADDRESS
</«me> <des¸ùti⁄>
Loˇti⁄
 o‡
u≈›uœãd
 
Êﬂtög
-poöt</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>29</bôWidth> </fõld> </fõlds> </> <> <«me>
FPSCR
</«me> <di•œyName>FPSCR</di•œyName> <des¸ùti⁄>Flﬂtög-poöà°©u†c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
IOC
</«me> <des¸ùti⁄>
InvÆid
 
›î©i⁄
 
cumuœtive
 
ex˚±i⁄
 bô</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DZC
</«me> <des¸ùti⁄>
Divisi⁄
 
by
 
zîo
 cumuœtivêex˚±i⁄ bô.</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
OFC
</«me> <des¸ùti⁄>
OvîÊow
 cumuœtivêex˚±i⁄ bô</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
UFC
</«me> <des¸ùti⁄>
UndîÊow
 cumuœtivêex˚±i⁄ bô</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IXC
</«me> <des¸ùti⁄>
I√xa˘
 cumuœtivêex˚±i⁄ bô</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IDC
</«me> <des¸ùti⁄>
I≈ut
 
dí‹mÆ
 cumuœtivêex˚±i⁄ bô.</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
RMode
</«me> <des¸ùti⁄>
Roundög
 Modêc⁄åﬁ fõld</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>2</bôWidth> </fõld> <fõld> <«me>
FZ
</«me> <des¸ùti⁄>
Flush
-to-zîÿmodêc⁄åﬁ bô:</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DN
</«me> <des¸ùti⁄>
DeÁu…
 
NaN
 modêc⁄åﬁ bô</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
AHP
</«me> <des¸ùti⁄>
A…î«tive
 
hÆf
-
¥ecisi⁄
 c⁄åﬁ bô</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
V
</«me> <des¸ùti⁄>OvîÊow 
c⁄dôi⁄
 
code
 fœg</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
C
</«me> <des¸ùti⁄>
C¨ry
 c⁄dôi⁄ codêÊag</des¸ùti⁄> <bôOff£t>29</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
Z
</«me> <des¸ùti⁄>
Zîo
 c⁄dôi⁄ codêÊag</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
N
</«me> <des¸ùti⁄>
Neg©ive
 c⁄dôi⁄ codêÊag</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
MPU
</«me> <des¸ùti⁄>
Mem‹y
 
¥Ÿe˘i⁄
 unô</des¸ùti⁄> <groupName>MPU</groupName> <ba£Addªss>0xE000ED90</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x15</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
MPU_TYPER
</«me> <di•œyName>MPU_TYPER</di•œyName> <des¸ùti⁄>MPUÅy≥ </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0X00000800</ª£tVÆue> <fõlds> <fõld> <«me>
SEPARATE
</«me> <des¸ùti⁄>
Sï¨©e
 fœg</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DREGION
</«me> <des¸ùti⁄>
Numbî
 o‡MPU d©®
ªgi⁄s
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
IREGION
</«me> <des¸ùti⁄>Numbî o‡MPU 
ö°ru˘i⁄
Ñegi⁄s</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
MPU_CTRL
</«me> <di•œyName>MPU_CTRL</di•œyName> <des¸ùti⁄>MPU c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0X00000000</ª£tVÆue> <fõlds> <fõld> <«me>
ENABLE
</«me> <des¸ùti⁄>
E«bÀs
ÅhêMPU</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
HFNMIENA
</«me> <des¸ùti⁄>E«bÀ†thê›î©i⁄ o‡MPU 
durög
 
h¨d
 fau…</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PRIVDEFENA
</«me> <des¸ùti⁄>E«bÀ 
¥ivûiged
 
so·w¨e
ác˚s†tÿ 
mem‹y
 
m≠
</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
MPU_RNR
</«me> <di•œyName>MPU_RNR</di•œyName> <des¸ùti⁄>MPU 
ªgi⁄
Çumbî </des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0X00000000</ª£tVÆue> <fõlds> <fõld> <«me>
REGION
</«me> <des¸ùti⁄>MPUÑegi⁄</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
MPU_RBAR
</«me> <di•œyName>MPU_RBAR</di•œyName> <des¸ùti⁄>MPUÑegi⁄ 
ba£
áddªs†</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0X00000000</ª£tVÆue> <fõlds> <fõld> <«me>REGION</«me> <des¸ùti⁄>MPUÑegi⁄ fõld</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
VALID
</«me> <des¸ùti⁄>MPUÑegi⁄Çumbî 
vÆid
</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>ADDR</«me> <des¸ùti⁄>
Regi⁄
 ba£áddªs†fõld</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>27</bôWidth> </fõld> </fõlds> </> <> <«me>
MPU_RASR
</«me> <di•œyName>MPU_RASR</di•œyName> <des¸ùti⁄>MPUÑegi⁄ 
©åibuã
ánd sizê</des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0X00000000</ª£tVÆue> <fõlds> <fõld> <«me>ENABLE</«me> <des¸ùti⁄>Regi⁄É«bÀ bô.</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SIZE
</«me> <des¸ùti⁄>
Size
 o‡thêMPUÖrŸe˘i⁄Ñegi⁄</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>5</bôWidth> </fõld> <fõld> <«me>
SRD
</«me> <des¸ùti⁄>
Subªgi⁄
 
dißbÀ
 bôs</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>B</«me> <des¸ùti⁄>mem‹yáâribuã</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>C</«me> <des¸ùti⁄>mem‹yáâribuã</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
S
</«me> <des¸ùti⁄>
Sh¨óbÀ
 mem‹yáâribuã</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TEX
</«me> <des¸ùti⁄>mem‹yáâribuã</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
AP
</«me> <des¸ùti⁄>
Ac˚ss
 
≥rmissi⁄
</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
XN
</«me> <des¸ùti⁄>
In°ru˘i⁄
ác˚s†dißbÀ bô</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
STK
</«me> <des¸ùti⁄>
SysTick
 
timî
</des¸ùti⁄> <groupName>STK</groupName> <ba£Addªss>0xE000E010</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x11</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
CTRL
</«me> <di•œyName>CTRL</di•œyName> <des¸ùti⁄>SysTick c⁄åﬁánd sètu†</des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0X00000000</ª£tVÆue> <fõlds> <fõld> <«me>ENABLE</«me> <des¸ùti⁄>
Cou¡î
É«bÀ</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
TICKINT
</«me> <des¸ùti⁄>SysTickÉx˚±i⁄ 
ªque°
É«bÀ</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
CLKSOURCE
</«me> <des¸ùti⁄>Clock 
sour˚
 sñe˘i⁄</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
COUNTFLAG
</«me> <des¸ùti⁄>COUNTFLAG</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
LOAD
</«me> <di•œyName>LOAD</di•œyName> <des¸ùti⁄>SysTick 
ªlﬂd
 vÆuê</des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0X00000000</ª£tVÆue> <fõlds> <fõld> <«me>
RELOAD
</«me> <des¸ùti⁄>RELOAD vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>24</bôWidth> </fõld> </fõlds> </> <> <«me>
VAL
</«me> <di•œyName>VAL</di•œyName> <des¸ùti⁄>SysTick 
cuºít
 vÆuê</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0X00000000</ª£tVÆue> <fõlds> <fõld> <«me>
CURRENT
</«me> <des¸ùti⁄>
Cuºít
 
cou¡î
 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>24</bôWidth> </fõld> </fõlds> </> <> <«me>
CALIB
</«me> <di•œyName>CALIB</di•œyName> <des¸ùti⁄>SysTick 
ˇlibøti⁄
 vÆuê</des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0X00000000</ª£tVÆue> <fõlds> <fõld> <«me>
TENMS
</«me> <des¸ùti⁄>
CÆibøti⁄
 vÆue</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>24</bôWidth> </fõld> <fõld> <«me>
SKEW
</«me> <des¸ùti⁄>SKEW fœg: 
Indiˇãs
 
whëhî
ÅhêTENMS vÆuê
is
 
exa˘
</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
NOREF
</«me> <des¸ùti⁄>NOREF fœg. 
Róds
 
as
 zîo</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
SCB
</«me> <des¸ùti⁄>
Sy°em
 c⁄åﬁ 
block
</des¸ùti⁄> <groupName>SCB</groupName> <ba£Addªss>0xE000ED00</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x41</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
CPUID
</«me> <di•œyName>CPUID</di•œyName> <des¸ùti⁄>CPUID ba£ </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-⁄ly</ac˚ss> <ª£tVÆue>0x410FC241</ª£tVÆue> <fõlds> <fõld> <«me>
Revisi⁄
</«me> <des¸ùti⁄>Revisi⁄Çumbî</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
P¨tNo
</«me> <des¸ùti⁄>
P¨t
Çumbî o‡thê
¥o˚ss‹
</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>12</bôWidth> </fõld> <fõld> <«me>
C⁄°™t
</«me> <des¸ùti⁄>Ród†a†0xF</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
V¨ü¡
</«me> <des¸ùti⁄>V¨ü¡Çumbî</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>4</bôWidth> </fõld> <fõld> <«me>
Im∂emíãr
</«me> <des¸ùti⁄>Im∂emíã∏code</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
ICSR
</«me> <di•œyName>ICSR</di•œyName> <des¸ùti⁄>I¡îru± c⁄åﬁánd sèã </des¸ùti⁄> <addªssOff£t>0x4</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
VECTACTIVE
</«me> <des¸ùti⁄>A˘ivê
ve˘‹
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>9</bôWidth> </fõld> <fõld> <«me>
RETTOBASE
</«me> <des¸ùti⁄>
Rëu∫
Åÿba£ 
Àvñ
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
VECTPENDING
</«me> <des¸ùti⁄>Pídög ve˘‹</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>7</bôWidth> </fõld> <fõld> <«me>
ISRPENDING
</«me> <des¸ùti⁄>I¡îru± 
≥ndög
 fœg</des¸ùti⁄> <bôOff£t>22</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PENDSTCLR
</«me> <des¸ùti⁄>SysTickÉx˚±i⁄ 
˛ór
-≥ndög bô</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PENDSTSET
</«me> <des¸ùti⁄>SysTickÉx˚±i⁄ së-≥ndög bô</des¸ùti⁄> <bôOff£t>26</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PENDSVCLR
</«me> <des¸ùti⁄>
PídSV
 cÀ¨-≥ndög bô</des¸ùti⁄> <bôOff£t>27</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PENDSVSET
</«me> <des¸ùti⁄>PídSV së-≥ndög bô</des¸ùti⁄> <bôOff£t>28</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
NMIPENDSET
</«me> <des¸ùti⁄>
NMI
 së-≥ndög bô.</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
VTOR
</«me> <di•œyName>VTOR</di•œyName> <des¸ùti⁄>
Ve˘‹
 
èbÀ
 off£à</des¸ùti⁄> <addªssOff£t>0x8</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
TBLOFF
</«me> <des¸ùti⁄>Ve˘‹ÅabÀ ba£ off£àfõld</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>21</bôWidth> </fõld> </fõlds> </> <> <«me>
AIRCR
</«me> <di•œyName>AIRCR</di•œyName> <des¸ùti⁄>
Aµliˇti⁄
 i¡îru±ándÑe£àc⁄åﬁ </des¸ùti⁄> <addªssOff£t>0xC</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
VECTRESET
</«me> <des¸ùti⁄>VECTRESET</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
VECTCLRACTIVE
</«me> <des¸ùti⁄>VECTCLRACTIVE</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SYSRESETREQ
</«me> <des¸ùti⁄>SYSRESETREQ</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PRIGROUP
</«me> <des¸ùti⁄>PRIGROUP</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>3</bôWidth> </fõld> <fõld> <«me>
ENDIANESS
</«me> <des¸ùti⁄>ENDIANESS</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
VECTKEYSTAT
</«me> <des¸ùti⁄>Regi°î 
key
</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>16</bôWidth> </fõld> </fõlds> </> <> <«me>
SCR
</«me> <di•œyName>SCR</di•œyName> <des¸ùti⁄>Sy°em c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x10</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
SLEEPONEXIT
</«me> <des¸ùti⁄>SLEEPONEXIT</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SLEEPDEEP
</«me> <des¸ùti⁄>SLEEPDEEP</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SEVEONPEND
</«me> <des¸ùti⁄>
Síd
 Evíà
⁄
 Pídög bô</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>CCR</«me> <di•œyName>CCR</di•œyName> <des¸ùti⁄>
C⁄figuøti⁄
ánd c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x14</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
NONBASETHRDENA
</«me> <des¸ùti⁄>
C⁄figuªs
 
how
Åhê¥o˚ss‹ 
íãrs
 
Thªad
 mode</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USERSETMPEND
</«me> <des¸ùti⁄>USERSETMPEND</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
UNALIGN__TRP
</«me> <des¸ùti⁄>
UNALIGN_
 
TRP
</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DIV_0_TRP
</«me> <des¸ùti⁄>DIV_0_TRP</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BFHFNMIGN
</«me> <des¸ùti⁄>BFHFNMIGN</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STKALIGN
</«me> <des¸ùti⁄>STKALIGN</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
SHPR1
</«me> <di•œyName>SHPR1</di•œyName> <des¸ùti⁄>Sy°em 
h™dÀr
 
¥i‹ôy
Ñegi°îs</des¸ùti⁄> <addªssOff£t>0x18</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PRI_4
</«me> <des¸ùti⁄>Pri‹ôy o‡
sy°em
 h™dÀ∏4</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
PRI_5
</«me> <des¸ùti⁄>Pri‹ôy o‡sy°em h™dÀ∏5</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
PRI_6
</«me> <des¸ùti⁄>Pri‹ôy o‡sy°em h™dÀ∏6</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
SHPR2
</«me> <di•œyName>SHPR2</di•œyName> <des¸ùti⁄>Sy°em h™dÀ∏¥i‹ôyÑegi°îs</des¸ùti⁄> <addªssOff£t>0x1C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PRI_11
</«me> <des¸ùti⁄>Pri‹ôy o‡sy°em h™dÀ∏11</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
SHPR3
</«me> <di•œyName>SHPR3</di•œyName> <des¸ùti⁄>Sy°em h™dÀ∏¥i‹ôyÑegi°îs</des¸ùti⁄> <addªssOff£t>0x20</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
PRI_14
</«me> <des¸ùti⁄>Pri‹ôy o‡sy°em h™dÀ∏14</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>8</bôWidth> </fõld> <fõld> <«me>
PRI_15
</«me> <des¸ùti⁄>Pri‹ôy o‡sy°em h™dÀ∏15</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>8</bôWidth> </fõld> </fõlds> </> <> <«me>
SHCRS
</«me> <di•œyName>SHCRS</di•œyName> <des¸ùti⁄>Sy°em h™dÀ∏c⁄åﬁánd sèã </des¸ùti⁄> <addªssOff£t>0x24</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
MEMFAULTACT
</«me> <des¸ùti⁄>Mem‹y m™agemíàÁu…Éx˚±i⁄ 
a˘ive
 bô</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BUSFAULTACT
</«me> <des¸ùti⁄>Bu†Áu…Éx˚±i⁄á˘ivêbô</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USGFAULTACT
</«me> <des¸ùti⁄>
Ußge
 fau…Éx˚±i⁄á˘ivêbô</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SVCALLACT
</«me> <des¸ùti⁄>
SVC
 cÆ»a˘ivêbô</des¸ùti⁄> <bôOff£t>7</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MONITORACT
</«me> <des¸ùti⁄>
Debug
 
m⁄ô‹
á˘ivêbô</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PENDSVACT
</«me> <des¸ùti⁄>PídSVÉx˚±i⁄á˘ivêbô</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SYSTICKACT
</«me> <des¸ùti⁄>SysTickÉx˚±i⁄á˘ivêbô</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USGFAULTPENDED
</«me> <des¸ùti⁄>UßgêÁu…Éx˚±i⁄Öídög bô</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MEMFAULTPENDED
</«me> <des¸ùti⁄>Mem‹y m™agemíàÁu…Éx˚±i⁄Öídög bô</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BUSFAULTPENDED
</«me> <des¸ùti⁄>Bu†Áu…Éx˚±i⁄Öídög bô</des¸ùti⁄> <bôOff£t>14</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
SVCALLPENDED
</«me> <des¸ùti⁄>SVC cÆ»≥ndög bô</des¸ùti⁄> <bôOff£t>15</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MEMFAULTENA
</«me> <des¸ùti⁄>Mem‹y m™agemíàÁu…É«bÀ bô</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BUSFAULTENA
</«me> <des¸ùti⁄>Bu†Áu…É«bÀ bô</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
USGFAULTENA
</«me> <des¸ùti⁄>UßgêÁu…É«bÀ bô</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
CFSR_UFSR_BFSR_MMFSR
</«me> <di•œyName>CFSR_UFSR_BFSR_MMFSR</di•œyName> <des¸ùti⁄>
C⁄figuøbÀ
 fau… sètu†</des¸ùti⁄> <addªssOff£t>0x28</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
IACCVIOL
</«me> <des¸ùti⁄>In°ru˘i⁄ác˚s†
viﬁ©i⁄
 fœg</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MUNSTKERR
</«me> <des¸ùti⁄>Mem‹y 
m™agî
 fau… o¿
un°ackög
 
a
  
‰om
Éx˚±i⁄</des¸ùti⁄> <bôOff£t>3</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MSTKERR
</«me> <des¸ùti⁄>Mem‹y m™agî fau… o¿
°ackög
 ex˚±i⁄ 
íåy
.</des¸ùti⁄> <bôOff£t>4</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MLSPERR
</«me> <des¸ùti⁄>MLSPERR</des¸ùti⁄> <bôOff£t>5</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
MMARVALID
</«me> <des¸ùti⁄>Mem‹y 
M™agemít
 
Fau…
 Addªs†
	$Regi°î
 (
MMAR
Ë
vÆid
 
Êag
</
des¸ùti⁄
> <
bôOff£t
>7</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
IBUSERR
</«me> <des¸ùti⁄>
In°ru˘i⁄
 
bus
 
îr‹
</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
PRECISERR
</«me> <des¸ùti⁄>
Pªci£
 
d©a
 bu†îr‹</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
IMPRECISERR
</«me> <des¸ùti⁄>
Im¥eci£
 d©®bu†îr‹</des¸ùti⁄> <bôOff£t>10</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
UNSTKERR
</«me> <des¸ùti⁄>
Bus
 
Áu…
 
⁄
 
un°ackög
 
a
  
‰om
 
ex˚±i⁄
</des¸ùti⁄> <bôOff£t>11</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
STKERR
</«me> <des¸ùti⁄>Bu†Áu… o¿
°ackög
 ex˚±i⁄ 
íåy
</des¸ùti⁄> <bôOff£t>12</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
LSPERR
</«me> <des¸ùti⁄>Bu†Áu… o¿
Êﬂtög
-
poöt
 
œzy
 
°©e
 
¥e£rv©i⁄
</des¸ùti⁄> <bôOff£t>13</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
BFARVALID
</«me> <des¸ùti⁄>Bu†
Fau…
 
Addªss
 
	$Regi°î
 (
BFAR
Ë
vÆid
 
Êag
</
des¸ùti⁄
> <
bôOff£t
>15</bôOff£t> <
bôWidth
>1</bôWidth> </
fõld
> <fõld> <
«me
>
UNDEFINSTR
</«me> <des¸ùti⁄>
Undeföed
 
ö°ru˘i⁄
 
ußge
 
Áu…
</des¸ùti⁄> <bôOff£t>16</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
INVSTATE
</«me> <des¸ùti⁄>
InvÆid
 
°©e
 ußgêÁu…</des¸ùti⁄> <bôOff£t>17</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
INVPC
</«me> <des¸ùti⁄>InvÆid 
PC
 
lﬂd
 ußgêÁu…</des¸ùti⁄> <bôOff£t>18</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
NOCP
</«me> <des¸ùti⁄>
No
 
c›ro˚ss‹
 ußgêÁu….</des¸ùti⁄> <bôOff£t>19</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
UNALIGNED
</«me> <des¸ùti⁄>
U«lig√d
 
ac˚ss
 ußgêÁu…</des¸ùti⁄> <bôOff£t>24</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DIVBYZERO
</«me> <des¸ùti⁄>
Divide
 
by
 
zîo
 ußgêÁu…</des¸ùti⁄> <bôOff£t>25</bôOff£t> <bôWidth>1</bôWidth> </fõld> </
fõlds
> </> <> <«me>
HFSR
</«me> <
di•œyName
>HFSR</di•œyName> <des¸ùti⁄>
H¨d
 fau… 
°©us
 </des¸ùti⁄> <
addªssOff£t
>0x2C</addªssOff£t> <
size
>0x20</size> <ac˚ss>
ªad
-
wrôe
</ac˚ss> <
ª£tVÆue
>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
VECTTBL
</«me> <des¸ùti⁄>
Ve˘‹
 
èbÀ
 
h¨d
 fau…</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
FORCED
</«me> <des¸ùti⁄>
F‹˚d
 h¨d fau…</des¸ùti⁄> <bôOff£t>30</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DEBUG_VT
</«me> <des¸ùti⁄>
Re£rved
 
Debug
 
u£
</des¸ùti⁄> <bôOff£t>31</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> <> <«me>
MMFAR
</«me> <di•œyName>MMFAR</di•œyName> <des¸ùti⁄>
Mem‹y
 
m™agemít
 fau… 
addªss
 </des¸ùti⁄> <addªssOff£t>0x34</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>MMFAR</«me> <des¸ùti⁄>Mem‹y m™agemíàÁu…áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>BFAR</«me> <di•œyName>BFAR</di•œyName> <des¸ùti⁄>
Bus
 fau…áddªs†</des¸ùti⁄> <addªssOff£t>0x38</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>BFAR</«me> <des¸ùti⁄>Bu†Áu…áddªss</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> <> <«me>
AFSR
</«me> <di•œyName>AFSR</di•œyName> <des¸ùti⁄>
Auxûüry
 fau… sètu†</des¸ùti⁄> <addªssOff£t>0x3C</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
IMPDEF
</«me> <des¸ùti⁄>
Im∂emíèti⁄
 
deföed
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>32</bôWidth> </fõld> </fõlds> </> </
ªgi°îs
> </
≥rùhîÆ
> <≥rùhîÆ> <«me>
NVIC_STIR
</«me> <des¸ùti⁄>
Ne°ed
 
ve˘‹ed
 
öãºu±
 
c⁄åﬁÀr
</des¸ùti⁄> <
groupName
>
NVIC
</groupName> <
ba£Addªss
>0xE000EF00</ba£Addªss> <
addªssBlock
> <
off£t
>0x0</off£t> <size>0x5</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
STIR
</«me> <di•œyName>STIR</di•œyName> <des¸ùti⁄>
So·w¨e
 
åiggî
 i¡îru± </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
INTID
</«me> <des¸ùti⁄>So·w¨ê
gíî©ed
 i¡îru± 
ID
</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>9</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
FPU_CPACR
</«me> <des¸ùti⁄>
Flﬂtög
 
poöt
 
unô
 
CPACR
</des¸ùti⁄> <groupName>
FPU
</groupName> <ba£Addªss>0xE000ED88</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x5</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>CPACR</«me> <di•œyName>CPACR</di•œyName> <des¸ùti⁄>
C›ro˚ss‹
ác˚s†
c⁄åﬁ
 </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x0000000</ª£tVÆue> <fõlds> <fõld> <«me>
CP
</«me> <des¸ùti⁄>CP</des¸ùti⁄> <bôOff£t>20</bôOff£t> <bôWidth>4</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> <≥rùhîÆ> <«me>
SCB_ACTRL
</«me> <des¸ùti⁄>
Sy°em
 c⁄åﬁ 
block
 
ACTLR
</des¸ùti⁄> <groupName>
SCB
</groupName> <ba£Addªss>0xE000E008</ba£Addªss> <addªssBlock> <off£t>0x0</off£t> <size>0x5</size> <ußge>ªgi°îs</ußge> </addªssBlock> <ªgi°îs> <> <«me>
ACTRL
</«me> <di•œyName>ACTRL</di•œyName> <des¸ùti⁄>Auxûüry c⁄åﬁ </des¸ùti⁄> <addªssOff£t>0x0</addªssOff£t> <size>0x20</size> <ac˚ss>ªad-wrôe</ac˚ss> <ª£tVÆue>0x00000000</ª£tVÆue> <fõlds> <fõld> <«me>
DISMCYCINT
</«me> <des¸ùti⁄>DISMCYCINT</des¸ùti⁄> <bôOff£t>0</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DISDEFWBUF
</«me> <des¸ùti⁄>DISDEFWBUF</des¸ùti⁄> <bôOff£t>1</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DISFOLD
</«me> <des¸ùti⁄>DISFOLD</des¸ùti⁄> <bôOff£t>2</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DISFPCA
</«me> <des¸ùti⁄>DISFPCA</des¸ùti⁄> <bôOff£t>8</bôOff£t> <bôWidth>1</bôWidth> </fõld> <fõld> <«me>
DISOOFP
</«me> <des¸ùti⁄>DISOOFP</des¸ùti⁄> <bôOff£t>9</bôOff£t> <bôWidth>1</bôWidth> </fõld> </fõlds> </> </ªgi°îs> </≥rùhîÆ> </
≥rùhîÆs
></
devi˚
>

	@C:\repos\SmallCar-main\cmsis\cmsis_compiler.h

25 #i‚de‡
__CMSIS_COMPILER_H


26 
	#__CMSIS_COMPILER_H


	)

28 
	~<°döt.h
>

33 #i‡ 
deföed
 ( 
__CC_ARM
 )

34 
	~"cmsis_¨mcc.h
"

40 #ñi‡
deföed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050) && (__ARMCC_VERSION < 6100100)

41 
	~"cmsis_¨m˛™g_…m.h
"

46 #ñi‡
deföed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6100100)

47 
	~"cmsis_¨m˛™g.h
"

53 #ñi‡
deföed
 ( 
__GNUC__
 )

54 
	~"cmsis_gcc.h
"

60 #ñi‡
deföed
 ( 
__ICCARM__
 )

61 
	~<cmsis_icˇrm.h
>

67 #ñi‡
deföed
 ( 
__TI_ARM__
 )

68 
	~<cmsis_ccs.h
>

70 #i‚de‡ 
__ASM


71 
	#__ASM
 
__asm


	)

73 #i‚de‡ 
__INLINE


74 
	#__INLINE
 
ölöe


	)

76 #i‚de‡ 
__STATIC_INLINE


77 
	#__STATIC_INLINE
 
ölöe


	)

79 #i‚de‡ 
__STATIC_FORCEINLINE


80 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

82 #i‚de‡ 
__NO_RETURN


83 
	#__NO_RETURN
 
	`__©åibuã__
((
n‹ëu∫
))

	)

85 #i‚de‡ 
__USED


86 
	#__USED
 
	`__©åibuã__
((
u£d
))

	)

88 #i‚de‡ 
__WEAK


89 
	#__WEAK
 
	`__©åibuã__
((
wók
))

	)

91 #i‚de‡ 
__PACKED


92 
	#__PACKED
 
	`__©åibuã__
((
∑cked
))

	)

94 #i‚de‡ 
__PACKED_STRUCT


95 
	#__PACKED_STRUCT
 
	`__©åibuã__
((
∑cked
))

	)

97 #i‚de‡ 
__PACKED_UNION


98 
	#__PACKED_UNION
 
	`__©åibuã__
((
∑cked
))

	)

100 #i‚de‡ 
__UNALIGNED_UINT32


101 
__©åibuã__
((
∑cked
)Ë
	gT_UINT32
 { 
uöt32_t
 
	gv
; };

102 
	#__UNALIGNED_UINT32
(
x
Ë(((
T_UINT32
 *)(x))->
v
)

	)

104 #i‚de‡ 
__UNALIGNED_UINT16_WRITE


105 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
uöt16_t
 
	gv
; };

106 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
vÆ
Ë()((((
T_UINT16_WRITE
 *)(*)◊ddr))->
v
Ë(vÆ))

	)

108 #i‚de‡ 
__UNALIGNED_UINT16_READ


109 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
uöt16_t
 
	gv
; };

110 
	#__UNALIGNED_UINT16_READ
(
addr
Ë(((c⁄° 
T_UINT16_READ
 *)(c⁄° *)◊ddr))->
v
)

	)

112 #i‚de‡ 
__UNALIGNED_UINT32_WRITE


113 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
uöt32_t
 
	gv
; };

114 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
vÆ
Ë()((((
T_UINT32_WRITE
 *)(*)◊ddr))->
v
Ë(vÆ))

	)

116 #i‚de‡ 
__UNALIGNED_UINT32_READ


117 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
uöt32_t
 
	gv
; };

118 
	#__UNALIGNED_UINT32_READ
(
addr
Ë(((c⁄° 
T_UINT32_READ
 *)(c⁄° *)◊ddr))->
v
)

	)

120 #i‚de‡ 
__ALIGNED


121 
	#__ALIGNED
(
x
Ë
	`__©åibuã__
((
	`Æig√d
(x)))

	)

123 #i‚de‡ 
__RESTRICT


124 
	#__RESTRICT
 
__ª°ri˘


	)

126 #i‚de‡ 
__COMPILER_BARRIER


127 #w¨nög 
No
 
compûî
 
•ecific
 
sﬁuti⁄
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
ign‹ed
.

128 
	#__COMPILER_BARRIER
(Ë()0

	)

135 #ñi‡
deföed
 ( 
__TASKING__
 )

142 #i‚de‡ 
__ASM


143 
	#__ASM
 
__asm


	)

145 #i‚de‡ 
__INLINE


146 
	#__INLINE
 
ölöe


	)

148 #i‚de‡ 
__STATIC_INLINE


149 
	#__STATIC_INLINE
 
ölöe


	)

151 #i‚de‡ 
__STATIC_FORCEINLINE


152 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

154 #i‚de‡ 
__NO_RETURN


155 
	#__NO_RETURN
 
	`__©åibuã__
((
n‹ëu∫
))

	)

157 #i‚de‡ 
__USED


158 
	#__USED
 
	`__©åibuã__
((
u£d
))

	)

160 #i‚de‡ 
__WEAK


161 
	#__WEAK
 
	`__©åibuã__
((
wók
))

	)

163 #i‚de‡ 
__PACKED


164 
	#__PACKED
 
__∑cked__


	)

166 #i‚de‡ 
__PACKED_STRUCT


167 
	#__PACKED_STRUCT
 
__∑cked__


	)

169 #i‚de‡ 
__PACKED_UNION


170 
	#__PACKED_UNION
 
__∑cked__


	)

172 #i‚de‡ 
__UNALIGNED_UINT32


173 
__∑cked__
 
	gT_UINT32
 { 
uöt32_t
 
	gv
; };

174 
	#__UNALIGNED_UINT32
(
x
Ë(((
T_UINT32
 *)(x))->
v
)

	)

176 #i‚de‡ 
__UNALIGNED_UINT16_WRITE


177 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
uöt16_t
 
	gv
; };

178 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
vÆ
Ë()((((
T_UINT16_WRITE
 *)(*)◊ddr))->
v
Ë(vÆ))

	)

180 #i‚de‡ 
__UNALIGNED_UINT16_READ


181 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
uöt16_t
 
	gv
; };

182 
	#__UNALIGNED_UINT16_READ
(
addr
Ë(((c⁄° 
T_UINT16_READ
 *)(c⁄° *)◊ddr))->
v
)

	)

184 #i‚de‡ 
__UNALIGNED_UINT32_WRITE


185 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
uöt32_t
 
	gv
; };

186 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
vÆ
Ë()((((
T_UINT32_WRITE
 *)(*)◊ddr))->
v
Ë(vÆ))

	)

188 #i‚de‡ 
__UNALIGNED_UINT32_READ


189 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
uöt32_t
 
	gv
; };

190 
	#__UNALIGNED_UINT32_READ
(
addr
Ë(((c⁄° 
T_UINT32_READ
 *)(c⁄° *)◊ddr))->
v
)

	)

192 #i‚de‡ 
__ALIGNED


193 
	#__ALIGNED
(
x
Ë
	`__Æign
(x)

	)

195 #i‚de‡ 
__RESTRICT


196 #w¨nög 
No
 
compûî
 
•ecific
 
sﬁuti⁄
 
__RESTRICT
. __RESTRICT 
is
 
ign‹ed
.

197 
	#__RESTRICT


	)

199 #i‚de‡ 
__COMPILER_BARRIER


200 #w¨nög 
No
 
compûî
 
•ecific
 
sﬁuti⁄
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
ign‹ed
.

201 
	#__COMPILER_BARRIER
(Ë()0

	)

208 #ñi‡
deföed
 ( 
__CSMC__
 )

209 
	~<cmsis_csm.h
>

211 #i‚de‡ 
__ASM


212 
	#__ASM
 
_asm


	)

214 #i‚de‡ 
__INLINE


215 
	#__INLINE
 
ölöe


	)

217 #i‚de‡ 
__STATIC_INLINE


218 
	#__STATIC_INLINE
 
ölöe


	)

220 #i‚de‡ 
__STATIC_FORCEINLINE


221 
	#__STATIC_FORCEINLINE
 
__STATIC_INLINE


	)

223 #i‚de‡ 
__NO_RETURN


225 
	#__NO_RETURN


	)

227 #i‚de‡ 
__USED


228 #w¨nög 
No
 
compûî
 
•ecific
 
sﬁuti⁄
 
__USED
. __USED 
is
 
ign‹ed
.

229 
	#__USED


	)

231 #i‚de‡ 
__WEAK


232 
	#__WEAK
 
__wók


	)

234 #i‚de‡ 
__PACKED


235 
	#__PACKED
 @
∑cked


	)

237 #i‚de‡ 
__PACKED_STRUCT


238 
	#__PACKED_STRUCT
 @
∑cked
 

	)

240 #i‚de‡ 
__PACKED_UNION


241 
	#__PACKED_UNION
 @
∑cked
 

	)

243 #i‚de‡ 
__UNALIGNED_UINT32


244 @
∑cked
 
	sT_UINT32
 { 
uöt32_t
 
	mv
; };

245 
	#__UNALIGNED_UINT32
(
x
Ë(((
T_UINT32
 *)(x))->
v
)

	)

247 #i‚de‡ 
__UNALIGNED_UINT16_WRITE


248 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
uöt16_t
 
	gv
; };

249 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
vÆ
Ë()((((
T_UINT16_WRITE
 *)(*)◊ddr))->
v
Ë(vÆ))

	)

251 #i‚de‡ 
__UNALIGNED_UINT16_READ


252 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
uöt16_t
 
	gv
; };

253 
	#__UNALIGNED_UINT16_READ
(
addr
Ë(((c⁄° 
T_UINT16_READ
 *)(c⁄° *)◊ddr))->
v
)

	)

255 #i‚de‡ 
__UNALIGNED_UINT32_WRITE


256 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
uöt32_t
 
	gv
; };

257 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
vÆ
Ë()((((
T_UINT32_WRITE
 *)(*)◊ddr))->
v
Ë(vÆ))

	)

259 #i‚de‡ 
__UNALIGNED_UINT32_READ


260 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
uöt32_t
 
	gv
; };

261 
	#__UNALIGNED_UINT32_READ
(
addr
Ë(((c⁄° 
T_UINT32_READ
 *)(c⁄° *)◊ddr))->
v
)

	)

263 #i‚de‡ 
__ALIGNED


264 #w¨nög 
No
 
compûî
 
•ecific
 
sﬁuti⁄
 
__ALIGNED
. __ALIGNED 
is
 
ign‹ed
.

265 
	#__ALIGNED
(
x
)

	)

267 #i‚de‡ 
__RESTRICT


268 #w¨nög 
No
 
compûî
 
•ecific
 
sﬁuti⁄
 
__RESTRICT
. __RESTRICT 
is
 
ign‹ed
.

269 
	#__RESTRICT


	)

271 #i‚de‡ 
__COMPILER_BARRIER


272 #w¨nög 
No
 
compûî
 
•ecific
 
sﬁuti⁄
 
__COMPILER_BARRIER
. __COMPILER_BARRIER 
is
 
ign‹ed
.

273 
	#__COMPILER_BARRIER
(Ë()0

	)

278 #îr‹ 
Unknown
 
compûî
.

	@C:\repos\SmallCar-main\cmsis\cmsis_gcc.h

25 #i‚de‡
__CMSIS_GCC_H


26 
	#__CMSIS_GCC_H


	)

29 #¥agm®
GCC
 
dügno°ic
 
push


30 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wsign-conversion"

31 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wconversion"

32 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wunused-parameter"

35 #i‚de‡
__has_buûtö


36 
	#__has_buûtö
(
x
Ë(0)

	)

40 #i‚de‡ 
__ASM


41 
	#__ASM
 
__asm


	)

43 #i‚de‡ 
__INLINE


44 
	#__INLINE
 
ölöe


	)

46 #i‚de‡ 
__STATIC_INLINE


47 
	#__STATIC_INLINE
 
ölöe


	)

49 #i‚de‡ 
__STATIC_FORCEINLINE


50 
	#__STATIC_FORCEINLINE
 
	`__©åibuã__
((
Æways_ölöe
)Ë
ölöe


	)

52 #i‚de‡ 
__NO_RETURN


53 
	#__NO_RETURN
 
	`__©åibuã__
((
__n‹ëu∫__
))

	)

55 #i‚de‡ 
__USED


56 
	#__USED
 
	`__©åibuã__
((
u£d
))

	)

58 #i‚de‡ 
__WEAK


59 
	#__WEAK
 
	`__©åibuã__
((
wók
))

	)

61 #i‚de‡ 
__PACKED


62 
	#__PACKED
 
	`__©åibuã__
((
∑cked
, 
	`Æig√d
(1)))

	)

64 #i‚de‡ 
__PACKED_STRUCT


65 
	#__PACKED_STRUCT
 
	`__©åibuã__
((
∑cked
, 
	`Æig√d
(1)))

	)

67 #i‚de‡ 
__PACKED_UNION


68 
	#__PACKED_UNION
 
	`__©åibuã__
((
∑cked
, 
	`Æig√d
(1)))

	)

70 #i‚de‡ 
__UNALIGNED_UINT32


71 #¥agm®
GCC
 
dügno°ic
 
push


72 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wpacked"

73 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wattributes"

74 
__©åibuã__
((
∑cked
)Ë
	gT_UINT32
 { 
uöt32_t
 
	gv
; };

75 #¥agm®
GCC
 
dügno°ic
 
p›


76 
	#__UNALIGNED_UINT32
(
x
Ë(((
T_UINT32
 *)(x))->
v
)

	)

78 #i‚de‡ 
__UNALIGNED_UINT16_WRITE


79 #¥agm®
GCC
 
dügno°ic
 
push


80 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wpacked"

81 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wattributes"

82 
__PACKED_STRUCT
 
	gT_UINT16_WRITE
 { 
uöt16_t
 
	gv
; };

83 #¥agm®
GCC
 
dügno°ic
 
p›


84 
	#__UNALIGNED_UINT16_WRITE
(
addr
, 
vÆ
Ë()((((
T_UINT16_WRITE
 *)(*)◊ddr))->
v
Ë(vÆ))

	)

86 #i‚de‡ 
__UNALIGNED_UINT16_READ


87 #¥agm®
GCC
 
dügno°ic
 
push


88 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wpacked"

89 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wattributes"

90 
__PACKED_STRUCT
 
	gT_UINT16_READ
 { 
uöt16_t
 
	gv
; };

91 #¥agm®
GCC
 
dügno°ic
 
p›


92 
	#__UNALIGNED_UINT16_READ
(
addr
Ë(((c⁄° 
T_UINT16_READ
 *)(c⁄° *)◊ddr))->
v
)

	)

94 #i‚de‡ 
__UNALIGNED_UINT32_WRITE


95 #¥agm®
GCC
 
dügno°ic
 
push


96 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wpacked"

97 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wattributes"

98 
__PACKED_STRUCT
 
	gT_UINT32_WRITE
 { 
uöt32_t
 
	gv
; };

99 #¥agm®
GCC
 
dügno°ic
 
p›


100 
	#__UNALIGNED_UINT32_WRITE
(
addr
, 
vÆ
Ë()((((
T_UINT32_WRITE
 *)(*)◊ddr))->
v
Ë(vÆ))

	)

102 #i‚de‡ 
__UNALIGNED_UINT32_READ


103 #¥agm®
GCC
 
dügno°ic
 
push


104 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wpacked"

105 #¥agm®
GCC
 
dügno°ic
 
ign‹ed
 "-Wattributes"

106 
__PACKED_STRUCT
 
	gT_UINT32_READ
 { 
uöt32_t
 
	gv
; };

107 #¥agm®
GCC
 
dügno°ic
 
p›


108 
	#__UNALIGNED_UINT32_READ
(
addr
Ë(((c⁄° 
T_UINT32_READ
 *)(c⁄° *)◊ddr))->
v
)

	)

110 #i‚de‡ 
__ALIGNED


111 
	#__ALIGNED
(
x
Ë
	`__©åibuã__
((
	`Æig√d
(x)))

	)

113 #i‚de‡ 
__RESTRICT


114 
	#__RESTRICT
 
__ª°ri˘


	)

116 #i‚de‡ 
__COMPILER_BARRIER


117 
	#__COMPILER_BARRIER
(Ë
__ASM
 vﬁ©ûe("":::"mem‹y")

	)

122 #i‚de‡
__PROGRAM_START


131 
__STATIC_FORCEINLINE
 
__NO_RETURN
 
	$__cmsis_°¨t
()

133 
	`_°¨t
(Ë
__NO_RETURN
;

136 
uöt32_t
 c⁄°* 
§c
;

137 
uöt32_t
* 
de°
;

138 
uöt32_t
 
wÀn
;

139 } 
	t__c›y_èbÀ_t
;

142 
uöt32_t
* 
de°
;

143 
uöt32_t
 
wÀn
;

144 } 
	t__zîo_èbÀ_t
;

146 c⁄° 
__c›y_èbÀ_t
 
__c›y_èbÀ_°¨t__
;

147 c⁄° 
__c›y_èbÀ_t
 
__c›y_èbÀ_íd__
;

148 c⁄° 
__zîo_èbÀ_t
 
__zîo_èbÀ_°¨t__
;

149 c⁄° 
__zîo_èbÀ_t
 
__zîo_èbÀ_íd__
;

151 
__c›y_èbÀ_t
 c⁄°* 
pTabÀ
 = &
__c›y_èbÀ_°¨t__
;ÖTabÀ < &
__c›y_èbÀ_íd__
; ++pTable) {

152 
uöt32_t
 
i
=0u; i<
pTabÀ
->
wÀn
; ++i) {

153 
pTabÀ
->
de°
[
i
] =ÖTabÀ->
§c
[i];

157 
__zîo_èbÀ_t
 c⁄°* 
pTabÀ
 = &
__zîo_èbÀ_°¨t__
;ÖTabÀ < &
__zîo_èbÀ_íd__
; ++pTable) {

158 
uöt32_t
 
i
=0u; i<
pTabÀ
->
wÀn
; ++i) {

159 
pTabÀ
->
de°
[
i
] = 0u;

163 
	`_°¨t
();

164 
	}
}

166 
	#__PROGRAM_START
 
__cmsis_°¨t


	)

169 #i‚de‡
__INITIAL_SP


170 
	#__INITIAL_SP
 
__SèckT›


	)

173 #i‚de‡
__STACK_LIMIT


174 
	#__STACK_LIMIT
 
__SèckLimô


	)

177 #i‚de‡
__VECTOR_TABLE


178 
	#__VECTOR_TABLE
 
__Ve˘‹s


	)

181 #i‚de‡
__VECTOR_TABLE_ATTRIBUTE


182 
	#__VECTOR_TABLE_ATTRIBUTE
 
	`__©åibuã
((
u£d
, 
	`£˘i⁄
(".ve˘‹s")))

	)

196 
__STATIC_FORCEINLINE
 
	$__íabÀ_úq
()

198 
__ASM
 volatile ("cpsie i" : : : "memory");

199 
	}
}

207 
__STATIC_FORCEINLINE
 
	$__dißbÀ_úq
()

209 
__ASM
 volatile ("cpsid i" : : : "memory");

210 
	}
}

218 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_CONTROL
()

220 
uöt32_t
 
ªsu…
;

222 
__ASM
 vﬁ©ûê("MRS %0, c⁄åﬁ" : "Ù" (
ªsu…
) );

223 (
ªsu…
);

224 
	}
}

227 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

233 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__TZ_gë_CONTROL_NS
()

235 
uöt32_t
 
ªsu…
;

237 
__ASM
 vﬁ©ûê("MRS %0, c⁄åﬁ_ns" : "Ù" (
ªsu…
) );

238 (
ªsu…
);

239 
	}
}

248 
__STATIC_FORCEINLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

250 
__ASM
 vﬁ©ûê("MSR c⁄åﬁ, %0" : : "r" (
c⁄åﬁ
) : "memory");

251 
	}
}

254 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

260 
__STATIC_FORCEINLINE
 
	$__TZ_£t_CONTROL_NS
(
uöt32_t
 
c⁄åﬁ
)

262 
__ASM
 vﬁ©ûê("MSR c⁄åﬁ_ns, %0" : : "r" (
c⁄åﬁ
) : "memory");

263 
	}
}

272 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_IPSR
()

274 
uöt32_t
 
ªsu…
;

276 
__ASM
 vﬁ©ûê("MRS %0, ip§" : "Ù" (
ªsu…
) );

277 (
ªsu…
);

278 
	}
}

286 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_APSR
()

288 
uöt32_t
 
ªsu…
;

290 
__ASM
 vﬁ©ûê("MRS %0,áp§" : "Ù" (
ªsu…
) );

291 (
ªsu…
);

292 
	}
}

300 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_xPSR
()

302 
uöt32_t
 
ªsu…
;

304 
__ASM
 vﬁ©ûê("MRS %0, xp§" : "Ù" (
ªsu…
) );

305 (
ªsu…
);

306 
	}
}

314 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_PSP
()

316 
uöt32_t
 
ªsu…
;

318 
__ASM
 vﬁ©ûê("MRS %0,Ö•" : "Ù" (
ªsu…
) );

319 (
ªsu…
);

320 
	}
}

323 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

329 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__TZ_gë_PSP_NS
()

331 
uöt32_t
 
ªsu…
;

333 
__ASM
 vﬁ©ûê("MRS %0,Ö•_ns" : "Ù" (
ªsu…
) );

334 (
ªsu…
);

335 
	}
}

344 
__STATIC_FORCEINLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

346 
__ASM
 vﬁ©ûê("MSRÖ•, %0" : : "r" (
t›OfProcSèck
) : );

347 
	}
}

350 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

356 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PSP_NS
(
uöt32_t
 
t›OfProcSèck
)

358 
__ASM
 vﬁ©ûê("MSRÖ•_ns, %0" : : "r" (
t›OfProcSèck
) : );

359 
	}
}

368 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_MSP
()

370 
uöt32_t
 
ªsu…
;

372 
__ASM
 vﬁ©ûê("MRS %0, m•" : "Ù" (
ªsu…
) );

373 (
ªsu…
);

374 
	}
}

377 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

383 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__TZ_gë_MSP_NS
()

385 
uöt32_t
 
ªsu…
;

387 
__ASM
 vﬁ©ûê("MRS %0, m•_ns" : "Ù" (
ªsu…
) );

388 (
ªsu…
);

389 
	}
}

398 
__STATIC_FORCEINLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

400 
__ASM
 vﬁ©ûê("MSR m•, %0" : : "r" (
t›OfMaöSèck
) : );

401 
	}
}

404 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

410 
__STATIC_FORCEINLINE
 
	$__TZ_£t_MSP_NS
(
uöt32_t
 
t›OfMaöSèck
)

412 
__ASM
 vﬁ©ûê("MSR m•_ns, %0" : : "r" (
t›OfMaöSèck
) : );

413 
	}
}

417 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

423 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__TZ_gë_SP_NS
()

425 
uöt32_t
 
ªsu…
;

427 
__ASM
 vﬁ©ûê("MRS %0, sp_ns" : "Ù" (
ªsu…
) );

428 (
ªsu…
);

429 
	}
}

437 
__STATIC_FORCEINLINE
 
	$__TZ_£t_SP_NS
(
uöt32_t
 
t›OfSèck
)

439 
__ASM
 vﬁ©ûê("MSR sp_ns, %0" : : "r" (
t›OfSèck
) : );

440 
	}
}

449 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

451 
uöt32_t
 
ªsu…
;

453 
__ASM
 vﬁ©ûê("MRS %0,Örimask" : "Ù" (
ªsu…
) :: "memory");

454 (
ªsu…
);

455 
	}
}

458 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

464 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__TZ_gë_PRIMASK_NS
()

466 
uöt32_t
 
ªsu…
;

468 
__ASM
 vﬁ©ûê("MRS %0,Örimask_ns" : "Ù" (
ªsu…
) :: "memory");

469 (
ªsu…
);

470 
	}
}

479 
__STATIC_FORCEINLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

481 
__ASM
 vﬁ©ûê("MSRÖrimask, %0" : : "r" (
¥iMask
) : "memory");

482 
	}
}

485 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

491 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PRIMASK_NS
(
uöt32_t
 
¥iMask
)

493 
__ASM
 vﬁ©ûê("MSRÖrimask_ns, %0" : : "r" (
¥iMask
) : "memory");

494 
	}
}

498 #i‡((
deföed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

499 (
deföed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

500 (
deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

506 
__STATIC_FORCEINLINE
 
	$__íabÀ_Áu…_úq
()

508 
__ASM
 volatile ("cpsie f" : : : "memory");

509 
	}
}

517 
__STATIC_FORCEINLINE
 
	$__dißbÀ_Áu…_úq
()

519 
__ASM
 volatile ("cpsid f" : : : "memory");

520 
	}
}

528 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

530 
uöt32_t
 
ªsu…
;

532 
__ASM
 vﬁ©ûê("MRS %0, ba£¥i" : "Ù" (
ªsu…
) );

533 (
ªsu…
);

534 
	}
}

537 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

543 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__TZ_gë_BASEPRI_NS
()

545 
uöt32_t
 
ªsu…
;

547 
__ASM
 vﬁ©ûê("MRS %0, ba£¥i_ns" : "Ù" (
ªsu…
) );

548 (
ªsu…
);

549 
	}
}

558 
__STATIC_FORCEINLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
ba£Pri
)

560 
__ASM
 vﬁ©ûê("MSR ba£¥i, %0" : : "r" (
ba£Pri
) : "memory");

561 
	}
}

564 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

570 
__STATIC_FORCEINLINE
 
	$__TZ_£t_BASEPRI_NS
(
uöt32_t
 
ba£Pri
)

572 
__ASM
 vﬁ©ûê("MSR ba£¥i_ns, %0" : : "r" (
ba£Pri
) : "memory");

573 
	}
}

583 
__STATIC_FORCEINLINE
 
	$__£t_BASEPRI_MAX
(
uöt32_t
 
ba£Pri
)

585 
__ASM
 vﬁ©ûê("MSR ba£¥i_max, %0" : : "r" (
ba£Pri
) : "memory");

586 
	}
}

594 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

596 
uöt32_t
 
ªsu…
;

598 
__ASM
 vﬁ©ûê("MRS %0, fau…mask" : "Ù" (
ªsu…
) );

599 (
ªsu…
);

600 
	}
}

603 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

609 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__TZ_gë_FAULTMASK_NS
()

611 
uöt32_t
 
ªsu…
;

613 
__ASM
 vﬁ©ûê("MRS %0, fau…mask_ns" : "Ù" (
ªsu…
) );

614 (
ªsu…
);

615 
	}
}

624 
__STATIC_FORCEINLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

626 
__ASM
 vﬁ©ûê("MSR fau…mask, %0" : : "r" (
Áu…Mask
) : "memory");

627 
	}
}

630 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

636 
__STATIC_FORCEINLINE
 
	$__TZ_£t_FAULTMASK_NS
(
uöt32_t
 
Áu…Mask
)

638 
__ASM
 vﬁ©ûê("MSR fau…mask_ns, %0" : : "r" (
Áu…Mask
) : "memory");

639 
	}
}

643 (
deföed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

644 (
deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

647 #i‡((
deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

648 (
deföed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

659 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_PSPLIM
()

661 #i‡(!(
	`deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

662 (!
	`deföed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

666 
uöt32_t
 
ªsu…
;

667 
__ASM
 vﬁ©ûê("MRS %0,Ö•lim" : "Ù" (
ªsu…
) );

668  
ªsu…
;

670 
	}
}

672 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
) && (__ARM_FEATURE_CMSE == 3))

681 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__TZ_gë_PSPLIM_NS
()

683 #i‡(!(
	`deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

687 
uöt32_t
 
ªsu…
;

688 
__ASM
 vﬁ©ûê("MRS %0,Ö•lim_ns" : "Ù" (
ªsu…
) );

689  
ªsu…
;

691 
	}
}

704 
__STATIC_FORCEINLINE
 
	$__£t_PSPLIM
(
uöt32_t
 
ProcSèckPåLimô
)

706 #i‡(!(
	`deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

707 (!
	`deföed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

709 ()
ProcSèckPåLimô
;

711 
__ASM
 vﬁ©ûê("MSRÖ•lim, %0" : : "r" (
ProcSèckPåLimô
));

713 
	}
}

716 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

725 
__STATIC_FORCEINLINE
 
	$__TZ_£t_PSPLIM_NS
(
uöt32_t
 
ProcSèckPåLimô
)

727 #i‡(!(
	`deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

729 ()
ProcSèckPåLimô
;

731 
__ASM
 vﬁ©ûê("MSRÖ•lim_ns, %0\n" : : "r" (
ProcSèckPåLimô
));

733 
	}
}

746 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_MSPLIM
()

748 #i‡(!(
	`deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

749 (!
	`deföed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

753 
uöt32_t
 
ªsu…
;

754 
__ASM
 vﬁ©ûê("MRS %0, m•lim" : "Ù" (
ªsu…
) );

755  
ªsu…
;

757 
	}
}

760 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

769 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__TZ_gë_MSPLIM_NS
()

771 #i‡(!(
	`deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

775 
uöt32_t
 
ªsu…
;

776 
__ASM
 vﬁ©ûê("MRS %0, m•lim_ns" : "Ù" (
ªsu…
) );

777  
ªsu…
;

779 
	}
}

792 
__STATIC_FORCEINLINE
 
	$__£t_MSPLIM
(
uöt32_t
 
MaöSèckPåLimô
)

794 #i‡(!(
	`deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \

795 (!
	`deföed
 (
__ARM_FEATURE_CMSE
) || (__ARM_FEATURE_CMSE < 3)))

797 ()
MaöSèckPåLimô
;

799 
__ASM
 vﬁ©ûê("MSR m•lim, %0" : : "r" (
MaöSèckPåLimô
));

801 
	}
}

804 #i‡(
deföed
 (
__ARM_FEATURE_CMSE
 ) && (__ARM_FEATURE_CMSE == 3))

813 
__STATIC_FORCEINLINE
 
	$__TZ_£t_MSPLIM_NS
(
uöt32_t
 
MaöSèckPåLimô
)

815 #i‡(!(
	`deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)))

817 ()
MaöSèckPåLimô
;

819 
__ASM
 vﬁ©ûê("MSR m•lim_ns, %0" : : "r" (
MaöSèckPåLimô
));

821 
	}
}

825 (
deföed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

833 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__gë_FPSCR
()

835 #i‡((
	`deföed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

836 (
	`deföed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

837 #i‡
	`__has_buûtö
(
__buûtö_¨m_gë_Âs¸
)

841  
	`__buûtö_¨m_gë_Âs¸
();

843 
uöt32_t
 
ªsu…
;

845 
__ASM
 vﬁ©ûê("VMRS %0, fps¸" : "Ù" (
ªsu…
) );

846 (
ªsu…
);

851 
	}
}

859 
__STATIC_FORCEINLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

861 #i‡((
	`deföed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)) && \

862 (
	`deföed
 (
__FPU_USED
 ) && (__FPU_USED == 1U)) )

863 #i‡
	`__has_buûtö
(
__buûtö_¨m_£t_Âs¸
)

867 
	`__buûtö_¨m_£t_Âs¸
(
Âs¸
);

869 
__ASM
 vﬁ©ûê("VMSR fps¸, %0" : : "r" (
Âs¸
) : "vfpcc", "memory");

872 ()
Âs¸
;

874 
	}
}

889 #i‡
deföed
 (
__thumb__
Ë&& !deföed (
__thumb2__
)

890 
	#__CMSIS_GCC_OUT_REG
(
r
Ë"ˆ" (r)

	)

891 
	#__CMSIS_GCC_RW_REG
(
r
Ë"+l" (r)

	)

892 
	#__CMSIS_GCC_USE_REG
(
r
Ë"l" (r)

	)

894 
	#__CMSIS_GCC_OUT_REG
(
r
Ë"Ù" (r)

	)

895 
	#__CMSIS_GCC_RW_REG
(
r
Ë"+r" (r)

	)

896 
	#__CMSIS_GCC_USE_REG
(
r
Ë"r" (r)

	)

903 
	#__NOP
(Ë
__ASM
 vﬁ©ûê("n›")

	)

909 
	#__WFI
(Ë
__ASM
 vﬁ©ûê("wfi")

	)

917 
	#__WFE
(Ë
__ASM
 vﬁ©ûê("w„")

	)

924 
	#__SEV
(Ë
__ASM
 vﬁ©ûê("£v")

	)

933 
__STATIC_FORCEINLINE
 
	$__ISB
()

935 
__ASM
 volatile ("isb 0xF":::"memory");

936 
	}
}

944 
__STATIC_FORCEINLINE
 
	$__DSB
()

946 
__ASM
 volatile ("dsb 0xF":::"memory");

947 
	}
}

955 
__STATIC_FORCEINLINE
 
	$__DMB
()

957 
__ASM
 volatile ("dmb 0xF":::"memory");

958 
	}
}

967 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__REV
(
uöt32_t
 
vÆue
)

969 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 5)

970  
	`__buûtö_bsw≠32
(
vÆue
);

972 
uöt32_t
 
ªsu…
;

974 
__ASM
 vﬁ©ûê("ªv %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
ªsu…
Ë: 
	`__CMSIS_GCC_USE_REG
 (
vÆue
) );

975  
ªsu…
;

977 
	}
}

986 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

988 
uöt32_t
 
ªsu…
;

990 
__ASM
 vﬁ©ûê("ªv16 %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
ªsu…
Ë: 
	`__CMSIS_GCC_USE_REG
 (
vÆue
) );

991  
ªsu…
;

992 
	}
}

1001 
__STATIC_FORCEINLINE
 
öt16_t
 
	$__REVSH
(
öt16_t
 
vÆue
)

1003 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

1004  (
öt16_t
)
	`__buûtö_bsw≠16
(
vÆue
);

1006 
öt16_t
 
ªsu…
;

1008 
__ASM
 vﬁ©ûê("ªvsh %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
ªsu…
Ë: 
	`__CMSIS_GCC_USE_REG
 (
vÆue
) );

1009  
ªsu…
;

1011 
	}
}

1021 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__ROR
(
uöt32_t
 
›1
, uöt32_à
›2
)

1023 
›2
 %= 32U;

1024 i‡(
›2
 == 0U)

1026  
›1
;

1028  (
›1
 >> 
›2
) | (op1 << (32U - op2));

1029 
	}
}

1039 
	#__BKPT
(
vÆue
Ë
__ASM
 vﬁ©ûê("bk± "#vÆue)

	)

1048 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__RBIT
(
uöt32_t
 
vÆue
)

1050 
uöt32_t
 
ªsu…
;

1052 #i‡((
	`deföed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1053 (
	`deföed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

1054 (
	`deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

1055 
__ASM
 vﬁ©ûê("rbô %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

1057 
uöt32_t
 
s
 = (4U * 8U) - 1U;

1059 
ªsu…
 = 
vÆue
;

1060 
vÆue
 >>= 1U; value != 0U; value >>= 1U)

1062 
ªsu…
 <<= 1U;

1063 
ªsu…
 |
vÆue
 & 1U;

1064 
s
--;

1066 
ªsu…
 <<
s
;

1068  
ªsu…
;

1069 
	}
}

1078 
__STATIC_FORCEINLINE
 
uöt8_t
 
	$__CLZ
(
uöt32_t
 
vÆue
)

1089 i‡(
vÆue
 == 0U)

1093  
	`__buûtö_˛z
(
vÆue
);

1094 
	}
}

1097 #i‡((
deföed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1098 (
deföed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1099 (
deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1100 (
deföed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

1107 
__STATIC_FORCEINLINE
 
uöt8_t
 
	$__LDREXB
(vﬁ©ûê
uöt8_t
 *
addr
)

1109 
uöt32_t
 
ªsu…
;

1111 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

1112 
__ASM
 vﬁ©ûê("ldªxb %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

1117 
__ASM
 vﬁ©ûê("ldªxb %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) : "memory" );

1119  ((
uöt8_t
Ë
ªsu…
);

1120 
	}
}

1129 
__STATIC_FORCEINLINE
 
uöt16_t
 
	$__LDREXH
(vﬁ©ûê
uöt16_t
 *
addr
)

1131 
uöt32_t
 
ªsu…
;

1133 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

1134 
__ASM
 vﬁ©ûê("ldªxh %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

1139 
__ASM
 vﬁ©ûê("ldªxh %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) : "memory" );

1141  ((
uöt16_t
Ë
ªsu…
);

1142 
	}
}

1151 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__LDREXW
(vﬁ©ûê
uöt32_t
 *
addr
)

1153 
uöt32_t
 
ªsu…
;

1155 
__ASM
 vﬁ©ûê("ldªx %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
addr
) );

1156 (
ªsu…
);

1157 
	}
}

1168 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__STREXB
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
addr
)

1170 
uöt32_t
 
ªsu…
;

1172 
__ASM
 vﬁ©ûê("°ªxb %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
addr
Ë: "r" ((
uöt32_t
)
vÆue
) );

1173 (
ªsu…
);

1174 
	}
}

1185 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__STREXH
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
addr
)

1187 
uöt32_t
 
ªsu…
;

1189 
__ASM
 vﬁ©ûê("°ªxh %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
addr
Ë: "r" ((
uöt32_t
)
vÆue
) );

1190 (
ªsu…
);

1191 
	}
}

1202 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__STREXW
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
addr
)

1204 
uöt32_t
 
ªsu…
;

1206 
__ASM
 vﬁ©ûê("°ªx %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
addr
Ë: "r" (
vÆue
) );

1207 (
ªsu…
);

1208 
	}
}

1215 
__STATIC_FORCEINLINE
 
	$__CLREX
()

1217 
__ASM
 volatile ("clrex" ::: "memory");

1218 
	}
}

1221 (
deföed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1222 (
deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1223 (
deföed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */

1226 #i‡((
deföed
 (
__ARM_ARCH_7M__
 ) && (__ARM_ARCH_7M__ == 1)) || \

1227 (
deföed
 (
__ARM_ARCH_7EM__
 ) && (__ARM_ARCH_7EM__ == 1)) || \

1228 (
deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) )

1236 
	#__SSAT
(
ARG1
,
ARG2
) \

1237 
__exãnsi⁄__
 \

1239 
öt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1240 
	`__ASM
 ("sßà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

1241 
__RES
; \

1242 })

	)

1252 
	#__USAT
(
ARG1
,
ARG2
) \

1253 
__exãnsi⁄__
 \

1255 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1256 
	`__ASM
 ("ußà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

1257 
__RES
; \

1258 })

	)

1268 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__RRX
(
uöt32_t
 
vÆue
)

1270 
uöt32_t
 
ªsu…
;

1272 
__ASM
 vﬁ©ûê("ºx %0, %1" : 
	`__CMSIS_GCC_OUT_REG
 (
ªsu…
Ë: 
	`__CMSIS_GCC_USE_REG
 (
vÆue
) );

1273 (
ªsu…
);

1274 
	}
}

1283 
__STATIC_FORCEINLINE
 
uöt8_t
 
	$__LDRBT
(vﬁ©ûê
uöt8_t
 *
±r
)

1285 
uöt32_t
 
ªsu…
;

1287 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

1288 
__ASM
 vﬁ©ûê("ldrbà%0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
±r
) );

1293 
__ASM
 vﬁ©ûê("ldrbà%0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
±r
) : "memory" );

1295  ((
uöt8_t
Ë
ªsu…
);

1296 
	}
}

1305 
__STATIC_FORCEINLINE
 
uöt16_t
 
	$__LDRHT
(vﬁ©ûê
uöt16_t
 *
±r
)

1307 
uöt32_t
 
ªsu…
;

1309 #i‡(
__GNUC__
 > 4Ë|| (__GNUC__ =4 && 
__GNUC_MINOR__
 >= 8)

1310 
__ASM
 vﬁ©ûê("ldrhà%0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
±r
) );

1315 
__ASM
 vﬁ©ûê("ldrhà%0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
±r
) : "memory" );

1317  ((
uöt16_t
Ë
ªsu…
);

1318 
	}
}

1327 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__LDRT
(vﬁ©ûê
uöt32_t
 *
±r
)

1329 
uöt32_t
 
ªsu…
;

1331 
__ASM
 vﬁ©ûê("ldπ %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
±r
) );

1332 (
ªsu…
);

1333 
	}
}

1342 
__STATIC_FORCEINLINE
 
	$__STRBT
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
±r
)

1344 
__ASM
 vﬁ©ûê("°rbà%1, %0" : "=Q" (*
±r
Ë: "r" ((
uöt32_t
)
vÆue
) );

1345 
	}
}

1354 
__STATIC_FORCEINLINE
 
	$__STRHT
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
±r
)

1356 
__ASM
 vﬁ©ûê("°rhà%1, %0" : "=Q" (*
±r
Ë: "r" ((
uöt32_t
)
vÆue
) );

1357 
	}
}

1366 
__STATIC_FORCEINLINE
 
	$__STRT
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
±r
)

1368 
__ASM
 vﬁ©ûê("°π %1, %0" : "=Q" (*
±r
Ë: "r" (
vÆue
) );

1369 
	}
}

1372 (
deföed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1373 (
deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1382 
__STATIC_FORCEINLINE
 
öt32_t
 
	$__SSAT
(
öt32_t
 
vÆ
, 
uöt32_t
 
ßt
)

1384 i‡((
ßt
 >= 1U) && (sat <= 32U))

1386 c⁄° 
öt32_t
 
max
 = (öt32_t)((1U << (
ßt
 - 1U)) - 1U);

1387 c⁄° 
öt32_t
 
mö
 = -1 - 
max
 ;

1388 i‡(
vÆ
 > 
max
)

1390  
max
;

1392 i‡(
vÆ
 < 
mö
)

1394  
mö
;

1397  
vÆ
;

1398 
	}
}

1407 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__USAT
(
öt32_t
 
vÆ
, 
uöt32_t
 
ßt
)

1409 i‡(
ßt
 <= 31U)

1411 c⁄° 
uöt32_t
 
max
 = ((1U << 
ßt
) - 1U);

1412 i‡(
vÆ
 > (
öt32_t
)
max
)

1414  
max
;

1416 i‡(
vÆ
 < 0)

1421  (
uöt32_t
)
vÆ
;

1422 
	}
}

1425 (
deföed
 (
__ARM_ARCH_7EM__
 ) && (
	g__ARM_ARCH_7EM__
 == 1)) || \

1426 (
deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */

1429 #i‡((
deföed
 (
__ARM_ARCH_8M_MAIN__
 ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \

1430 (
deföed
 (
__ARM_ARCH_8M_BASE__
 ) && (__ARM_ARCH_8M_BASE__ == 1)) )

1437 
__STATIC_FORCEINLINE
 
uöt8_t
 
	$__LDAB
(vﬁ©ûê
uöt8_t
 *
±r
)

1439 
uöt32_t
 
ªsu…
;

1441 
__ASM
 vﬁ©ûê("ldab %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
±r
) );

1442  ((
uöt8_t
Ë
ªsu…
);

1443 
	}
}

1452 
__STATIC_FORCEINLINE
 
uöt16_t
 
	$__LDAH
(vﬁ©ûê
uöt16_t
 *
±r
)

1454 
uöt32_t
 
ªsu…
;

1456 
__ASM
 vﬁ©ûê("ldah %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
±r
) );

1457  ((
uöt16_t
Ë
ªsu…
);

1458 
	}
}

1467 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__LDA
(vﬁ©ûê
uöt32_t
 *
±r
)

1469 
uöt32_t
 
ªsu…
;

1471 
__ASM
 vﬁ©ûê("ld®%0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
±r
) );

1472 (
ªsu…
);

1473 
	}
}

1482 
__STATIC_FORCEINLINE
 
	$__STLB
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
±r
)

1484 
__ASM
 vﬁ©ûê("°lb %1, %0" : "=Q" (*
±r
Ë: "r" ((
uöt32_t
)
vÆue
) );

1485 
	}
}

1494 
__STATIC_FORCEINLINE
 
	$__STLH
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
±r
)

1496 
__ASM
 vﬁ©ûê("°lh %1, %0" : "=Q" (*
±r
Ë: "r" ((
uöt32_t
)
vÆue
) );

1497 
	}
}

1506 
__STATIC_FORCEINLINE
 
	$__STL
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
±r
)

1508 
__ASM
 vﬁ©ûê("°»%1, %0" : "=Q" (*
±r
Ë: "r" ((
uöt32_t
)
vÆue
) );

1509 
	}
}

1518 
__STATIC_FORCEINLINE
 
uöt8_t
 
	$__LDAEXB
(vﬁ©ûê
uöt8_t
 *
±r
)

1520 
uöt32_t
 
ªsu…
;

1522 
__ASM
 vﬁ©ûê("ld´xb %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
±r
) );

1523  ((
uöt8_t
Ë
ªsu…
);

1524 
	}
}

1533 
__STATIC_FORCEINLINE
 
uöt16_t
 
	$__LDAEXH
(vﬁ©ûê
uöt16_t
 *
±r
)

1535 
uöt32_t
 
ªsu…
;

1537 
__ASM
 vﬁ©ûê("ld´xh %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
±r
) );

1538  ((
uöt16_t
Ë
ªsu…
);

1539 
	}
}

1548 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__LDAEX
(vﬁ©ûê
uöt32_t
 *
±r
)

1550 
uöt32_t
 
ªsu…
;

1552 
__ASM
 vﬁ©ûê("ld´x %0, %1" : "Ù" (
ªsu…
Ë: "Q" (*
±r
) );

1553 (
ªsu…
);

1554 
	}
}

1565 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__STLEXB
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
±r
)

1567 
uöt32_t
 
ªsu…
;

1569 
__ASM
 vﬁ©ûê("°Àxb %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
±r
Ë: "r" ((
uöt32_t
)
vÆue
) );

1570 (
ªsu…
);

1571 
	}
}

1582 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__STLEXH
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
±r
)

1584 
uöt32_t
 
ªsu…
;

1586 
__ASM
 vﬁ©ûê("°Àxh %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
±r
Ë: "r" ((
uöt32_t
)
vÆue
) );

1587 (
ªsu…
);

1588 
	}
}

1599 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__STLEX
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
±r
)

1601 
uöt32_t
 
ªsu…
;

1603 
__ASM
 vﬁ©ûê("°Àx %0, %2, %1" : "=&r" (
ªsu…
), "=Q" (*
±r
Ë: "r" ((
uöt32_t
)
vÆue
) );

1604 (
ªsu…
);

1605 
	}
}

1608 (
deföed
 (
__ARM_ARCH_8M_BASE__
 ) && (
	g__ARM_ARCH_8M_BASE__
 == 1)) ) */

1619 #i‡(
deföed
 (
__ARM_FEATURE_DSP
) && (__ARM_FEATURE_DSP == 1))

1621 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1623 
uöt32_t
 
ªsu…
;

1625 
__ASM
 vﬁ©ûê("ßdd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1626 (
ªsu…
);

1627 
	}
}

1629 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__QADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1631 
uöt32_t
 
ªsu…
;

1633 
__ASM
 vﬁ©ûê("qadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1634 (
ªsu…
);

1635 
	}
}

1637 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SHADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1639 
uöt32_t
 
ªsu…
;

1641 
__ASM
 vﬁ©ûê("shadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1642 (
ªsu…
);

1643 
	}
}

1645 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1647 
uöt32_t
 
ªsu…
;

1649 
__ASM
 vﬁ©ûê("uadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1650 (
ªsu…
);

1651 
	}
}

1653 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UQADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1655 
uöt32_t
 
ªsu…
;

1657 
__ASM
 vﬁ©ûê("uqadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1658 (
ªsu…
);

1659 
	}
}

1661 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UHADD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1663 
uöt32_t
 
ªsu…
;

1665 
__ASM
 vﬁ©ûê("uhadd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1666 (
ªsu…
);

1667 
	}
}

1670 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1672 
uöt32_t
 
ªsu…
;

1674 
__ASM
 vﬁ©ûê("ssub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1675 (
ªsu…
);

1676 
	}
}

1678 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__QSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1680 
uöt32_t
 
ªsu…
;

1682 
__ASM
 vﬁ©ûê("qsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1683 (
ªsu…
);

1684 
	}
}

1686 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SHSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1688 
uöt32_t
 
ªsu…
;

1690 
__ASM
 vﬁ©ûê("shsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1691 (
ªsu…
);

1692 
	}
}

1694 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__USUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1696 
uöt32_t
 
ªsu…
;

1698 
__ASM
 vﬁ©ûê("usub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1699 (
ªsu…
);

1700 
	}
}

1702 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UQSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1704 
uöt32_t
 
ªsu…
;

1706 
__ASM
 vﬁ©ûê("uqsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1707 (
ªsu…
);

1708 
	}
}

1710 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UHSUB8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1712 
uöt32_t
 
ªsu…
;

1714 
__ASM
 vﬁ©ûê("uhsub8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1715 (
ªsu…
);

1716 
	}
}

1719 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1721 
uöt32_t
 
ªsu…
;

1723 
__ASM
 vﬁ©ûê("ßdd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1724 (
ªsu…
);

1725 
	}
}

1727 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__QADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1729 
uöt32_t
 
ªsu…
;

1731 
__ASM
 vﬁ©ûê("qadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1732 (
ªsu…
);

1733 
	}
}

1735 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SHADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1737 
uöt32_t
 
ªsu…
;

1739 
__ASM
 vﬁ©ûê("shadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1740 (
ªsu…
);

1741 
	}
}

1743 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1745 
uöt32_t
 
ªsu…
;

1747 
__ASM
 vﬁ©ûê("uadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1748 (
ªsu…
);

1749 
	}
}

1751 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UQADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1753 
uöt32_t
 
ªsu…
;

1755 
__ASM
 vﬁ©ûê("uqadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1756 (
ªsu…
);

1757 
	}
}

1759 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UHADD16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1761 
uöt32_t
 
ªsu…
;

1763 
__ASM
 vﬁ©ûê("uhadd16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1764 (
ªsu…
);

1765 
	}
}

1767 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1769 
uöt32_t
 
ªsu…
;

1771 
__ASM
 vﬁ©ûê("ssub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1772 (
ªsu…
);

1773 
	}
}

1775 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__QSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1777 
uöt32_t
 
ªsu…
;

1779 
__ASM
 vﬁ©ûê("qsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1780 (
ªsu…
);

1781 
	}
}

1783 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SHSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1785 
uöt32_t
 
ªsu…
;

1787 
__ASM
 vﬁ©ûê("shsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1788 (
ªsu…
);

1789 
	}
}

1791 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__USUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1793 
uöt32_t
 
ªsu…
;

1795 
__ASM
 vﬁ©ûê("usub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1796 (
ªsu…
);

1797 
	}
}

1799 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UQSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1801 
uöt32_t
 
ªsu…
;

1803 
__ASM
 vﬁ©ûê("uqsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1804 (
ªsu…
);

1805 
	}
}

1807 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UHSUB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1809 
uöt32_t
 
ªsu…
;

1811 
__ASM
 vﬁ©ûê("uhsub16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1812 (
ªsu…
);

1813 
	}
}

1815 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1817 
uöt32_t
 
ªsu…
;

1819 
__ASM
 vﬁ©ûê("ßsx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1820 (
ªsu…
);

1821 
	}
}

1823 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__QASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1825 
uöt32_t
 
ªsu…
;

1827 
__ASM
 vﬁ©ûê("qasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1828 (
ªsu…
);

1829 
	}
}

1831 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SHASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1833 
uöt32_t
 
ªsu…
;

1835 
__ASM
 vﬁ©ûê("shasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1836 (
ªsu…
);

1837 
	}
}

1839 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1841 
uöt32_t
 
ªsu…
;

1843 
__ASM
 vﬁ©ûê("uasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1844 (
ªsu…
);

1845 
	}
}

1847 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UQASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1849 
uöt32_t
 
ªsu…
;

1851 
__ASM
 vﬁ©ûê("uqasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1852 (
ªsu…
);

1853 
	}
}

1855 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UHASX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1857 
uöt32_t
 
ªsu…
;

1859 
__ASM
 vﬁ©ûê("uhasx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1860 (
ªsu…
);

1861 
	}
}

1863 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1865 
uöt32_t
 
ªsu…
;

1867 
__ASM
 vﬁ©ûê("sßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1868 (
ªsu…
);

1869 
	}
}

1871 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__QSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1873 
uöt32_t
 
ªsu…
;

1875 
__ASM
 vﬁ©ûê("qßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1876 (
ªsu…
);

1877 
	}
}

1879 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SHSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1881 
uöt32_t
 
ªsu…
;

1883 
__ASM
 vﬁ©ûê("shßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1884 (
ªsu…
);

1885 
	}
}

1887 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__USAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1889 
uöt32_t
 
ªsu…
;

1891 
__ASM
 vﬁ©ûê("ußx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1892 (
ªsu…
);

1893 
	}
}

1895 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UQSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1897 
uöt32_t
 
ªsu…
;

1899 
__ASM
 vﬁ©ûê("uqßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1900 (
ªsu…
);

1901 
	}
}

1903 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UHSAX
(
uöt32_t
 
›1
, uöt32_à
›2
)

1905 
uöt32_t
 
ªsu…
;

1907 
__ASM
 vﬁ©ûê("uhßx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1908 (
ªsu…
);

1909 
	}
}

1911 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__USAD8
(
uöt32_t
 
›1
, uöt32_à
›2
)

1913 
uöt32_t
 
ªsu…
;

1915 
__ASM
 vﬁ©ûê("ußd8 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1916 (
ªsu…
);

1917 
	}
}

1919 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__USADA8
(
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

1921 
uöt32_t
 
ªsu…
;

1923 
__ASM
 vﬁ©ûê("ußda8 %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

1924 (
ªsu…
);

1925 
	}
}

1927 
	#__SSAT16
(
ARG1
,
ARG2
) \

1929 
öt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1930 
	`__ASM
 ("sßt16 %0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

1931 
__RES
; \

1932 })

	)

1934 
	#__USAT16
(
ARG1
,
ARG2
) \

1936 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

1937 
	`__ASM
 ("ußt16 %0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

1938 
__RES
; \

1939 })

	)

1941 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UXTB16
(
uöt32_t
 
›1
)

1943 
uöt32_t
 
ªsu…
;

1945 
__ASM
 vﬁ©ûê("uxtb16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
›1
));

1946 (
ªsu…
);

1947 
	}
}

1949 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__UXTAB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1951 
uöt32_t
 
ªsu…
;

1953 
__ASM
 vﬁ©ûê("uxèb16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1954 (
ªsu…
);

1955 
	}
}

1957 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SXTB16
(
uöt32_t
 
›1
)

1959 
uöt32_t
 
ªsu…
;

1961 
__ASM
 vﬁ©ûê("sxtb16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
›1
));

1962 (
ªsu…
);

1963 
	}
}

1965 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SXTAB16
(
uöt32_t
 
›1
, uöt32_à
›2
)

1967 
uöt32_t
 
ªsu…
;

1969 
__ASM
 vﬁ©ûê("sxèb16 %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1970 (
ªsu…
);

1971 
	}
}

1973 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SMUAD
 (
uöt32_t
 
›1
, uöt32_à
›2
)

1975 
uöt32_t
 
ªsu…
;

1977 
__ASM
 vﬁ©ûê("smuad %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1978 (
ªsu…
);

1979 
	}
}

1981 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SMUADX
 (
uöt32_t
 
›1
, uöt32_à
›2
)

1983 
uöt32_t
 
ªsu…
;

1985 
__ASM
 vﬁ©ûê("smuadx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

1986 (
ªsu…
);

1987 
	}
}

1989 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SMLAD
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

1991 
uöt32_t
 
ªsu…
;

1993 
__ASM
 vﬁ©ûê("smœd %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

1994 (
ªsu…
);

1995 
	}
}

1997 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SMLADX
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

1999 
uöt32_t
 
ªsu…
;

2001 
__ASM
 vﬁ©ûê("smœdx %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

2002 (
ªsu…
);

2003 
	}
}

2005 
__STATIC_FORCEINLINE
 
uöt64_t
 
	$__SMLALD
 (
uöt32_t
 
›1
, uöt32_à
›2
, 
uöt64_t
 
acc
)

2007 
	uŒªg_u
{

2008 
uöt32_t
 
w32
[2];

2009 
uöt64_t
 
w64
;

2010 } 
Œr
;

2011 
Œr
.
w64
 = 
acc
;

2013 #i‚de‡
__ARMEB__


2014 
__ASM
 vﬁ©ûê("smœld %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[0]), "Ù" (Œr.w32[1]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2016 
__ASM
 vﬁ©ûê("smœld %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[1]), "Ù" (Œr.w32[0]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2019 (
Œr
.
w64
);

2020 
	}
}

2022 
__STATIC_FORCEINLINE
 
uöt64_t
 
	$__SMLALDX
 (
uöt32_t
 
›1
, uöt32_à
›2
, 
uöt64_t
 
acc
)

2024 
	uŒªg_u
{

2025 
uöt32_t
 
w32
[2];

2026 
uöt64_t
 
w64
;

2027 } 
Œr
;

2028 
Œr
.
w64
 = 
acc
;

2030 #i‚de‡
__ARMEB__


2031 
__ASM
 vﬁ©ûê("smœldx %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[0]), "Ù" (Œr.w32[1]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2033 
__ASM
 vﬁ©ûê("smœldx %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[1]), "Ù" (Œr.w32[0]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2036 (
Œr
.
w64
);

2037 
	}
}

2039 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SMUSD
 (
uöt32_t
 
›1
, uöt32_à
›2
)

2041 
uöt32_t
 
ªsu…
;

2043 
__ASM
 vﬁ©ûê("smusd %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

2044 (
ªsu…
);

2045 
	}
}

2047 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SMUSDX
 (
uöt32_t
 
›1
, uöt32_à
›2
)

2049 
uöt32_t
 
ªsu…
;

2051 
__ASM
 vﬁ©ûê("smusdx %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

2052 (
ªsu…
);

2053 
	}
}

2055 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SMLSD
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

2057 
uöt32_t
 
ªsu…
;

2059 
__ASM
 vﬁ©ûê("smlsd %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

2060 (
ªsu…
);

2061 
	}
}

2063 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SMLSDX
 (
uöt32_t
 
›1
, uöt32_à
›2
, uöt32_à
›3
)

2065 
uöt32_t
 
ªsu…
;

2067 
__ASM
 vﬁ©ûê("smlsdx %0, %1, %2, %3" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
), "r" (
›3
) );

2068 (
ªsu…
);

2069 
	}
}

2071 
__STATIC_FORCEINLINE
 
uöt64_t
 
	$__SMLSLD
 (
uöt32_t
 
›1
, uöt32_à
›2
, 
uöt64_t
 
acc
)

2073 
	uŒªg_u
{

2074 
uöt32_t
 
w32
[2];

2075 
uöt64_t
 
w64
;

2076 } 
Œr
;

2077 
Œr
.
w64
 = 
acc
;

2079 #i‚de‡
__ARMEB__


2080 
__ASM
 vﬁ©ûê("sml¶d %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[0]), "Ù" (Œr.w32[1]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2082 
__ASM
 vﬁ©ûê("sml¶d %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[1]), "Ù" (Œr.w32[0]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2085 (
Œr
.
w64
);

2086 
	}
}

2088 
__STATIC_FORCEINLINE
 
uöt64_t
 
	$__SMLSLDX
 (
uöt32_t
 
›1
, uöt32_à
›2
, 
uöt64_t
 
acc
)

2090 
	uŒªg_u
{

2091 
uöt32_t
 
w32
[2];

2092 
uöt64_t
 
w64
;

2093 } 
Œr
;

2094 
Œr
.
w64
 = 
acc
;

2096 #i‚de‡
__ARMEB__


2097 
__ASM
 vﬁ©ûê("sml¶dx %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[0]), "Ù" (Œr.w32[1]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[0]), "1" (llr.w32[1]) );

2099 
__ASM
 vﬁ©ûê("sml¶dx %0, %1, %2, %3" : "Ù" (
Œr
.
w32
[1]), "Ù" (Œr.w32[0]): "r" (
›1
), "r" (
›2
) , "0" (llr.w32[1]), "1" (llr.w32[0]) );

2102 (
Œr
.
w64
);

2103 
	}
}

2105 
__STATIC_FORCEINLINE
 
uöt32_t
 
	$__SEL
 (
uöt32_t
 
›1
, uöt32_à
›2
)

2107 
uöt32_t
 
ªsu…
;

2109 
__ASM
 vﬁ©ûê("£»%0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

2110 (
ªsu…
);

2111 
	}
}

2113 
__STATIC_FORCEINLINE
 
öt32_t
 
	$__QADD
–
öt32_t
 
›1
, i¡32_à
›2
)

2115 
öt32_t
 
ªsu…
;

2117 
__ASM
 vﬁ©ûê("qadd %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

2118 (
ªsu…
);

2119 
	}
}

2121 
__STATIC_FORCEINLINE
 
öt32_t
 
	$__QSUB
–
öt32_t
 
›1
, i¡32_à
›2
)

2123 
öt32_t
 
ªsu…
;

2125 
__ASM
 vﬁ©ûê("qsub %0, %1, %2" : "Ù" (
ªsu…
Ë: "r" (
›1
), "r" (
›2
) );

2126 (
ªsu…
);

2127 
	}
}

2130 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

2132 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

2133 
	`__ASM
 ("pkhbà%0, %1, %2,Ü¶ %3" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

2134 
__RES
; \

2135 })

	)

2137 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

2139 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

2140 i‡(
ARG3
 == 0) \

2141 
	`__ASM
 ("pkhtb %0, %1, %2" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
) ); \

2143 
	`__ASM
 ("pkhtb %0, %1, %2,á§ %3" : "Ù" (
__RES
Ë: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

2144 
__RES
; \

2145 })

	)

2148 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
Ë–((((
uöt32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

2149 ((((
uöt32_t
)(
ARG2
)Ë<< (
ARG3
)Ë& 0xFFFF0000ULË)

	)

2151 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
Ë–((((
uöt32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

2152 ((((
uöt32_t
)(
ARG2
)Ë>> (
ARG3
)Ë& 0x0000FFFFULË)

	)

2154 
__STATIC_FORCEINLINE
 
öt32_t
 
	$__SMMLA
 (
öt32_t
 
›1
, i¡32_à
›2
, i¡32_à
›3
)

2156 
öt32_t
 
ªsu…
;

2158 
__ASM
 vﬁ©ûê("smmœ %0, %1, %2, %3" : "Ù" (
ªsu…
): "r" (
›1
), "r" (
›2
), "r" (
›3
) );

2159 (
ªsu…
);

2160 
	}
}

2166 #¥agm®
GCC
 
dügno°ic
 
p›


	@C:\repos\SmallCar-main\cmsis\cmsis_version.h

25 #i‡ 
deföed
 ( 
__ICCARM__
 )

26 #¥agm®
sy°em_ö˛ude


27 #ñi‡
deföed
 (
__˛™g__
)

28 #¥agm®
˛™g
 
sy°em_hódî


31 #i‚de‡
__CMSIS_VERSION_H


32 
	#__CMSIS_VERSION_H


	)

35 
	#__CM_CMSIS_VERSION_MAIN
 ( 5UË

	)

36 
	#__CM_CMSIS_VERSION_SUB
 ( 3UË

	)

37 
	#__CM_CMSIS_VERSION
 ((
__CM_CMSIS_VERSION_MAIN
 << 16U) | \

38 
__CM_CMSIS_VERSION_SUB
 )

	)

	@C:\repos\SmallCar-main\cmsis\core_cm4.h

25 #i‡ 
deföed
 ( 
__ICCARM__
 )

26 #¥agm®
sy°em_ö˛ude


27 #ñi‡
deföed
 (
__˛™g__
)

28 #¥agm®
˛™g
 
sy°em_hódî


31 #i‚de‡
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

34 
	~<°döt.h
>

36 #ifde‡
__˝lu•lus


63 
	~"cmsis_vîsi⁄.h
"

66 
	#__CM4_CMSIS_VERSION_MAIN
 (
__CM_CMSIS_VERSION_MAIN
Ë

	)

67 
	#__CM4_CMSIS_VERSION_SUB
 (
__CM_CMSIS_VERSION_SUB
Ë

	)

68 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16U) | \

69 
__CM4_CMSIS_VERSION_SUB
 )

	)

71 
	#__CORTEX_M
 (4UË

	)

76 #i‡
deföed
 ( 
__CC_ARM
 )

77 #i‡
deföed
 
__TARGET_FPU_VFP


78 #i‡
deföed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

79 
	#__FPU_USED
 1U

	)

82 
	#__FPU_USED
 0U

	)

85 
	#__FPU_USED
 0U

	)

88 #ñi‡
deföed
 (
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

89 #i‡
deföed
 
__ARM_FP


90 #i‡
deföed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

91 
	#__FPU_USED
 1U

	)

94 
	#__FPU_USED
 0U

	)

97 
	#__FPU_USED
 0U

	)

100 #ñi‡
deföed
 ( 
__GNUC__
 )

101 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

102 #i‡
deföed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

103 
	#__FPU_USED
 1U

	)

106 
	#__FPU_USED
 0U

	)

109 
	#__FPU_USED
 0U

	)

112 #ñi‡
deföed
 ( 
__ICCARM__
 )

113 #i‡
deföed
 
__ARMVFP__


114 #i‡
deföed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

115 
	#__FPU_USED
 1U

	)

118 
	#__FPU_USED
 0U

	)

121 
	#__FPU_USED
 0U

	)

124 #ñi‡
deföed
 ( 
__TI_ARM__
 )

125 #i‡
deföed
 
__TI_VFP_SUPPORT__


126 #i‡
deföed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

127 
	#__FPU_USED
 1U

	)

130 
	#__FPU_USED
 0U

	)

133 
	#__FPU_USED
 0U

	)

136 #ñi‡
deföed
 ( 
__TASKING__
 )

137 #i‡
deföed
 
__FPU_VFP__


138 #i‡
deföed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

139 
	#__FPU_USED
 1U

	)

142 
	#__FPU_USED
 0U

	)

145 
	#__FPU_USED
 0U

	)

148 #ñi‡
deföed
 ( 
__CSMC__
 )

149 #i‡–
__CSMC__
 & 0x400U)

150 #i‡
deföed
 (
__FPU_PRESENT
) && (__FPU_PRESENT == 1U)

151 
	#__FPU_USED
 1U

	)

154 
	#__FPU_USED
 0U

	)

157 
	#__FPU_USED
 0U

	)

162 
	~"cmsis_compûî.h
"

165 #ifde‡
__˝lu•lus


171 #i‚de‡
__CMSIS_GENERIC


173 #i‚de‡
__CORE_CM4_H_DEPENDANT


174 
	#__CORE_CM4_H_DEPENDANT


	)

176 #ifde‡
__˝lu•lus


181 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


182 #i‚de‡
__CM4_REV


183 
	#__CM4_REV
 0x0000U

	)

187 #i‚de‡
__FPU_PRESENT


188 
	#__FPU_PRESENT
 0U

	)

192 #i‚de‡
__MPU_PRESENT


193 
	#__MPU_PRESENT
 0U

	)

197 #i‚de‡
__NVIC_PRIO_BITS


198 
	#__NVIC_PRIO_BITS
 3U

	)

202 #i‚de‡
__Víd‹_SysTickC⁄fig


203 
	#__Víd‹_SysTickC⁄fig
 0U

	)

216 #ifde‡
__˝lu•lus


217 
	#__I
 vﬁ©ûê

	)

219 
	#__I
 vﬁ©ûêc⁄°

	)

221 
	#__O
 vﬁ©ûê

	)

222 
	#__IO
 vﬁ©ûê

	)

225 
	#__IM
 vﬁ©ûêc⁄°

	)

226 
	#__OM
 vﬁ©ûê

	)

227 
	#__IOM
 vﬁ©ûê

	)

263 
uöt32_t
 
_ª£rved0
:16;

264 
uöt32_t
 
GE
:4;

265 
uöt32_t
 
_ª£rved1
:7;

266 
uöt32_t
 
Q
:1;

267 
uöt32_t
 
V
:1;

268 
uöt32_t
 
C
:1;

269 
uöt32_t
 
Z
:1;

270 
uöt32_t
 
N
:1;

271 } 
b
;

272 
uöt32_t
 
w
;

273 } 
	tAPSR_Ty≥
;

276 
	#APSR_N_Pos
 31U

	)

277 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
Ë

	)

279 
	#APSR_Z_Pos
 30U

	)

280 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
Ë

	)

282 
	#APSR_C_Pos
 29U

	)

283 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
Ë

	)

285 
	#APSR_V_Pos
 28U

	)

286 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
Ë

	)

288 
	#APSR_Q_Pos
 27U

	)

289 
	#APSR_Q_Msk
 (1UL << 
APSR_Q_Pos
Ë

	)

291 
	#APSR_GE_Pos
 16U

	)

292 
	#APSR_GE_Msk
 (0xFUL << 
APSR_GE_Pos
Ë

	)

302 
uöt32_t
 
ISR
:9;

303 
uöt32_t
 
_ª£rved0
:23;

304 } 
b
;

305 
uöt32_t
 
w
;

306 } 
	tIPSR_Ty≥
;

309 
	#IPSR_ISR_Pos
 0U

	)

310 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

320 
uöt32_t
 
ISR
:9;

321 
uöt32_t
 
_ª£rved0
:1;

322 
uöt32_t
 
ICI_IT_1
:6;

323 
uöt32_t
 
GE
:4;

324 
uöt32_t
 
_ª£rved1
:4;

325 
uöt32_t
 
T
:1;

326 
uöt32_t
 
ICI_IT_2
:2;

327 
uöt32_t
 
Q
:1;

328 
uöt32_t
 
V
:1;

329 
uöt32_t
 
C
:1;

330 
uöt32_t
 
Z
:1;

331 
uöt32_t
 
N
:1;

332 } 
b
;

333 
uöt32_t
 
w
;

334 } 
	txPSR_Ty≥
;

337 
	#xPSR_N_Pos
 31U

	)

338 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
Ë

	)

340 
	#xPSR_Z_Pos
 30U

	)

341 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
Ë

	)

343 
	#xPSR_C_Pos
 29U

	)

344 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
Ë

	)

346 
	#xPSR_V_Pos
 28U

	)

347 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
Ë

	)

349 
	#xPSR_Q_Pos
 27U

	)

350 
	#xPSR_Q_Msk
 (1UL << 
xPSR_Q_Pos
Ë

	)

352 
	#xPSR_ICI_IT_2_Pos
 25U

	)

353 
	#xPSR_ICI_IT_2_Msk
 (3UL << 
xPSR_ICI_IT_2_Pos
Ë

	)

355 
	#xPSR_T_Pos
 24U

	)

356 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
Ë

	)

358 
	#xPSR_GE_Pos
 16U

	)

359 
	#xPSR_GE_Msk
 (0xFUL << 
xPSR_GE_Pos
Ë

	)

361 
	#xPSR_ICI_IT_1_Pos
 10U

	)

362 
	#xPSR_ICI_IT_1_Msk
 (0x3FUL << 
xPSR_ICI_IT_1_Pos
Ë

	)

364 
	#xPSR_ISR_Pos
 0U

	)

365 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

375 
uöt32_t
 
nPRIV
:1;

376 
uöt32_t
 
SPSEL
:1;

377 
uöt32_t
 
FPCA
:1;

378 
uöt32_t
 
_ª£rved0
:29;

379 } 
b
;

380 
uöt32_t
 
w
;

381 } 
	tCONTROL_Ty≥
;

384 
	#CONTROL_FPCA_Pos
 2U

	)

385 
	#CONTROL_FPCA_Msk
 (1UL << 
CONTROL_FPCA_Pos
Ë

	)

387 
	#CONTROL_SPSEL_Pos
 1U

	)

388 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
Ë

	)

390 
	#CONTROL_nPRIV_Pos
 0U

	)

391 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

408 
__IOM
 
uöt32_t
 
ISER
[8U];

409 
uöt32_t
 
RESERVED0
[24U];

410 
__IOM
 
uöt32_t
 
ICER
[8U];

411 
uöt32_t
 
RESERVED1
[24U];

412 
__IOM
 
uöt32_t
 
ISPR
[8U];

413 
uöt32_t
 
RESERVED2
[24U];

414 
__IOM
 
uöt32_t
 
ICPR
[8U];

415 
uöt32_t
 
RESERVED3
[24U];

416 
__IOM
 
uöt32_t
 
IABR
[8U];

417 
uöt32_t
 
RESERVED4
[56U];

418 
__IOM
 
uöt8_t
 
IP
[240U];

419 
uöt32_t
 
RESERVED5
[644U];

420 
__OM
 
uöt32_t
 
STIR
;

421 } 
	tNVIC_Ty≥
;

424 
	#NVIC_STIR_INTID_Pos
 0U

	)

425 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL )

	)

442 
__IM
 
uöt32_t
 
CPUID
;

443 
__IOM
 
uöt32_t
 
ICSR
;

444 
__IOM
 
uöt32_t
 
VTOR
;

445 
__IOM
 
uöt32_t
 
AIRCR
;

446 
__IOM
 
uöt32_t
 
SCR
;

447 
__IOM
 
uöt32_t
 
CCR
;

448 
__IOM
 
uöt8_t
 
SHP
[12U];

449 
__IOM
 
uöt32_t
 
SHCSR
;

450 
__IOM
 
uöt32_t
 
CFSR
;

451 
__IOM
 
uöt32_t
 
HFSR
;

452 
__IOM
 
uöt32_t
 
DFSR
;

453 
__IOM
 
uöt32_t
 
MMFAR
;

454 
__IOM
 
uöt32_t
 
BFAR
;

455 
__IOM
 
uöt32_t
 
AFSR
;

456 
__IM
 
uöt32_t
 
PFR
[2U];

457 
__IM
 
uöt32_t
 
DFR
;

458 
__IM
 
uöt32_t
 
ADR
;

459 
__IM
 
uöt32_t
 
MMFR
[4U];

460 
__IM
 
uöt32_t
 
ISAR
[5U];

461 
uöt32_t
 
RESERVED0
[5U];

462 
__IOM
 
uöt32_t
 
CPACR
;

463 } 
	tSCB_Ty≥
;

466 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

467 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

469 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

470 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

472 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

473 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

475 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

476 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

478 
	#SCB_CPUID_REVISION_Pos
 0U

	)

479 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

482 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

483 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

485 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

486 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

488 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

489 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

491 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

492 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

494 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

495 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

497 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

498 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

500 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

501 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

503 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

504 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

506 
	#SCB_ICSR_RETTOBASE_Pos
 11U

	)

507 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos
Ë

	)

509 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

510 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

513 
	#SCB_VTOR_TBLOFF_Pos
 7U

	)

514 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

517 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

518 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

520 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

521 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

523 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

524 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

526 
	#SCB_AIRCR_PRIGROUP_Pos
 8U

	)

527 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos
Ë

	)

529 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

530 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

532 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

533 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

535 
	#SCB_AIRCR_VECTRESET_Pos
 0U

	)

536 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL )

	)

539 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

540 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

542 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

543 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

545 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

546 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

549 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

550 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

552 
	#SCB_CCR_BFHFNMIGN_Pos
 8U

	)

553 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos
Ë

	)

555 
	#SCB_CCR_DIV_0_TRP_Pos
 4U

	)

556 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos
Ë

	)

558 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

559 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

561 
	#SCB_CCR_USERSETMPEND_Pos
 1U

	)

562 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos
Ë

	)

564 
	#SCB_CCR_NONBASETHRDENA_Pos
 0U

	)

565 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL )

	)

568 
	#SCB_SHCSR_USGFAULTENA_Pos
 18U

	)

569 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos
Ë

	)

571 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17U

	)

572 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos
Ë

	)

574 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16U

	)

575 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos
Ë

	)

577 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

578 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

580 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14U

	)

581 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos
Ë

	)

583 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13U

	)

584 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos
Ë

	)

586 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12U

	)

587 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos
Ë

	)

589 
	#SCB_SHCSR_SYSTICKACT_Pos
 11U

	)

590 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos
Ë

	)

592 
	#SCB_SHCSR_PENDSVACT_Pos
 10U

	)

593 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos
Ë

	)

595 
	#SCB_SHCSR_MONITORACT_Pos
 8U

	)

596 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos
Ë

	)

598 
	#SCB_SHCSR_SVCALLACT_Pos
 7U

	)

599 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos
Ë

	)

601 
	#SCB_SHCSR_USGFAULTACT_Pos
 3U

	)

602 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos
Ë

	)

604 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1U

	)

605 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos
Ë

	)

607 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0U

	)

608 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL )

	)

611 
	#SCB_CFSR_USGFAULTSR_Pos
 16U

	)

612 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos
Ë

	)

614 
	#SCB_CFSR_BUSFAULTSR_Pos
 8U

	)

615 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos
Ë

	)

617 
	#SCB_CFSR_MEMFAULTSR_Pos
 0U

	)

618 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL )

	)

621 
	#SCB_CFSR_MMARVALID_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 7UË

	)

622 
	#SCB_CFSR_MMARVALID_Msk
 (1UL << 
SCB_CFSR_MMARVALID_Pos
Ë

	)

624 
	#SCB_CFSR_MLSPERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 5UË

	)

625 
	#SCB_CFSR_MLSPERR_Msk
 (1UL << 
SCB_CFSR_MLSPERR_Pos
Ë

	)

627 
	#SCB_CFSR_MSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 4UË

	)

628 
	#SCB_CFSR_MSTKERR_Msk
 (1UL << 
SCB_CFSR_MSTKERR_Pos
Ë

	)

630 
	#SCB_CFSR_MUNSTKERR_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 3UË

	)

631 
	#SCB_CFSR_MUNSTKERR_Msk
 (1UL << 
SCB_CFSR_MUNSTKERR_Pos
Ë

	)

633 
	#SCB_CFSR_DACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 1UË

	)

634 
	#SCB_CFSR_DACCVIOL_Msk
 (1UL << 
SCB_CFSR_DACCVIOL_Pos
Ë

	)

636 
	#SCB_CFSR_IACCVIOL_Pos
 (
SCB_SHCSR_MEMFAULTACT_Pos
 + 0UË

	)

637 
	#SCB_CFSR_IACCVIOL_Msk
 (1UL )

	)

640 
	#SCB_CFSR_BFARVALID_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 7UË

	)

641 
	#SCB_CFSR_BFARVALID_Msk
 (1UL << 
SCB_CFSR_BFARVALID_Pos
Ë

	)

643 
	#SCB_CFSR_LSPERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 5UË

	)

644 
	#SCB_CFSR_LSPERR_Msk
 (1UL << 
SCB_CFSR_LSPERR_Pos
Ë

	)

646 
	#SCB_CFSR_STKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 4UË

	)

647 
	#SCB_CFSR_STKERR_Msk
 (1UL << 
SCB_CFSR_STKERR_Pos
Ë

	)

649 
	#SCB_CFSR_UNSTKERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 3UË

	)

650 
	#SCB_CFSR_UNSTKERR_Msk
 (1UL << 
SCB_CFSR_UNSTKERR_Pos
Ë

	)

652 
	#SCB_CFSR_IMPRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 2UË

	)

653 
	#SCB_CFSR_IMPRECISERR_Msk
 (1UL << 
SCB_CFSR_IMPRECISERR_Pos
Ë

	)

655 
	#SCB_CFSR_PRECISERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 1UË

	)

656 
	#SCB_CFSR_PRECISERR_Msk
 (1UL << 
SCB_CFSR_PRECISERR_Pos
Ë

	)

658 
	#SCB_CFSR_IBUSERR_Pos
 (
SCB_CFSR_BUSFAULTSR_Pos
 + 0UË

	)

659 
	#SCB_CFSR_IBUSERR_Msk
 (1UL << 
SCB_CFSR_IBUSERR_Pos
Ë

	)

662 
	#SCB_CFSR_DIVBYZERO_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 9UË

	)

663 
	#SCB_CFSR_DIVBYZERO_Msk
 (1UL << 
SCB_CFSR_DIVBYZERO_Pos
Ë

	)

665 
	#SCB_CFSR_UNALIGNED_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 8UË

	)

666 
	#SCB_CFSR_UNALIGNED_Msk
 (1UL << 
SCB_CFSR_UNALIGNED_Pos
Ë

	)

668 
	#SCB_CFSR_NOCP_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 3UË

	)

669 
	#SCB_CFSR_NOCP_Msk
 (1UL << 
SCB_CFSR_NOCP_Pos
Ë

	)

671 
	#SCB_CFSR_INVPC_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 2UË

	)

672 
	#SCB_CFSR_INVPC_Msk
 (1UL << 
SCB_CFSR_INVPC_Pos
Ë

	)

674 
	#SCB_CFSR_INVSTATE_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 1UË

	)

675 
	#SCB_CFSR_INVSTATE_Msk
 (1UL << 
SCB_CFSR_INVSTATE_Pos
Ë

	)

677 
	#SCB_CFSR_UNDEFINSTR_Pos
 (
SCB_CFSR_USGFAULTSR_Pos
 + 0UË

	)

678 
	#SCB_CFSR_UNDEFINSTR_Msk
 (1UL << 
SCB_CFSR_UNDEFINSTR_Pos
Ë

	)

681 
	#SCB_HFSR_DEBUGEVT_Pos
 31U

	)

682 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos
Ë

	)

684 
	#SCB_HFSR_FORCED_Pos
 30U

	)

685 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos
Ë

	)

687 
	#SCB_HFSR_VECTTBL_Pos
 1U

	)

688 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos
Ë

	)

691 
	#SCB_DFSR_EXTERNAL_Pos
 4U

	)

692 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos
Ë

	)

694 
	#SCB_DFSR_VCATCH_Pos
 3U

	)

695 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos
Ë

	)

697 
	#SCB_DFSR_DWTTRAP_Pos
 2U

	)

698 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos
Ë

	)

700 
	#SCB_DFSR_BKPT_Pos
 1U

	)

701 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos
Ë

	)

703 
	#SCB_DFSR_HALTED_Pos
 0U

	)

704 
	#SCB_DFSR_HALTED_Msk
 (1UL )

	)

721 
uöt32_t
 
RESERVED0
[1U];

722 
__IM
 
uöt32_t
 
ICTR
;

723 
__IOM
 
uöt32_t
 
ACTLR
;

724 } 
	tSCnSCB_Ty≥
;

727 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0U

	)

728 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL )

	)

731 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9U

	)

732 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos
Ë

	)

734 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8U

	)

735 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos
Ë

	)

737 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2U

	)

738 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos
Ë

	)

740 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1U

	)

741 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos
Ë

	)

743 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0U

	)

744 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL )

	)

761 
__IOM
 
uöt32_t
 
CTRL
;

762 
__IOM
 
uöt32_t
 
LOAD
;

763 
__IOM
 
uöt32_t
 
VAL
;

764 
__IM
 
uöt32_t
 
CALIB
;

765 } 
	tSysTick_Ty≥
;

768 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

769 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

771 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

772 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

774 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

775 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

777 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

778 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

781 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

782 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

785 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

786 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

789 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

790 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

792 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

793 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

795 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

796 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

813 
__OM
 union

815 
__OM
 
uöt8_t
 
u8
;

816 
__OM
 
uöt16_t
 
u16
;

817 
__OM
 
uöt32_t
 
u32
;

818 } 
PORT
 [32U];

819 
uöt32_t
 
RESERVED0
[864U];

820 
__IOM
 
uöt32_t
 
TER
;

821 
uöt32_t
 
RESERVED1
[15U];

822 
__IOM
 
uöt32_t
 
TPR
;

823 
uöt32_t
 
RESERVED2
[15U];

824 
__IOM
 
uöt32_t
 
TCR
;

825 
uöt32_t
 
RESERVED3
[32U];

826 
uöt32_t
 
RESERVED4
[43U];

827 
__OM
 
uöt32_t
 
LAR
;

828 
__IM
 
uöt32_t
 
LSR
;

829 
uöt32_t
 
RESERVED5
[6U];

830 
__IM
 
uöt32_t
 
PID4
;

831 
__IM
 
uöt32_t
 
PID5
;

832 
__IM
 
uöt32_t
 
PID6
;

833 
__IM
 
uöt32_t
 
PID7
;

834 
__IM
 
uöt32_t
 
PID0
;

835 
__IM
 
uöt32_t
 
PID1
;

836 
__IM
 
uöt32_t
 
PID2
;

837 
__IM
 
uöt32_t
 
PID3
;

838 
__IM
 
uöt32_t
 
CID0
;

839 
__IM
 
uöt32_t
 
CID1
;

840 
__IM
 
uöt32_t
 
CID2
;

841 
__IM
 
uöt32_t
 
CID3
;

842 } 
	tITM_Ty≥
;

845 
	#ITM_TPR_PRIVMASK_Pos
 0U

	)

846 
	#ITM_TPR_PRIVMASK_Msk
 (0xFFFFFFFFUL )

	)

849 
	#ITM_TCR_BUSY_Pos
 23U

	)

850 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos
Ë

	)

852 
	#ITM_TCR_Tø˚BusID_Pos
 16U

	)

853 
	#ITM_TCR_Tø˚BusID_Msk
 (0x7FUL << 
ITM_TCR_Tø˚BusID_Pos
Ë

	)

855 
	#ITM_TCR_GTSFREQ_Pos
 10U

	)

856 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos
Ë

	)

858 
	#ITM_TCR_TSPªsˇÀ_Pos
 8U

	)

859 
	#ITM_TCR_TSPªsˇÀ_Msk
 (3UL << 
ITM_TCR_TSPªsˇÀ_Pos
Ë

	)

861 
	#ITM_TCR_SWOENA_Pos
 4U

	)

862 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos
Ë

	)

864 
	#ITM_TCR_DWTENA_Pos
 3U

	)

865 
	#ITM_TCR_DWTENA_Msk
 (1UL << 
ITM_TCR_DWTENA_Pos
Ë

	)

867 
	#ITM_TCR_SYNCENA_Pos
 2U

	)

868 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos
Ë

	)

870 
	#ITM_TCR_TSENA_Pos
 1U

	)

871 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos
Ë

	)

873 
	#ITM_TCR_ITMENA_Pos
 0U

	)

874 
	#ITM_TCR_ITMENA_Msk
 (1UL )

	)

877 
	#ITM_LSR_ByãAcc_Pos
 2U

	)

878 
	#ITM_LSR_ByãAcc_Msk
 (1UL << 
ITM_LSR_ByãAcc_Pos
Ë

	)

880 
	#ITM_LSR_Ac˚ss_Pos
 1U

	)

881 
	#ITM_LSR_Ac˚ss_Msk
 (1UL << 
ITM_LSR_Ac˚ss_Pos
Ë

	)

883 
	#ITM_LSR_Pª£¡_Pos
 0U

	)

884 
	#ITM_LSR_Pª£¡_Msk
 (1UL )

	)

901 
__IOM
 
uöt32_t
 
CTRL
;

902 
__IOM
 
uöt32_t
 
CYCCNT
;

903 
__IOM
 
uöt32_t
 
CPICNT
;

904 
__IOM
 
uöt32_t
 
EXCCNT
;

905 
__IOM
 
uöt32_t
 
SLEEPCNT
;

906 
__IOM
 
uöt32_t
 
LSUCNT
;

907 
__IOM
 
uöt32_t
 
FOLDCNT
;

908 
__IM
 
uöt32_t
 
PCSR
;

909 
__IOM
 
uöt32_t
 
COMP0
;

910 
__IOM
 
uöt32_t
 
MASK0
;

911 
__IOM
 
uöt32_t
 
FUNCTION0
;

912 
uöt32_t
 
RESERVED0
[1U];

913 
__IOM
 
uöt32_t
 
COMP1
;

914 
__IOM
 
uöt32_t
 
MASK1
;

915 
__IOM
 
uöt32_t
 
FUNCTION1
;

916 
uöt32_t
 
RESERVED1
[1U];

917 
__IOM
 
uöt32_t
 
COMP2
;

918 
__IOM
 
uöt32_t
 
MASK2
;

919 
__IOM
 
uöt32_t
 
FUNCTION2
;

920 
uöt32_t
 
RESERVED2
[1U];

921 
__IOM
 
uöt32_t
 
COMP3
;

922 
__IOM
 
uöt32_t
 
MASK3
;

923 
__IOM
 
uöt32_t
 
FUNCTION3
;

924 } 
	tDWT_Ty≥
;

927 
	#DWT_CTRL_NUMCOMP_Pos
 28U

	)

928 
	#DWT_CTRL_NUMCOMP_Msk
 (0xFUL << 
DWT_CTRL_NUMCOMP_Pos
Ë

	)

930 
	#DWT_CTRL_NOTRCPKT_Pos
 27U

	)

931 
	#DWT_CTRL_NOTRCPKT_Msk
 (0x1UL << 
DWT_CTRL_NOTRCPKT_Pos
Ë

	)

933 
	#DWT_CTRL_NOEXTTRIG_Pos
 26U

	)

934 
	#DWT_CTRL_NOEXTTRIG_Msk
 (0x1UL << 
DWT_CTRL_NOEXTTRIG_Pos
Ë

	)

936 
	#DWT_CTRL_NOCYCCNT_Pos
 25U

	)

937 
	#DWT_CTRL_NOCYCCNT_Msk
 (0x1UL << 
DWT_CTRL_NOCYCCNT_Pos
Ë

	)

939 
	#DWT_CTRL_NOPRFCNT_Pos
 24U

	)

940 
	#DWT_CTRL_NOPRFCNT_Msk
 (0x1UL << 
DWT_CTRL_NOPRFCNT_Pos
Ë

	)

942 
	#DWT_CTRL_CYCEVTENA_Pos
 22U

	)

943 
	#DWT_CTRL_CYCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CYCEVTENA_Pos
Ë

	)

945 
	#DWT_CTRL_FOLDEVTENA_Pos
 21U

	)

946 
	#DWT_CTRL_FOLDEVTENA_Msk
 (0x1UL << 
DWT_CTRL_FOLDEVTENA_Pos
Ë

	)

948 
	#DWT_CTRL_LSUEVTENA_Pos
 20U

	)

949 
	#DWT_CTRL_LSUEVTENA_Msk
 (0x1UL << 
DWT_CTRL_LSUEVTENA_Pos
Ë

	)

951 
	#DWT_CTRL_SLEEPEVTENA_Pos
 19U

	)

952 
	#DWT_CTRL_SLEEPEVTENA_Msk
 (0x1UL << 
DWT_CTRL_SLEEPEVTENA_Pos
Ë

	)

954 
	#DWT_CTRL_EXCEVTENA_Pos
 18U

	)

955 
	#DWT_CTRL_EXCEVTENA_Msk
 (0x1UL << 
DWT_CTRL_EXCEVTENA_Pos
Ë

	)

957 
	#DWT_CTRL_CPIEVTENA_Pos
 17U

	)

958 
	#DWT_CTRL_CPIEVTENA_Msk
 (0x1UL << 
DWT_CTRL_CPIEVTENA_Pos
Ë

	)

960 
	#DWT_CTRL_EXCTRCENA_Pos
 16U

	)

961 
	#DWT_CTRL_EXCTRCENA_Msk
 (0x1UL << 
DWT_CTRL_EXCTRCENA_Pos
Ë

	)

963 
	#DWT_CTRL_PCSAMPLENA_Pos
 12U

	)

964 
	#DWT_CTRL_PCSAMPLENA_Msk
 (0x1UL << 
DWT_CTRL_PCSAMPLENA_Pos
Ë

	)

966 
	#DWT_CTRL_SYNCTAP_Pos
 10U

	)

967 
	#DWT_CTRL_SYNCTAP_Msk
 (0x3UL << 
DWT_CTRL_SYNCTAP_Pos
Ë

	)

969 
	#DWT_CTRL_CYCTAP_Pos
 9U

	)

970 
	#DWT_CTRL_CYCTAP_Msk
 (0x1UL << 
DWT_CTRL_CYCTAP_Pos
Ë

	)

972 
	#DWT_CTRL_POSTINIT_Pos
 5U

	)

973 
	#DWT_CTRL_POSTINIT_Msk
 (0xFUL << 
DWT_CTRL_POSTINIT_Pos
Ë

	)

975 
	#DWT_CTRL_POSTPRESET_Pos
 1U

	)

976 
	#DWT_CTRL_POSTPRESET_Msk
 (0xFUL << 
DWT_CTRL_POSTPRESET_Pos
Ë

	)

978 
	#DWT_CTRL_CYCCNTENA_Pos
 0U

	)

979 
	#DWT_CTRL_CYCCNTENA_Msk
 (0x1UL )

	)

982 
	#DWT_CPICNT_CPICNT_Pos
 0U

	)

983 
	#DWT_CPICNT_CPICNT_Msk
 (0xFFUL )

	)

986 
	#DWT_EXCCNT_EXCCNT_Pos
 0U

	)

987 
	#DWT_EXCCNT_EXCCNT_Msk
 (0xFFUL )

	)

990 
	#DWT_SLEEPCNT_SLEEPCNT_Pos
 0U

	)

991 
	#DWT_SLEEPCNT_SLEEPCNT_Msk
 (0xFFUL )

	)

994 
	#DWT_LSUCNT_LSUCNT_Pos
 0U

	)

995 
	#DWT_LSUCNT_LSUCNT_Msk
 (0xFFUL )

	)

998 
	#DWT_FOLDCNT_FOLDCNT_Pos
 0U

	)

999 
	#DWT_FOLDCNT_FOLDCNT_Msk
 (0xFFUL )

	)

1002 
	#DWT_MASK_MASK_Pos
 0U

	)

1003 
	#DWT_MASK_MASK_Msk
 (0x1FUL )

	)

1006 
	#DWT_FUNCTION_MATCHED_Pos
 24U

	)

1007 
	#DWT_FUNCTION_MATCHED_Msk
 (0x1UL << 
DWT_FUNCTION_MATCHED_Pos
Ë

	)

1009 
	#DWT_FUNCTION_DATAVADDR1_Pos
 16U

	)

1010 
	#DWT_FUNCTION_DATAVADDR1_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR1_Pos
Ë

	)

1012 
	#DWT_FUNCTION_DATAVADDR0_Pos
 12U

	)

1013 
	#DWT_FUNCTION_DATAVADDR0_Msk
 (0xFUL << 
DWT_FUNCTION_DATAVADDR0_Pos
Ë

	)

1015 
	#DWT_FUNCTION_DATAVSIZE_Pos
 10U

	)

1016 
	#DWT_FUNCTION_DATAVSIZE_Msk
 (0x3UL << 
DWT_FUNCTION_DATAVSIZE_Pos
Ë

	)

1018 
	#DWT_FUNCTION_LNK1ENA_Pos
 9U

	)

1019 
	#DWT_FUNCTION_LNK1ENA_Msk
 (0x1UL << 
DWT_FUNCTION_LNK1ENA_Pos
Ë

	)

1021 
	#DWT_FUNCTION_DATAVMATCH_Pos
 8U

	)

1022 
	#DWT_FUNCTION_DATAVMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_DATAVMATCH_Pos
Ë

	)

1024 
	#DWT_FUNCTION_CYCMATCH_Pos
 7U

	)

1025 
	#DWT_FUNCTION_CYCMATCH_Msk
 (0x1UL << 
DWT_FUNCTION_CYCMATCH_Pos
Ë

	)

1027 
	#DWT_FUNCTION_EMITRANGE_Pos
 5U

	)

1028 
	#DWT_FUNCTION_EMITRANGE_Msk
 (0x1UL << 
DWT_FUNCTION_EMITRANGE_Pos
Ë

	)

1030 
	#DWT_FUNCTION_FUNCTION_Pos
 0U

	)

1031 
	#DWT_FUNCTION_FUNCTION_Msk
 (0xFUL )

	)

1048 
__IM
 
uöt32_t
 
SSPSR
;

1049 
__IOM
 
uöt32_t
 
CSPSR
;

1050 
uöt32_t
 
RESERVED0
[2U];

1051 
__IOM
 
uöt32_t
 
ACPR
;

1052 
uöt32_t
 
RESERVED1
[55U];

1053 
__IOM
 
uöt32_t
 
SPPR
;

1054 
uöt32_t
 
RESERVED2
[131U];

1055 
__IM
 
uöt32_t
 
FFSR
;

1056 
__IOM
 
uöt32_t
 
FFCR
;

1057 
__IM
 
uöt32_t
 
FSCR
;

1058 
uöt32_t
 
RESERVED3
[759U];

1059 
__IM
 
uöt32_t
 
TRIGGER
;

1060 
__IM
 
uöt32_t
 
FIFO0
;

1061 
__IM
 
uöt32_t
 
ITATBCTR2
;

1062 
uöt32_t
 
RESERVED4
[1U];

1063 
__IM
 
uöt32_t
 
ITATBCTR0
;

1064 
__IM
 
uöt32_t
 
FIFO1
;

1065 
__IOM
 
uöt32_t
 
ITCTRL
;

1066 
uöt32_t
 
RESERVED5
[39U];

1067 
__IOM
 
uöt32_t
 
CLAIMSET
;

1068 
__IOM
 
uöt32_t
 
CLAIMCLR
;

1069 
uöt32_t
 
RESERVED7
[8U];

1070 
__IM
 
uöt32_t
 
DEVID
;

1071 
__IM
 
uöt32_t
 
DEVTYPE
;

1072 } 
	tTPI_Ty≥
;

1075 
	#TPI_ACPR_PRESCALER_Pos
 0U

	)

1076 
	#TPI_ACPR_PRESCALER_Msk
 (0x1FFFUL )

	)

1079 
	#TPI_SPPR_TXMODE_Pos
 0U

	)

1080 
	#TPI_SPPR_TXMODE_Msk
 (0x3UL )

	)

1083 
	#TPI_FFSR_FtN⁄St›_Pos
 3U

	)

1084 
	#TPI_FFSR_FtN⁄St›_Msk
 (0x1UL << 
TPI_FFSR_FtN⁄St›_Pos
Ë

	)

1086 
	#TPI_FFSR_TCPª£¡_Pos
 2U

	)

1087 
	#TPI_FFSR_TCPª£¡_Msk
 (0x1UL << 
TPI_FFSR_TCPª£¡_Pos
Ë

	)

1089 
	#TPI_FFSR_FtSt›≥d_Pos
 1U

	)

1090 
	#TPI_FFSR_FtSt›≥d_Msk
 (0x1UL << 
TPI_FFSR_FtSt›≥d_Pos
Ë

	)

1092 
	#TPI_FFSR_FlInProg_Pos
 0U

	)

1093 
	#TPI_FFSR_FlInProg_Msk
 (0x1UL )

	)

1096 
	#TPI_FFCR_TrigIn_Pos
 8U

	)

1097 
	#TPI_FFCR_TrigIn_Msk
 (0x1UL << 
TPI_FFCR_TrigIn_Pos
Ë

	)

1099 
	#TPI_FFCR_EnFC⁄t_Pos
 1U

	)

1100 
	#TPI_FFCR_EnFC⁄t_Msk
 (0x1UL << 
TPI_FFCR_EnFC⁄t_Pos
Ë

	)

1103 
	#TPI_TRIGGER_TRIGGER_Pos
 0U

	)

1104 
	#TPI_TRIGGER_TRIGGER_Msk
 (0x1UL )

	)

1107 
	#TPI_FIFO0_ITM_ATVALID_Pos
 29U

	)

1108 
	#TPI_FIFO0_ITM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO0_ITM_ATVALID_Pos
Ë

	)

1110 
	#TPI_FIFO0_ITM_byãcou¡_Pos
 27U

	)

1111 
	#TPI_FIFO0_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ITM_byãcou¡_Pos
Ë

	)

1113 
	#TPI_FIFO0_ETM_ATVALID_Pos
 26U

	)

1114 
	#TPI_FIFO0_ETM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO0_ETM_ATVALID_Pos
Ë

	)

1116 
	#TPI_FIFO0_ETM_byãcou¡_Pos
 24U

	)

1117 
	#TPI_FIFO0_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO0_ETM_byãcou¡_Pos
Ë

	)

1119 
	#TPI_FIFO0_ETM2_Pos
 16U

	)

1120 
	#TPI_FIFO0_ETM2_Msk
 (0xFFUL << 
TPI_FIFO0_ETM2_Pos
Ë

	)

1122 
	#TPI_FIFO0_ETM1_Pos
 8U

	)

1123 
	#TPI_FIFO0_ETM1_Msk
 (0xFFUL << 
TPI_FIFO0_ETM1_Pos
Ë

	)

1125 
	#TPI_FIFO0_ETM0_Pos
 0U

	)

1126 
	#TPI_FIFO0_ETM0_Msk
 (0xFFUL )

	)

1129 
	#TPI_ITATBCTR2_ATREADY2_Pos
 0U

	)

1130 
	#TPI_ITATBCTR2_ATREADY2_Msk
 (0x1UL )

	)

1132 
	#TPI_ITATBCTR2_ATREADY1_Pos
 0U

	)

1133 
	#TPI_ITATBCTR2_ATREADY1_Msk
 (0x1UL )

	)

1136 
	#TPI_FIFO1_ITM_ATVALID_Pos
 29U

	)

1137 
	#TPI_FIFO1_ITM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO1_ITM_ATVALID_Pos
Ë

	)

1139 
	#TPI_FIFO1_ITM_byãcou¡_Pos
 27U

	)

1140 
	#TPI_FIFO1_ITM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ITM_byãcou¡_Pos
Ë

	)

1142 
	#TPI_FIFO1_ETM_ATVALID_Pos
 26U

	)

1143 
	#TPI_FIFO1_ETM_ATVALID_Msk
 (0x1UL << 
TPI_FIFO1_ETM_ATVALID_Pos
Ë

	)

1145 
	#TPI_FIFO1_ETM_byãcou¡_Pos
 24U

	)

1146 
	#TPI_FIFO1_ETM_byãcou¡_Msk
 (0x3UL << 
TPI_FIFO1_ETM_byãcou¡_Pos
Ë

	)

1148 
	#TPI_FIFO1_ITM2_Pos
 16U

	)

1149 
	#TPI_FIFO1_ITM2_Msk
 (0xFFUL << 
TPI_FIFO1_ITM2_Pos
Ë

	)

1151 
	#TPI_FIFO1_ITM1_Pos
 8U

	)

1152 
	#TPI_FIFO1_ITM1_Msk
 (0xFFUL << 
TPI_FIFO1_ITM1_Pos
Ë

	)

1154 
	#TPI_FIFO1_ITM0_Pos
 0U

	)

1155 
	#TPI_FIFO1_ITM0_Msk
 (0xFFUL )

	)

1158 
	#TPI_ITATBCTR0_ATREADY2_Pos
 0U

	)

1159 
	#TPI_ITATBCTR0_ATREADY2_Msk
 (0x1UL )

	)

1161 
	#TPI_ITATBCTR0_ATREADY1_Pos
 0U

	)

1162 
	#TPI_ITATBCTR0_ATREADY1_Msk
 (0x1UL )

	)

1165 
	#TPI_ITCTRL_Mode_Pos
 0U

	)

1166 
	#TPI_ITCTRL_Mode_Msk
 (0x3UL )

	)

1169 
	#TPI_DEVID_NRZVALID_Pos
 11U

	)

1170 
	#TPI_DEVID_NRZVALID_Msk
 (0x1UL << 
TPI_DEVID_NRZVALID_Pos
Ë

	)

1172 
	#TPI_DEVID_MANCVALID_Pos
 10U

	)

1173 
	#TPI_DEVID_MANCVALID_Msk
 (0x1UL << 
TPI_DEVID_MANCVALID_Pos
Ë

	)

1175 
	#TPI_DEVID_PTINVALID_Pos
 9U

	)

1176 
	#TPI_DEVID_PTINVALID_Msk
 (0x1UL << 
TPI_DEVID_PTINVALID_Pos
Ë

	)

1178 
	#TPI_DEVID_MöBufSz_Pos
 6U

	)

1179 
	#TPI_DEVID_MöBufSz_Msk
 (0x7UL << 
TPI_DEVID_MöBufSz_Pos
Ë

	)

1181 
	#TPI_DEVID_AsynClkIn_Pos
 5U

	)

1182 
	#TPI_DEVID_AsynClkIn_Msk
 (0x1UL << 
TPI_DEVID_AsynClkIn_Pos
Ë

	)

1184 
	#TPI_DEVID_NrTø˚I≈ut_Pos
 0U

	)

1185 
	#TPI_DEVID_NrTø˚I≈ut_Msk
 (0x1FUL )

	)

1188 
	#TPI_DEVTYPE_SubTy≥_Pos
 4U

	)

1189 
	#TPI_DEVTYPE_SubTy≥_Msk
 (0xFUL )

	)

1191 
	#TPI_DEVTYPE_Maj‹Ty≥_Pos
 0U

	)

1192 
	#TPI_DEVTYPE_Maj‹Ty≥_Msk
 (0xFUL << 
TPI_DEVTYPE_Maj‹Ty≥_Pos
Ë

	)

1197 #i‡
deföed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1210 
__IM
 
uöt32_t
 
TYPE
;

1211 
__IOM
 
uöt32_t
 
CTRL
;

1212 
__IOM
 
uöt32_t
 
RNR
;

1213 
__IOM
 
uöt32_t
 
RBAR
;

1214 
__IOM
 
uöt32_t
 
RASR
;

1215 
__IOM
 
uöt32_t
 
RBAR_A1
;

1216 
__IOM
 
uöt32_t
 
RASR_A1
;

1217 
__IOM
 
uöt32_t
 
RBAR_A2
;

1218 
__IOM
 
uöt32_t
 
RASR_A2
;

1219 
__IOM
 
uöt32_t
 
RBAR_A3
;

1220 
__IOM
 
uöt32_t
 
RASR_A3
;

1221 } 
	tMPU_Ty≥
;

1223 
	#MPU_TYPE_RALIASES
 4U

	)

1226 
	#MPU_TYPE_IREGION_Pos
 16U

	)

1227 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

1229 
	#MPU_TYPE_DREGION_Pos
 8U

	)

1230 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

1232 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

1233 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

1236 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

1237 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

1239 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

1240 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

1242 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

1243 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

1246 
	#MPU_RNR_REGION_Pos
 0U

	)

1247 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

1250 
	#MPU_RBAR_ADDR_Pos
 5U

	)

1251 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

1253 
	#MPU_RBAR_VALID_Pos
 4U

	)

1254 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

1256 
	#MPU_RBAR_REGION_Pos
 0U

	)

1257 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

1260 
	#MPU_RASR_ATTRS_Pos
 16U

	)

1261 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

1263 
	#MPU_RASR_XN_Pos
 28U

	)

1264 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

1266 
	#MPU_RASR_AP_Pos
 24U

	)

1267 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

1269 
	#MPU_RASR_TEX_Pos
 19U

	)

1270 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

1272 
	#MPU_RASR_S_Pos
 18U

	)

1273 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

1275 
	#MPU_RASR_C_Pos
 17U

	)

1276 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

1278 
	#MPU_RASR_B_Pos
 16U

	)

1279 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

1281 
	#MPU_RASR_SRD_Pos
 8U

	)

1282 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

1284 
	#MPU_RASR_SIZE_Pos
 1U

	)

1285 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

1287 
	#MPU_RASR_ENABLE_Pos
 0U

	)

1288 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

1306 
uöt32_t
 
RESERVED0
[1U];

1307 
__IOM
 
uöt32_t
 
FPCCR
;

1308 
__IOM
 
uöt32_t
 
FPCAR
;

1309 
__IOM
 
uöt32_t
 
FPDSCR
;

1310 
__IM
 
uöt32_t
 
MVFR0
;

1311 
__IM
 
uöt32_t
 
MVFR1
;

1312 
__IM
 
uöt32_t
 
MVFR2
;

1313 } 
	tFPU_Ty≥
;

1316 
	#FPU_FPCCR_ASPEN_Pos
 31U

	)

1317 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos
Ë

	)

1319 
	#FPU_FPCCR_LSPEN_Pos
 30U

	)

1320 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos
Ë

	)

1322 
	#FPU_FPCCR_MONRDY_Pos
 8U

	)

1323 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos
Ë

	)

1325 
	#FPU_FPCCR_BFRDY_Pos
 6U

	)

1326 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos
Ë

	)

1328 
	#FPU_FPCCR_MMRDY_Pos
 5U

	)

1329 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos
Ë

	)

1331 
	#FPU_FPCCR_HFRDY_Pos
 4U

	)

1332 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos
Ë

	)

1334 
	#FPU_FPCCR_THREAD_Pos
 3U

	)

1335 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos
Ë

	)

1337 
	#FPU_FPCCR_USER_Pos
 1U

	)

1338 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos
Ë

	)

1340 
	#FPU_FPCCR_LSPACT_Pos
 0U

	)

1341 
	#FPU_FPCCR_LSPACT_Msk
 (1UL )

	)

1344 
	#FPU_FPCAR_ADDRESS_Pos
 3U

	)

1345 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos
Ë

	)

1348 
	#FPU_FPDSCR_AHP_Pos
 26U

	)

1349 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos
Ë

	)

1351 
	#FPU_FPDSCR_DN_Pos
 25U

	)

1352 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos
Ë

	)

1354 
	#FPU_FPDSCR_FZ_Pos
 24U

	)

1355 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos
Ë

	)

1357 
	#FPU_FPDSCR_RMode_Pos
 22U

	)

1358 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos
Ë

	)

1361 
	#FPU_MVFR0_FP_roundög_modes_Pos
 28U

	)

1362 
	#FPU_MVFR0_FP_roundög_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundög_modes_Pos
Ë

	)

1364 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Pos
 24U

	)

1365 
	#FPU_MVFR0_Sh‹t_ve˘‹s_Msk
 (0xFUL << 
FPU_MVFR0_Sh‹t_ve˘‹s_Pos
Ë

	)

1367 
	#FPU_MVFR0_Squ¨e_roŸ_Pos
 20U

	)

1368 
	#FPU_MVFR0_Squ¨e_roŸ_Msk
 (0xFUL << 
FPU_MVFR0_Squ¨e_roŸ_Pos
Ë

	)

1370 
	#FPU_MVFR0_Divide_Pos
 16U

	)

1371 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos
Ë

	)

1373 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Pos
 12U

	)

1374 
	#FPU_MVFR0_FP_ex˚p_å≠pög_Msk
 (0xFUL << 
FPU_MVFR0_FP_ex˚p_å≠pög_Pos
Ë

	)

1376 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
 8U

	)

1377 
	#FPU_MVFR0_DoubÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_DoubÀ_¥ecisi⁄_Pos
Ë

	)

1379 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
 4U

	)

1380 
	#FPU_MVFR0_SögÀ_¥ecisi⁄_Msk
 (0xFUL << 
FPU_MVFR0_SögÀ_¥ecisi⁄_Pos
Ë

	)

1382 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Pos
 0U

	)

1383 
	#FPU_MVFR0_A_SIMD_ªgi°îs_Msk
 (0xFUL )

	)

1386 
	#FPU_MVFR1_FP_fu£d_MAC_Pos
 28U

	)

1387 
	#FPU_MVFR1_FP_fu£d_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fu£d_MAC_Pos
Ë

	)

1389 
	#FPU_MVFR1_FP_HPFP_Pos
 24U

	)

1390 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos
Ë

	)

1392 
	#FPU_MVFR1_D_NaN_mode_Pos
 4U

	)

1393 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos
Ë

	)

1395 
	#FPU_MVFR1_FtZ_mode_Pos
 0U

	)

1396 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL )

	)

1400 
	#FPU_MVFR2_VFP_Misc_Pos
 4U

	)

1401 
	#FPU_MVFR2_VFP_Misc_Msk
 (0xFUL << 
FPU_MVFR2_VFP_Misc_Pos
Ë

	)

1418 
__IOM
 
uöt32_t
 
DHCSR
;

1419 
__OM
 
uöt32_t
 
DCRSR
;

1420 
__IOM
 
uöt32_t
 
DCRDR
;

1421 
__IOM
 
uöt32_t
 
DEMCR
;

1422 } 
	tC‹eDebug_Ty≥
;

1425 
	#C‹eDebug_DHCSR_DBGKEY_Pos
 16U

	)

1426 
	#C‹eDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
C‹eDebug_DHCSR_DBGKEY_Pos
Ë

	)

1428 
	#C‹eDebug_DHCSR_S_RESET_ST_Pos
 25U

	)

1429 
	#C‹eDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RESET_ST_Pos
Ë

	)

1431 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Pos
 24U

	)

1432 
	#C‹eDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
C‹eDebug_DHCSR_S_RETIRE_ST_Pos
Ë

	)

1434 
	#C‹eDebug_DHCSR_S_LOCKUP_Pos
 19U

	)

1435 
	#C‹eDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_LOCKUP_Pos
Ë

	)

1437 
	#C‹eDebug_DHCSR_S_SLEEP_Pos
 18U

	)

1438 
	#C‹eDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
C‹eDebug_DHCSR_S_SLEEP_Pos
Ë

	)

1440 
	#C‹eDebug_DHCSR_S_HALT_Pos
 17U

	)

1441 
	#C‹eDebug_DHCSR_S_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_S_HALT_Pos
Ë

	)

1443 
	#C‹eDebug_DHCSR_S_REGRDY_Pos
 16U

	)

1444 
	#C‹eDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
C‹eDebug_DHCSR_S_REGRDY_Pos
Ë

	)

1446 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Pos
 5U

	)

1447 
	#C‹eDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
C‹eDebug_DHCSR_C_SNAPSTALL_Pos
Ë

	)

1449 
	#C‹eDebug_DHCSR_C_MASKINTS_Pos
 3U

	)

1450 
	#C‹eDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
C‹eDebug_DHCSR_C_MASKINTS_Pos
Ë

	)

1452 
	#C‹eDebug_DHCSR_C_STEP_Pos
 2U

	)

1453 
	#C‹eDebug_DHCSR_C_STEP_Msk
 (1UL << 
C‹eDebug_DHCSR_C_STEP_Pos
Ë

	)

1455 
	#C‹eDebug_DHCSR_C_HALT_Pos
 1U

	)

1456 
	#C‹eDebug_DHCSR_C_HALT_Msk
 (1UL << 
C‹eDebug_DHCSR_C_HALT_Pos
Ë

	)

1458 
	#C‹eDebug_DHCSR_C_DEBUGEN_Pos
 0U

	)

1459 
	#C‹eDebug_DHCSR_C_DEBUGEN_Msk
 (1UL )

	)

1462 
	#C‹eDebug_DCRSR_REGWnR_Pos
 16U

	)

1463 
	#C‹eDebug_DCRSR_REGWnR_Msk
 (1UL << 
C‹eDebug_DCRSR_REGWnR_Pos
Ë

	)

1465 
	#C‹eDebug_DCRSR_REGSEL_Pos
 0U

	)

1466 
	#C‹eDebug_DCRSR_REGSEL_Msk
 (0x1FUL )

	)

1469 
	#C‹eDebug_DEMCR_TRCENA_Pos
 24U

	)

1470 
	#C‹eDebug_DEMCR_TRCENA_Msk
 (1UL << 
C‹eDebug_DEMCR_TRCENA_Pos
Ë

	)

1472 
	#C‹eDebug_DEMCR_MON_REQ_Pos
 19U

	)

1473 
	#C‹eDebug_DEMCR_MON_REQ_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_REQ_Pos
Ë

	)

1475 
	#C‹eDebug_DEMCR_MON_STEP_Pos
 18U

	)

1476 
	#C‹eDebug_DEMCR_MON_STEP_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_STEP_Pos
Ë

	)

1478 
	#C‹eDebug_DEMCR_MON_PEND_Pos
 17U

	)

1479 
	#C‹eDebug_DEMCR_MON_PEND_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_PEND_Pos
Ë

	)

1481 
	#C‹eDebug_DEMCR_MON_EN_Pos
 16U

	)

1482 
	#C‹eDebug_DEMCR_MON_EN_Msk
 (1UL << 
C‹eDebug_DEMCR_MON_EN_Pos
Ë

	)

1484 
	#C‹eDebug_DEMCR_VC_HARDERR_Pos
 10U

	)

1485 
	#C‹eDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_HARDERR_Pos
Ë

	)

1487 
	#C‹eDebug_DEMCR_VC_INTERR_Pos
 9U

	)

1488 
	#C‹eDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_INTERR_Pos
Ë

	)

1490 
	#C‹eDebug_DEMCR_VC_BUSERR_Pos
 8U

	)

1491 
	#C‹eDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_BUSERR_Pos
Ë

	)

1493 
	#C‹eDebug_DEMCR_VC_STATERR_Pos
 7U

	)

1494 
	#C‹eDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_STATERR_Pos
Ë

	)

1496 
	#C‹eDebug_DEMCR_VC_CHKERR_Pos
 6U

	)

1497 
	#C‹eDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_CHKERR_Pos
Ë

	)

1499 
	#C‹eDebug_DEMCR_VC_NOCPERR_Pos
 5U

	)

1500 
	#C‹eDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_NOCPERR_Pos
Ë

	)

1502 
	#C‹eDebug_DEMCR_VC_MMERR_Pos
 4U

	)

1503 
	#C‹eDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
C‹eDebug_DEMCR_VC_MMERR_Pos
Ë

	)

1505 
	#C‹eDebug_DEMCR_VC_CORERESET_Pos
 0U

	)

1506 
	#C‹eDebug_DEMCR_VC_CORERESET_Msk
 (1UL )

	)

1524 
	#_VAL2FLD
(
fõld
, 
vÆue
Ë(((
uöt32_t
)(vÆueË<< fõld ## 
_Pos
Ë& fõld ## 
_Msk
)

	)

1532 
	#_FLD2VAL
(
fõld
, 
vÆue
Ë(((
uöt32_t
)(vÆueË& fõld ## 
_Msk
Ë>> fõld ## 
_Pos
)

	)

1545 
	#SCS_BASE
 (0xE000E000ULË

	)

1546 
	#ITM_BASE
 (0xE0000000ULË

	)

1547 
	#DWT_BASE
 (0xE0001000ULË

	)

1548 
	#TPI_BASE
 (0xE0040000ULË

	)

1549 
	#C‹eDebug_BASE
 (0xE000EDF0ULË

	)

1550 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

1551 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

1552 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

1554 
	#SCnSCB
 ((
SCnSCB_Ty≥
 *Ë
SCS_BASE
 )

	)

1555 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

1556 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

1557 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

1558 
	#ITM
 ((
ITM_Ty≥
 *Ë
ITM_BASE
 )

	)

1559 
	#DWT
 ((
DWT_Ty≥
 *Ë
DWT_BASE
 )

	)

1560 
	#TPI
 ((
TPI_Ty≥
 *Ë
TPI_BASE
 )

	)

1561 
	#C‹eDebug
 ((
C‹eDebug_Ty≥
 *Ë
C‹eDebug_BASE
Ë

	)

1563 #i‡
deföed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1564 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

1565 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

1568 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30ULË

	)

1569 
	#FPU
 ((
FPU_Ty≥
 *Ë
FPU_BASE
 )

	)

1597 #ifde‡
CMSIS_NVIC_VIRTUAL


1598 #i‚de‡
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1599 
	#CMSIS_NVIC_VIRTUAL_HEADER_FILE
 "cmsis_nvic_vútuÆ.h"

	)

1601 #ö˛udê
CMSIS_NVIC_VIRTUAL_HEADER_FILE


1603 
	#NVIC_SëPri‹ôyGroupög
 
__NVIC_SëPri‹ôyGroupög


	)

1604 
	#NVIC_GëPri‹ôyGroupög
 
__NVIC_GëPri‹ôyGroupög


	)

1605 
	#NVIC_E«bÀIRQ
 
__NVIC_E«bÀIRQ


	)

1606 
	#NVIC_GëE«bÀIRQ
 
__NVIC_GëE«bÀIRQ


	)

1607 
	#NVIC_DißbÀIRQ
 
__NVIC_DißbÀIRQ


	)

1608 
	#NVIC_GëPídögIRQ
 
__NVIC_GëPídögIRQ


	)

1609 
	#NVIC_SëPídögIRQ
 
__NVIC_SëPídögIRQ


	)

1610 
	#NVIC_CÀ¨PídögIRQ
 
__NVIC_CÀ¨PídögIRQ


	)

1611 
	#NVIC_GëA˘ive
 
__NVIC_GëA˘ive


	)

1612 
	#NVIC_SëPri‹ôy
 
__NVIC_SëPri‹ôy


	)

1613 
	#NVIC_GëPri‹ôy
 
__NVIC_GëPri‹ôy


	)

1614 
	#NVIC_Sy°emRe£t
 
__NVIC_Sy°emRe£t


	)

1617 #ifde‡
CMSIS_VECTAB_VIRTUAL


1618 #i‚de‡
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1619 
	#CMSIS_VECTAB_VIRTUAL_HEADER_FILE
 "cmsis_ve˘ab_vútuÆ.h"

	)

1621 #ö˛udê
CMSIS_VECTAB_VIRTUAL_HEADER_FILE


1623 
	#NVIC_SëVe˘‹
 
__NVIC_SëVe˘‹


	)

1624 
	#NVIC_GëVe˘‹
 
__NVIC_GëVe˘‹


	)

1627 
	#NVIC_USER_IRQ_OFFSET
 16

	)

1631 
	#EXC_RETURN_HANDLER
 (0xFFFFFFF1ULË

	)

1632 
	#EXC_RETURN_THREAD_MSP
 (0xFFFFFFF9ULË

	)

1633 
	#EXC_RETURN_THREAD_PSP
 (0xFFFFFFFDULË

	)

1634 
	#EXC_RETURN_HANDLER_FPU
 (0xFFFFFFE1ULË

	)

1635 
	#EXC_RETURN_THREAD_MSP_FPU
 (0xFFFFFFE9ULË

	)

1636 
	#EXC_RETURN_THREAD_PSP_FPU
 (0xFFFFFFEDULË

	)

1648 
__STATIC_INLINE
 
__NVIC_SëPri‹ôyGroupög
(
uöt32_t
 
Pri‹ôyGroup
)

1650 
uöt32_t
 
ªg_vÆue
;

1651 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1653 
ªg_vÆue
 = 
SCB
->
AIRCR
;

1654 
ªg_vÆue
 &~((
uöt32_t
)(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
));

1655 
ªg_vÆue
 = (reg_value |

1656 ((
uöt32_t
)0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1657 (
Pri‹ôyGroupTmp
 << 
SCB_AIRCR_PRIGROUP_Pos
) );

1658 
SCB
->
AIRCR
 = 
ªg_vÆue
;

1667 
__STATIC_INLINE
 
uöt32_t
 
__NVIC_GëPri‹ôyGroupög
()

1669  ((
uöt32_t
)((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
Ë>> 
SCB_AIRCR_PRIGROUP_Pos
));

1679 
__STATIC_INLINE
 
__NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1681 i‡((
öt32_t
)(
IRQn
) >= 0)

1683 
__COMPILER_BARRIER
();

1684 
NVIC
->
ISER
[(((
uöt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1685 
__COMPILER_BARRIER
();

1698 
__STATIC_INLINE
 
uöt32_t
 
__NVIC_GëE«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1700 i‡((
öt32_t
)(
IRQn
) >= 0)

1702 ((
uöt32_t
)(((
NVIC
->
ISER
[(((uöt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1717 
__STATIC_INLINE
 
__NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

1719 i‡((
öt32_t
)(
IRQn
) >= 0)

1721 
NVIC
->
ICER
[(((
uöt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1722 
__DSB
();

1723 
__ISB
();

1736 
__STATIC_INLINE
 
uöt32_t
 
__NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1738 i‡((
öt32_t
)(
IRQn
) >= 0)

1740 ((
uöt32_t
)(((
NVIC
->
ISPR
[(((uöt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1755 
__STATIC_INLINE
 
__NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1757 i‡((
öt32_t
)(
IRQn
) >= 0)

1759 
NVIC
->
ISPR
[(((
uöt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1770 
__STATIC_INLINE
 
__NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

1772 i‡((
öt32_t
)(
IRQn
) >= 0)

1774 
NVIC
->
ICPR
[(((
uöt32_t
)
IRQn
) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));

1787 
__STATIC_INLINE
 
uöt32_t
 
__NVIC_GëA˘ive
(
IRQn_Ty≥
 
IRQn
)

1789 i‡((
öt32_t
)(
IRQn
) >= 0)

1791 ((
uöt32_t
)(((
NVIC
->
IABR
[(((uöt32_t)
IRQn
) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

1809 
__STATIC_INLINE
 
__NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

1811 i‡((
öt32_t
)(
IRQn
) >= 0)

1813 
NVIC
->
IP
[((
uöt32_t
)
IRQn
)] = (
uöt8_t
)((
¥i‹ôy
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1817 
SCB
->
SHP
[(((
uöt32_t
)
IRQn
Ë& 0xFUL)-4UL] = (
uöt8_t
)((
¥i‹ôy
 << (8U - 
__NVIC_PRIO_BITS
)) & (uint32_t)0xFFUL);

1831 
__STATIC_INLINE
 
uöt32_t
 
__NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

1834 i‡((
öt32_t
)(
IRQn
) >= 0)

1836 (((
uöt32_t
)
NVIC
->
IP
[((uöt32_t)
IRQn
)] >> (8U - 
__NVIC_PRIO_BITS
)));

1840 (((
uöt32_t
)
SCB
->
SHP
[(((uöt32_t)
IRQn
Ë& 0xFUL)-4UL] >> (8U - 
__NVIC_PRIO_BITS
)));

1856 
__STATIC_INLINE
 
uöt32_t
 
NVIC_EncodePri‹ôy
 (uöt32_à
Pri‹ôyGroup
, uöt32_à
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

1858 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1859 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1860 
uöt32_t
 
SubPri‹ôyBôs
;

1862 
Pªem±Pri‹ôyBôs
 = ((7UL - 
Pri‹ôyGroupTmp
Ë> (
uöt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1863 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + (
uöt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1866 ((
Pªem±Pri‹ôy
 & (
uöt32_t
)((1UL << (
Pªem±Pri‹ôyBôs
)Ë- 1UL)Ë<< 
SubPri‹ôyBôs
) |

1867 ((
SubPri‹ôy
 & (
uöt32_t
)((1UL << (
SubPri‹ôyBôs
 )) - 1UL)))

1883 
__STATIC_INLINE
 
NVIC_DecodePri‹ôy
 (
uöt32_t
 
Pri‹ôy
, uöt32_à
Pri‹ôyGroup
, uöt32_t* c⁄° 
pPªem±Pri‹ôy
, uöt32_t* c⁄° 
pSubPri‹ôy
)

1885 
uöt32_t
 
Pri‹ôyGroupTmp
 = (
Pri‹ôyGroup
 & (uint32_t)0x07UL);

1886 
uöt32_t
 
Pªem±Pri‹ôyBôs
;

1887 
uöt32_t
 
SubPri‹ôyBôs
;

1889 
Pªem±Pri‹ôyBôs
 = ((7UL - 
Pri‹ôyGroupTmp
Ë> (
uöt32_t
)(
__NVIC_PRIO_BITS
)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);

1890 
SubPri‹ôyBôs
 = ((
Pri‹ôyGroupTmp
 + (
uöt32_t
)(
__NVIC_PRIO_BITS
)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

1892 *
pPªem±Pri‹ôy
 = (
Pri‹ôy
 >> 
SubPri‹ôyBôs
Ë& (
uöt32_t
)((1UL << (
Pªem±Pri‹ôyBôs
)) - 1UL);

1893 *
pSubPri‹ôy
 = (
Pri‹ôy
 ) & (
uöt32_t
)((1UL << (
SubPri‹ôyBôs
 )) - 1UL);

1906 
__STATIC_INLINE
 
__NVIC_SëVe˘‹
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
ve˘‹
)

1908 
uöt32_t
 
ve˘‹s
 = (uöt32_à)
SCB
->
VTOR
;

1909 (* (*Ë(
ve˘‹s
 + ((
öt32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
Ë* 4)Ë
ve˘‹
;

1922 
__STATIC_INLINE
 
uöt32_t
 
__NVIC_GëVe˘‹
(
IRQn_Ty≥
 
IRQn
)

1924 
uöt32_t
 
ve˘‹s
 = (uöt32_à)
SCB
->
VTOR
;

1925  (
uöt32_t
)(* (*Ë(
ve˘‹s
 + ((
öt32_t
)
IRQn
 + 
NVIC_USER_IRQ_OFFSET
) * 4));

1933 
__NO_RETURN
 
__STATIC_INLINE
 
__NVIC_Sy°emRe£t
()

1935 
__DSB
();

1937 
SCB
->
AIRCR
 = (
uöt32_t
)((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

1938 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1939 
SCB_AIRCR_SYSRESETREQ_Msk
 );

1940 
__DSB
();

1944 
__NOP
();

1953 #i‡
deföed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1U)

1955 
	~"mpu_¨mv7.h
"

1976 
__STATIC_INLINE
 
uöt32_t
 
SCB_GëFPUTy≥
()

1978 
uöt32_t
 
mv‰0
;

1980 
mv‰0
 = 
FPU
->
MVFR0
;

1981 i‡((
mv‰0
 & (
FPU_MVFR0_SögÀ_¥ecisi⁄_Msk
 | 
FPU_MVFR0_DoubÀ_¥ecisi⁄_Msk
)) == 0x020U)

2004 #i‡
deföed
 (
__Víd‹_SysTickC⁄fig
) && (__Vendor_SysTickConfig == 0U)

2017 
__STATIC_INLINE
 
uöt32_t
 
SysTick_C⁄fig
(uöt32_à
ticks
)

2019 i‡((
ticks
 - 1ULË> 
SysTick_LOAD_RELOAD_Msk
)

2024 
SysTick
->
LOAD
 = (
uöt32_t
)(
ticks
 - 1UL);

2025 
NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

2026 
SysTick
->
VAL
 = 0UL;

2027 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

2028 
SysTick_CTRL_TICKINT_Msk
 |

2029 
SysTick_CTRL_ENABLE_Msk
;

2047 vﬁ©ûê
öt32_t
 
ITM_RxBuf„r
;

2048 
	#ITM_RXBUFFER_EMPTY
 ((
öt32_t
)0x5AA55AA5UË

	)

2059 
__STATIC_INLINE
 
uöt32_t
 
ITM_SídCh¨
 (uöt32_à
ch
)

2061 i‡(((
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) != 0UL) &&

2062 ((
ITM
->
TER
 & 1UL ) != 0UL) )

2064 
ITM
->
PORT
[0U].
u32
 == 0UL)

2066 
__NOP
();

2068 
	gITM
->
	gPORT
[0U].
	gu8
 = (
uöt8_t
)
ch
;

2070  (
	gch
);

2080 
__STATIC_INLINE
 
öt32_t
 
ITM_Re˚iveCh¨
 ()

2082 
öt32_t
 
	gch
 = -1;

2084 i‡(
	gITM_RxBuf„r
 !
ITM_RXBUFFER_EMPTY
)

2086 
ch
 = 
ITM_RxBuf„r
;

2087 
	gITM_RxBuf„r
 = 
ITM_RXBUFFER_EMPTY
;

2090  (
	gch
);

2100 
__STATIC_INLINE
 
öt32_t
 
ITM_CheckCh¨
 ()

2103 i‡(
	gITM_RxBuf„r
 =
ITM_RXBUFFER_EMPTY
)

2118 #ifde‡
__˝lu•lus


	@C:\repos\SmallCar-main\cmsis\mpu_armv7.h

25 #i‡ 
deföed
 ( 
__ICCARM__
 )

26 #¥agm®
sy°em_ö˛ude


27 #ñi‡
deföed
 (
__˛™g__
)

28 #¥agm®
˛™g
 
sy°em_hódî


31 #i‚de‡
ARM_MPU_ARMV7_H


32 
	#ARM_MPU_ARMV7_H


	)

34 
	#ARM_MPU_REGION_SIZE_32B
 ((
uöt8_t
)0x04U)

35 
	#ARM_MPU_REGION_SIZE_64B
 ((
uöt8_t
)0x05U)

36 
	#ARM_MPU_REGION_SIZE_128B
 ((
uöt8_t
)0x06U)

37 
	#ARM_MPU_REGION_SIZE_256B
 ((
uöt8_t
)0x07U)

38 
	#ARM_MPU_REGION_SIZE_512B
 ((
uöt8_t
)0x08U)

39 
	#ARM_MPU_REGION_SIZE_1KB
 ((
uöt8_t
)0x09U)

40 
	#ARM_MPU_REGION_SIZE_2KB
 ((
uöt8_t
)0x0AU)

41 
	#ARM_MPU_REGION_SIZE_4KB
 ((
uöt8_t
)0x0BU)

42 
	#ARM_MPU_REGION_SIZE_8KB
 ((
uöt8_t
)0x0CU)

43 
	#ARM_MPU_REGION_SIZE_16KB
 ((
uöt8_t
)0x0DU)

44 
	#ARM_MPU_REGION_SIZE_32KB
 ((
uöt8_t
)0x0EU)

45 
	#ARM_MPU_REGION_SIZE_64KB
 ((
uöt8_t
)0x0FU)

46 
	#ARM_MPU_REGION_SIZE_128KB
 ((
uöt8_t
)0x10U)

47 
	#ARM_MPU_REGION_SIZE_256KB
 ((
uöt8_t
)0x11U)

48 
	#ARM_MPU_REGION_SIZE_512KB
 ((
uöt8_t
)0x12U)

49 
	#ARM_MPU_REGION_SIZE_1MB
 ((
uöt8_t
)0x13U)

50 
	#ARM_MPU_REGION_SIZE_2MB
 ((
uöt8_t
)0x14U)

51 
	#ARM_MPU_REGION_SIZE_4MB
 ((
uöt8_t
)0x15U)

52 
	#ARM_MPU_REGION_SIZE_8MB
 ((
uöt8_t
)0x16U)

53 
	#ARM_MPU_REGION_SIZE_16MB
 ((
uöt8_t
)0x17U)

54 
	#ARM_MPU_REGION_SIZE_32MB
 ((
uöt8_t
)0x18U)

55 
	#ARM_MPU_REGION_SIZE_64MB
 ((
uöt8_t
)0x19U)

56 
	#ARM_MPU_REGION_SIZE_128MB
 ((
uöt8_t
)0x1AU)

57 
	#ARM_MPU_REGION_SIZE_256MB
 ((
uöt8_t
)0x1BU)

58 
	#ARM_MPU_REGION_SIZE_512MB
 ((
uöt8_t
)0x1CU)

59 
	#ARM_MPU_REGION_SIZE_1GB
 ((
uöt8_t
)0x1DU)

60 
	#ARM_MPU_REGION_SIZE_2GB
 ((
uöt8_t
)0x1EU)

61 
	#ARM_MPU_REGION_SIZE_4GB
 ((
uöt8_t
)0x1FU)

62 

	)

63 
	#ARM_MPU_AP_NONE
 0U

64 
	#ARM_MPU_AP_PRIV
 1U

65 
	#ARM_MPU_AP_URO
 2U

66 
	#ARM_MPU_AP_FULL
 3U

67 
	#ARM_MPU_AP_PRO
 5U

68 
	#ARM_MPU_AP_RO
 6U

69 

	)

75 
	#ARM_MPU_RBAR
(
Regi⁄
, 
Ba£Addªss
) \

76 (((
Ba£Addªss
Ë& 
MPU_RBAR_ADDR_Msk
) | \

77 ((
Regi⁄
Ë& 
MPU_RBAR_REGION_Msk
) | \

78 (
MPU_RBAR_VALID_Msk
))

	)

88 
	#ARM_MPU_ACCESS_
(
Ty≥ExtFõld
, 
IsSh¨óbÀ
, 
IsCachóbÀ
, 
IsBuf„øbÀ
) \

89 ((((
Ty≥ExtFõld
Ë<< 
MPU_RASR_TEX_Pos
Ë& 
MPU_RASR_TEX_Msk
) | \

90 (((
IsSh¨óbÀ
Ë<< 
MPU_RASR_S_Pos
Ë& 
MPU_RASR_S_Msk
) | \

91 (((
IsCachóbÀ
Ë<< 
MPU_RASR_C_Pos
Ë& 
MPU_RASR_C_Msk
) | \

92 (((
IsBuf„øbÀ
Ë<< 
MPU_RASR_B_Pos
Ë& 
MPU_RASR_B_Msk
))

	)

103 
	#ARM_MPU_RASR_EX
(
DißbÀExec
, 
Ac˚ssPîmissi⁄
, 
Ac˚ssAâribuãs
, 
SubRegi⁄DißbÀ
, 
Size
) \

104 ((((
DißbÀExec
Ë<< 
MPU_RASR_XN_Pos
Ë& 
MPU_RASR_XN_Msk
) | \

105 (((
Ac˚ssPîmissi⁄
Ë<< 
MPU_RASR_AP_Pos
Ë& 
MPU_RASR_AP_Msk
) | \

106 (((
Ac˚ssAâribuãs
Ë& (
MPU_RASR_TEX_Msk
 | 
MPU_RASR_S_Msk
 | 
MPU_RASR_C_Msk
 | 
MPU_RASR_B_Msk
))) | \

107 (((
SubRegi⁄DißbÀ
Ë<< 
MPU_RASR_SRD_Pos
Ë& 
MPU_RASR_SRD_Msk
) | \

108 (((
Size
Ë<< 
MPU_RASR_SIZE_Pos
Ë& 
MPU_RASR_SIZE_Msk
) | \

109 (((
MPU_RASR_ENABLE_Msk
))))

	)

123 
	#ARM_MPU_RASR
(
DißbÀExec
, 
Ac˚ssPîmissi⁄
, 
Ty≥ExtFõld
, 
IsSh¨óbÀ
, 
IsCachóbÀ
, 
IsBuf„øbÀ
, 
SubRegi⁄DißbÀ
, 
Size
) \

124 
	`ARM_MPU_RASR_EX
(
DißbÀExec
, 
Ac˚ssPîmissi⁄
, 
	`ARM_MPU_ACCESS_
(
Ty≥ExtFõld
, 
IsSh¨óbÀ
, 
IsCachóbÀ
, 
IsBuf„øbÀ
), 
SubRegi⁄DißbÀ
, 
Size
)

	)

133 
	#ARM_MPU_ACCESS_ORDERED
 
	`ARM_MPU_ACCESS_
(0U, 1U, 0U, 0U)

	)

144 
	#ARM_MPU_ACCESS_DEVICE
(
IsSh¨óbÀ
Ë((IsSh¨óbÀË? 
	`ARM_MPU_ACCESS_
(0U, 1U, 0U, 1UË: ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))

	)

157 
	#ARM_MPU_ACCESS_NORMAL
(
OuãrCp
, 
I¬îCp
, 
IsSh¨óbÀ
Ë
	`ARM_MPU_ACCESS_
((4U | (OuãrCp)), IsSh¨óbÀ, ((I¬îCpË& 2U), ((I¬îCpË& 1U))

	)

162 
	#ARM_MPU_CACHEP_NOCACHE
 0U

	)

167 
	#ARM_MPU_CACHEP_WB_WRA
 1U

	)

172 
	#ARM_MPU_CACHEP_WT_NWA
 2U

	)

177 
	#ARM_MPU_CACHEP_WB_NWA
 3U

	)

184 
uöt32_t
 
	mRBAR
;

185 
uöt32_t
 
	mRASR
;

186 } 
	tARM_MPU_Regi⁄_t
;

191 
__STATIC_INLINE
 
	$ARM_MPU_E«bÀ
(
uöt32_t
 
MPU_C⁄åﬁ
)

193 
MPU
->
CTRL
 = 
MPU_C⁄åﬁ
 | 
MPU_CTRL_ENABLE_Msk
;

194 #ifde‡
SCB_SHCSR_MEMFAULTENA_Msk


195 
SCB
->
SHCSR
 |
SCB_SHCSR_MEMFAULTENA_Msk
;

197 
	`__DSB
();

198 
	`__ISB
();

199 
	}
}

203 
__STATIC_INLINE
 
	$ARM_MPU_DißbÀ
()

205 
	`__DMB
();

206 #ifde‡
SCB_SHCSR_MEMFAULTENA_Msk


207 
SCB
->
SHCSR
 &~
SCB_SHCSR_MEMFAULTENA_Msk
;

209 
MPU
->
CTRL
 &~
MPU_CTRL_ENABLE_Msk
;

210 
	}
}

215 
__STATIC_INLINE
 
	$ARM_MPU_CÃRegi⁄
(
uöt32_t
 
∫r
)

217 
MPU
->
RNR
 = 
∫r
;

218 
MPU
->
RASR
 = 0U;

219 
	}
}

225 
__STATIC_INLINE
 
	$ARM_MPU_SëRegi⁄
(
uöt32_t
 
rb¨
, uöt32_à
ø§
)

227 
MPU
->
RBAR
 = 
rb¨
;

228 
MPU
->
RASR
 = 
ø§
;

229 
	}
}

236 
__STATIC_INLINE
 
	$ARM_MPU_SëRegi⁄Ex
(
uöt32_t
 
∫r
, uöt32_à
rb¨
, uöt32_à
ø§
)

238 
MPU
->
RNR
 = 
∫r
;

239 
MPU
->
RBAR
 = 
rb¨
;

240 
MPU
->
RASR
 = 
ø§
;

241 
	}
}

248 
__STATIC_INLINE
 
	$ARM_MPU_OrdîedMem˝y
(vﬁ©ûê
uöt32_t
* 
d°
, c⁄° uöt32_t* 
__RESTRICT
 
§c
, uöt32_à
Àn
)

250 
uöt32_t
 
i
;

251 
i
 = 0U; i < 
Àn
; ++i)

253 
d°
[
i
] = 
§c
[i];

255 
	}
}

261 
__STATIC_INLINE
 
	$ARM_MPU_Lﬂd
(
ARM_MPU_Regi⁄_t
 c⁄°* 
èbÀ
, 
uöt32_t
 
˙t
)

263 c⁄° 
uöt32_t
 
rowW‹dSize
 = (
ARM_MPU_Regi⁄_t
)/4U;

264 
˙t
 > 
MPU_TYPE_RALIASES
) {

265 
	`ARM_MPU_OrdîedMem˝y
(&(
MPU
->
RBAR
), &(
èbÀ
->RBAR), 
MPU_TYPE_RALIASES
*
rowW‹dSize
);

266 
èbÀ
 +
MPU_TYPE_RALIASES
;

267 
˙t
 -
MPU_TYPE_RALIASES
;

269 
	`ARM_MPU_OrdîedMem˝y
(&(
MPU
->
RBAR
), &(
èbÀ
->RBAR), 
˙t
*
rowW‹dSize
);

270 
	}
}

	@C:\repos\SmallCar-main\cmsis\mpu_armv8.h

25 #i‡ 
deföed
 ( 
__ICCARM__
 )

26 #¥agm®
sy°em_ö˛ude


27 #ñi‡
deföed
 (
__˛™g__
)

28 #¥agm®
˛™g
 
sy°em_hódî


31 #i‚de‡
ARM_MPU_ARMV8_H


32 
	#ARM_MPU_ARMV8_H


	)

35 
	#ARM_MPU_ATTR_DEVICE
 ( 0U )

	)

38 
	#ARM_MPU_ATTR_NON_CACHEABLE
 ( 4U )

	)

46 
	#ARM_MPU_ATTR_MEMORY_
(
NT
, 
WB
, 
RA
, 
WA
) \

47 (((
NT
 & 1UË<< 3UË| ((
WB
 & 1UË<< 2UË| ((
RA
 & 1UË<< 1UË| (
WA
 & 1U))

	)

50 
	#ARM_MPU_ATTR_DEVICE_nGnRnE
 (0U)

	)

53 
	#ARM_MPU_ATTR_DEVICE_nGnRE
 (1U)

	)

56 
	#ARM_MPU_ATTR_DEVICE_nGRE
 (2U)

	)

59 
	#ARM_MPU_ATTR_DEVICE_GRE
 (3U)

	)

65 
	#ARM_MPU_ATTR
(
O
, 
I
Ë(((O & 0xFUË<< 4UË| (((O & 0xFUË!0UË? (I & 0xFUË: ((I & 0x3UË<< 2U)))

	)

68 
	#ARM_MPU_SH_NON
 (0U)

	)

71 
	#ARM_MPU_SH_OUTER
 (2U)

	)

74 
	#ARM_MPU_SH_INNER
 (3U)

	)

80 
	#ARM_MPU_AP_
(
RO
, 
NP
Ë(((RO & 1UË<< 1UË| (NP & 1U))

	)

89 
	#ARM_MPU_RBAR
(
BASE
, 
SH
, 
RO
, 
NP
, 
XN
) \

90 ((
BASE
 & 
MPU_RBAR_BASE_Msk
) | \

91 ((
SH
 << 
MPU_RBAR_SH_Pos
Ë& 
MPU_RBAR_SH_Msk
) | \

92 ((
	`ARM_MPU_AP_
(
RO
, 
NP
Ë<< 
MPU_RBAR_AP_Pos
Ë& 
MPU_RBAR_AP_Msk
) | \

93 ((
XN
 << 
MPU_RBAR_XN_Pos
Ë& 
MPU_RBAR_XN_Msk
))

	)

99 
	#ARM_MPU_RLAR
(
LIMIT
, 
IDX
) \

100 ((
LIMIT
 & 
MPU_RLAR_LIMIT_Msk
) | \

101 ((
IDX
 << 
MPU_RLAR_AârIndx_Pos
Ë& 
MPU_RLAR_AârIndx_Msk
) | \

102 (
MPU_RLAR_EN_Msk
))

	)

104 #i‡
deföed
(
MPU_RLAR_PXN_Pos
)

111 
	#ARM_MPU_RLAR_PXN
(
LIMIT
, 
PXN
, 
IDX
) \

112 ((
LIMIT
 & 
MPU_RLAR_LIMIT_Msk
) | \

113 ((
PXN
 << 
MPU_RLAR_PXN_Pos
Ë& 
MPU_RLAR_PXN_Msk
) | \

114 ((
IDX
 << 
MPU_RLAR_AârIndx_Pos
Ë& 
MPU_RLAR_AârIndx_Msk
) | \

115 (
MPU_RLAR_EN_Msk
))

	)

123 
uöt32_t
 
	mRBAR
;

124 
uöt32_t
 
	mRLAR
;

125 } 
	tARM_MPU_Regi⁄_t
;

130 
__STATIC_INLINE
 
	$ARM_MPU_E«bÀ
(
uöt32_t
 
MPU_C⁄åﬁ
)

132 
MPU
->
CTRL
 = 
MPU_C⁄åﬁ
 | 
MPU_CTRL_ENABLE_Msk
;

133 #ifde‡
SCB_SHCSR_MEMFAULTENA_Msk


134 
SCB
->
SHCSR
 |
SCB_SHCSR_MEMFAULTENA_Msk
;

136 
	`__DSB
();

137 
	`__ISB
();

138 
	}
}

142 
__STATIC_INLINE
 
	$ARM_MPU_DißbÀ
()

144 
	`__DMB
();

145 #ifde‡
SCB_SHCSR_MEMFAULTENA_Msk


146 
SCB
->
SHCSR
 &~
SCB_SHCSR_MEMFAULTENA_Msk
;

148 
MPU
->
CTRL
 &~
MPU_CTRL_ENABLE_Msk
;

149 
	}
}

151 #ifde‡
MPU_NS


155 
__STATIC_INLINE
 
	$ARM_MPU_E«bÀ_NS
(
uöt32_t
 
MPU_C⁄åﬁ
)

157 
MPU_NS
->
CTRL
 = 
MPU_C⁄åﬁ
 | 
MPU_CTRL_ENABLE_Msk
;

158 #ifde‡
SCB_SHCSR_MEMFAULTENA_Msk


159 
SCB_NS
->
SHCSR
 |
SCB_SHCSR_MEMFAULTENA_Msk
;

161 
	`__DSB
();

162 
	`__ISB
();

163 
	}
}

167 
__STATIC_INLINE
 
	$ARM_MPU_DißbÀ_NS
()

169 
	`__DMB
();

170 #ifde‡
SCB_SHCSR_MEMFAULTENA_Msk


171 
SCB_NS
->
SHCSR
 &~
SCB_SHCSR_MEMFAULTENA_Msk
;

173 
MPU_NS
->
CTRL
 &~
MPU_CTRL_ENABLE_Msk
;

174 
	}
}

182 
__STATIC_INLINE
 
	$ARM_MPU_SëMemAârEx
(
MPU_Ty≥
* 
mpu
, 
uöt8_t
 
idx
, uöt8_à
©å
)

184 c⁄° 
uöt8_t
 
ªg
 = 
idx
 / 4U;

185 c⁄° 
uöt32_t
 
pos
 = ((
idx
 % 4U) * 8U);

186 c⁄° 
uöt32_t
 
mask
 = 0xFFU << 
pos
;

188 i‡(
ªg
 >((
mpu
->
MAIR
) / (mpu->MAIR[0]))) {

192 
mpu
->
MAIR
[
ªg
] = ((mpu->MAIR[ªg] & ~
mask
Ë| ((
©å
 << 
pos
) & mask));

193 
	}
}

199 
__STATIC_INLINE
 
	$ARM_MPU_SëMemAâr
(
uöt8_t
 
idx
, uöt8_à
©å
)

201 
	`ARM_MPU_SëMemAârEx
(
MPU
, 
idx
, 
©å
);

202 
	}
}

204 #ifde‡
MPU_NS


209 
__STATIC_INLINE
 
	$ARM_MPU_SëMemAâr_NS
(
uöt8_t
 
idx
, uöt8_à
©å
)

211 
	`ARM_MPU_SëMemAârEx
(
MPU_NS
, 
idx
, 
©å
);

212 
	}
}

219 
__STATIC_INLINE
 
	$ARM_MPU_CÃRegi⁄Ex
(
MPU_Ty≥
* 
mpu
, 
uöt32_t
 
∫r
)

221 
mpu
->
RNR
 = 
∫r
;

222 
mpu
->
RLAR
 = 0U;

223 
	}
}

228 
__STATIC_INLINE
 
	$ARM_MPU_CÃRegi⁄
(
uöt32_t
 
∫r
)

230 
	`ARM_MPU_CÃRegi⁄Ex
(
MPU
, 
∫r
);

231 
	}
}

233 #ifde‡
MPU_NS


237 
__STATIC_INLINE
 
	$ARM_MPU_CÃRegi⁄_NS
(
uöt32_t
 
∫r
)

239 
	`ARM_MPU_CÃRegi⁄Ex
(
MPU_NS
, 
∫r
);

240 
	}
}

249 
__STATIC_INLINE
 
	$ARM_MPU_SëRegi⁄Ex
(
MPU_Ty≥
* 
mpu
, 
uöt32_t
 
∫r
, uöt32_à
rb¨
, uöt32_à
æ¨
)

251 
mpu
->
RNR
 = 
∫r
;

252 
mpu
->
RBAR
 = 
rb¨
;

253 
mpu
->
RLAR
 = 
æ¨
;

254 
	}
}

261 
__STATIC_INLINE
 
	$ARM_MPU_SëRegi⁄
(
uöt32_t
 
∫r
, uöt32_à
rb¨
, uöt32_à
æ¨
)

263 
	`ARM_MPU_SëRegi⁄Ex
(
MPU
, 
∫r
, 
rb¨
, 
æ¨
);

264 
	}
}

266 #ifde‡
MPU_NS


272 
__STATIC_INLINE
 
	$ARM_MPU_SëRegi⁄_NS
(
uöt32_t
 
∫r
, uöt32_à
rb¨
, uöt32_à
æ¨
)

274 
	`ARM_MPU_SëRegi⁄Ex
(
MPU_NS
, 
∫r
, 
rb¨
, 
æ¨
);

275 
	}
}

283 
__STATIC_INLINE
 
	$ARM_MPU_OrdîedMem˝y
(vﬁ©ûê
uöt32_t
* 
d°
, c⁄° uöt32_t* 
__RESTRICT
 
§c
, uöt32_à
Àn
)

285 
uöt32_t
 
i
;

286 
i
 = 0U; i < 
Àn
; ++i)

288 
d°
[
i
] = 
§c
[i];

290 
	}
}

298 
__STATIC_INLINE
 
	$ARM_MPU_LﬂdEx
(
MPU_Ty≥
* 
mpu
, 
uöt32_t
 
∫r
, 
ARM_MPU_Regi⁄_t
 c⁄°* 
èbÀ
, uöt32_à
˙t
)

300 c⁄° 
uöt32_t
 
rowW‹dSize
 = (
ARM_MPU_Regi⁄_t
)/4U;

301 i‡(
˙t
 == 1U) {

302 
mpu
->
RNR
 = 
∫r
;

303 
	`ARM_MPU_OrdîedMem˝y
(&(
mpu
->
RBAR
), &(
èbÀ
->RBAR), 
rowW‹dSize
);

305 
uöt32_t
 
∫rBa£
 = 
∫r
 & ~(
MPU_TYPE_RALIASES
-1U);

306 
uöt32_t
 
∫rOff£t
 = 
∫r
 % 
MPU_TYPE_RALIASES
;

308 
mpu
->
RNR
 = 
∫rBa£
;

309 (
∫rOff£t
 + 
˙t
Ë> 
MPU_TYPE_RALIASES
) {

310 
uöt32_t
 
c
 = 
MPU_TYPE_RALIASES
 - 
∫rOff£t
;

311 
	`ARM_MPU_OrdîedMem˝y
(&(
mpu
->
RBAR
)+(
∫rOff£t
*2U), &(
èbÀ
->RBAR), 
c
*
rowW‹dSize
);

312 
èbÀ
 +
c
;

313 
˙t
 -
c
;

314 
∫rOff£t
 = 0U;

315 
∫rBa£
 +
MPU_TYPE_RALIASES
;

316 
mpu
->
RNR
 = 
∫rBa£
;

319 
	`ARM_MPU_OrdîedMem˝y
(&(
mpu
->
RBAR
)+(
∫rOff£t
*2U), &(
èbÀ
->RBAR), 
˙t
*
rowW‹dSize
);

321 
	}
}

328 
__STATIC_INLINE
 
	$ARM_MPU_Lﬂd
(
uöt32_t
 
∫r
, 
ARM_MPU_Regi⁄_t
 c⁄°* 
èbÀ
, uöt32_à
˙t
)

330 
	`ARM_MPU_LﬂdEx
(
MPU
, 
∫r
, 
èbÀ
, 
˙t
);

331 
	}
}

333 #ifde‡
MPU_NS


339 
__STATIC_INLINE
 
	$ARM_MPU_Lﬂd_NS
(
uöt32_t
 
∫r
, 
ARM_MPU_Regi⁄_t
 c⁄°* 
èbÀ
, uöt32_à
˙t
)

341 
	`ARM_MPU_LﬂdEx
(
MPU_NS
, 
∫r
, 
èbÀ
, 
˙t
);

342 
	}
}

	@C:\repos\SmallCar-main\cmsis\tz_context.h

25 #i‡ 
deföed
 ( 
__ICCARM__
 )

26 #¥agm®
sy°em_ö˛ude


27 #ñi‡
deföed
 (
__˛™g__
)

28 #¥agm®
˛™g
 
sy°em_hódî


31 #i‚de‡
TZ_CONTEXT_H


32 
	#TZ_CONTEXT_H


	)

34 
	~<°döt.h
>

36 #i‚de‡
TZ_MODULEID_T


37 
	#TZ_MODULEID_T


	)

39 
uöt32_t
 
	tTZ_ModuÀId_t
;

43 
uöt32_t
 
	tTZ_Mem‹yId_t
;

47 
uöt32_t
 
TZ_InôC⁄ãxtSy°em_S
 ();

53 
TZ_Mem‹yId_t
 
TZ_AŒocModuÀC⁄ãxt_S
 (
TZ_ModuÀId_t
 
moduÀ
);

58 
uöt32_t
 
TZ_FªeModuÀC⁄ãxt_S
 (
TZ_Mem‹yId_t
 
id
);

63 
uöt32_t
 
TZ_LﬂdC⁄ãxt_S
 (
TZ_Mem‹yId_t
 
id
);

68 
uöt32_t
 
TZ_St‹eC⁄ãxt_S
 (
TZ_Mem‹yId_t
 
id
);

	@C:\repos\SmallCar-main\dev\dev.c

6 
	~"dev.h
"

7 #i‡(
_c⁄figUSEBﬂrds
 == 3)

16 
boﬁ
 
	$SëVﬁège
(
Duty
)

18 if(
Duty
 >= 0.0)

20 
	`Re£tPö
(
BTN1_DIR_PIN
);

22  
åue
;

26 
	`SëPö
(
BTN1_DIR_PIN
);

28  
åue
;

30  
Ál£
;

31 
	}
}

33 
	$SîvoInô
(
SîvomŸ‹
* 
Sîvo
, 
£rvoTy≥
,
TIM_Ty≥Def
 *
TIMx
, 
uöt16_t
 
ms
)

35 
Sîvo
->
CCR
 = &
TIMx
->
CCR1
;

36 
Sîvo
->
ARR
 = 
TIMx
->ARR;

37 
Sîvo
->
ms
 = ms;

39 if(
£rvoTy≥
 =
PDI6225MG_300
)

41 
Sîvo
->
maxAngÀ
 = 300;

42 (*
Sîvo
).
mö_ms
 = 0.5;

43 (*
Sîvo
).
max_ms
 = 2.5;

45 if(
£rvoTy≥
 =
MG996R
)

47 
Sîvo
->
maxAngÀ
 = 180;

48 (*
Sîvo
).
mö_ms
 = 1.0;

49 (*
Sîvo
).
max_ms
 = 2.0;

51 
	}
}

53 
	$SîvoSëR™ge
(
SîvomŸ‹
* 
Sîvo
, 
uöt16_t
 
mö_™gÀ
, uöt16_à
max_™gÀ
)

55 if(
mö_™gÀ
 >
max_™gÀ
) ;

56 
Sîvo
->
R™ge_mö
 = 
mö_™gÀ
;

57 
Sîvo
->
R™ge_max
 = 
max_™gÀ
;

58 
	}
}

60 
	$SîvoSëAngÀ
(
SîvomŸ‹
* 
Sîvo
, 
uöt16_t
 
™gÀ
)

62 if(
Sîvo
->
R™ge_mö
 !0 && 
™gÀ
 < Servo->Range_min)ángle = Servo->Range_min;

63 if(
Sîvo
->
R™ge_max
 !0 && 
™gÀ
 > Servo->Range_max)ángle = Servo->Range_max;

64 if(
™gÀ
 > (*
Sîvo
).
maxAngÀ
)ángle = (*Servo).maxAngle;

65 if(
™gÀ
 < 0)ángle = 0;

67 
mö_PWM
 = ()(((
Sîvo
->
ARR
Ë* (*Sîvo).
mö_ms
Ë/ (*Sîvo).
ms
);

68 
max_PWM
 = ()(((
Sîvo
->
ARR
Ë* (*Sîvo).
max_ms
Ë/ (*Sîvo).
ms
);

70 *(*
Sîvo
).
CCR
 = (
uöt32_t
)(
™gÀ
 * ((
max_PWM
 - 
mö_PWM
Ë/ (*Sîvo).
maxAngÀ
) + min_PWM);

71 
	}
}

	@C:\repos\SmallCar-main\dev\dev.h

1 #¥agm®
⁄˚


2 
	~<°dboﬁ.h
>

3 
	~"FûC⁄fig.h
"

5 #i‡(
_c⁄figUSEBﬂrds
 == 3)

6 
	#PDI6225MG_300
 0

	)

7 
	#MG996R
 1

	)

9 
	#Buâ⁄1_Click
 (
	`PöVÆ
(
EXTI1_PIN
))

	)

10 
	#Buâ⁄2_Click
 (
	`PöVÆ
(
EXTI2_PIN
))

	)

11 
	#Buâ⁄3_Click
 (
	`PöVÆ
(
EXTI3_PIN
))

	)

12 
	#Buâ⁄4_Click
 (
	`PöVÆ
(
EXTI4_PIN
))

	)

13 
	#Buâ⁄5_Click
 (
	`PöVÆ
(
EXTI5_PIN
))

	)

21 vﬁ©ûê
uöt32_t
 *
	mCCR
,

22 
	mARR
;

23 
uöt16_t
 
	mms
;

24 
	mmö_ms
,

25 
	mmax_ms
;

26 
uöt16_t
 
	mmaxAngÀ
;

27 
uöt16_t
 
	mR™ge_mö
, 
	mR™ge_max
;

28 } 
	tSîvomŸ‹
;

31 
SîvoInô
(
SîvomŸ‹
* 
Sîvo
, 
£rvoTy≥
, 
TIM_Ty≥Def
 *
TIMx
, 
uöt16_t
 
ms
);

33 
SîvoSëR™ge
(
SîvomŸ‹
* 
Sîvo
, 
uöt16_t
 
mö_™gÀ
, uöt16_à
max_™gÀ
);

35 
SîvoSëAngÀ
(
SîvomŸ‹
* 
Sîvo
, 
uöt16_t
 
™gÀ
);

38 
boﬁ
 
SëVﬁège
(
Duty
);

40 
	gEngöePWM
;

41 
	gMŸ‹_Co‹d
;

42 
Reguœt‹PIDLowLevñ
();

	@C:\repos\SmallCar-main\dev_examples\dev_ws.h

1 #¥agm®
⁄˚


	@C:\repos\SmallCar-main\inc\main.h

1 #i‚de‡
MAIN_H_INCLUDED


2 
	#MAIN_H_INCLUDED


	)

3 #ifde‡
__˝lu•lus


7 
	~"°m32f4xx.h
"

8 
	~"FûC⁄fig.h
"

9 
	~"Exã∫Æ_M™agî.h
"

11 #ifde‡
__˝lu•lus


	@C:\repos\SmallCar-main\inc\stm32f4xx.h

53 #i‚de‡
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde‡
__˝lu•lus


68 #i‡!
deföed
(
STM32F40_41xxx
Ë&& !deföed(
STM32F427_437xx
Ë&& !deföed(
STM32F429_439xx
Ë&& !deföed(
STM32F401xx
Ë&& !deföed(
STM32F410xx
) && \

69 !
deföed
(
STM32F411xE
Ë&& !deföed(
STM32F412xG
Ë&& !deföed(
STM32F413_423xx
Ë&& !deföed(
STM32F446xx
Ë&& !
	$deföed
(
STM32F469_479xx
)

107 #ifde‡
STM32F40XX


108 
	#STM32F40_41xxx


	)

112 #ifde‡
STM32F427X


113 
	#STM32F427_437xx


	)

120 #i‡!
	`deföed
(
STM32F40_41xxx
Ë&& !deföed(
STM32F427_437xx
Ë&& !deföed(
STM32F429_439xx
Ë&& !deföed(
STM32F401xx
Ë&& !deföed(
STM32F410xx
) && \

121 !
	`deföed
(
STM32F411xE
Ë&& !deföed(
STM32F412xG
Ë&& !deföed(
STM32F413_423xx
Ë&& !deföed(
STM32F446xx
Ë&& !
	$deföed
(
STM32F469_479xx
)

125 #i‡!
	`deföed
 (
USE_STDPERIPH_DRIVER
)

141 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
) || \

142 
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| 
	$deföed
(
STM32F469_479xx
)

143 #i‡!
	`deföed
 (
HSE_VALUE
)

144 
	#HSE_VALUE
 ((
uöt32_t
)25000000Ë

	)

146 #ñi‡
	`deföed
 (
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

147 #i‡!
	`deföed
 (
HSE_VALUE
)

148 
	#HSE_VALUE
 ((
uöt32_t
)8000000Ë

	)

155 #i‡!
	`deföed
 (
HSE_STARTUP_TIMEOUT
)

156 
	#HSE_STARTUP_TIMEOUT
 ((
uöt16_t
)0x05000Ë

	)

159 #i‡!
	`deföed
 (
HSI_VALUE
)

160 
	#HSI_VALUE
 ((
uöt32_t
)16000000Ë

	)

166 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01Ë

	)

167 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x08Ë

	)

168 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00Ë

	)

169 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00Ë

	)

170 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

171 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

172 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

173 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

186 
	#__CM4_REV
 0x0001

	)

187 
	#__MPU_PRESENT
 1

	)

188 
	#__NVIC_PRIO_BITS
 4

	)

189 
	#__Víd‹_SysTickC⁄fig
 0

	)

190 
	#__FPU_PRESENT
 1

	)

196 
	eIRQn


199 
N⁄MaskabÀI¡_IRQn
 = -14,

200 
Mem‹yM™agemít_IRQn
 = -12,

201 
BusFau…_IRQn
 = -11,

202 
UßgeFau…_IRQn
 = -10,

203 
SVCÆl_IRQn
 = -5,

204 
DebugM⁄ô‹_IRQn
 = -4,

205 
PídSV_IRQn
 = -2,

206 
SysTick_IRQn
 = -1,

208 
WWDG_IRQn
 = 0,

209 
PVD_IRQn
 = 1,

210 
TAMP_STAMP_IRQn
 = 2,

211 
RTC_WKUP_IRQn
 = 3,

212 
FLASH_IRQn
 = 4,

213 
RCC_IRQn
 = 5,

214 
EXTI0_IRQn
 = 6,

215 
EXTI1_IRQn
 = 7,

216 
EXTI2_IRQn
 = 8,

217 
EXTI3_IRQn
 = 9,

218 
EXTI4_IRQn
 = 10,

219 
DMA1_Såóm0_IRQn
 = 11,

220 
DMA1_Såóm1_IRQn
 = 12,

221 
DMA1_Såóm2_IRQn
 = 13,

222 
DMA1_Såóm3_IRQn
 = 14,

223 
DMA1_Såóm4_IRQn
 = 15,

224 
DMA1_Såóm5_IRQn
 = 16,

225 
DMA1_Såóm6_IRQn
 = 17,

226 
ADC_IRQn
 = 18,

228 #i‡
	`deföed
(
STM32F40_41xxx
)

229 
CAN1_TX_IRQn
 = 19,

230 
CAN1_RX0_IRQn
 = 20,

231 
CAN1_RX1_IRQn
 = 21,

232 
CAN1_SCE_IRQn
 = 22,

233 
EXTI9_5_IRQn
 = 23,

234 
TIM1_BRK_TIM9_IRQn
 = 24,

235 
TIM1_UP_TIM10_IRQn
 = 25,

236 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

237 
TIM1_CC_IRQn
 = 27,

238 
TIM2_IRQn
 = 28,

239 
TIM3_IRQn
 = 29,

240 
TIM4_IRQn
 = 30,

241 
I2C1_EV_IRQn
 = 31,

242 
I2C1_ER_IRQn
 = 32,

243 
I2C2_EV_IRQn
 = 33,

244 
I2C2_ER_IRQn
 = 34,

245 
SPI1_IRQn
 = 35,

246 
SPI2_IRQn
 = 36,

247 
USART1_IRQn
 = 37,

248 
USART2_IRQn
 = 38,

249 
USART3_IRQn
 = 39,

250 
EXTI15_10_IRQn
 = 40,

251 
RTC_Aœrm_IRQn
 = 41,

252 
OTG_FS_WKUP_IRQn
 = 42,

253 
TIM8_BRK_TIM12_IRQn
 = 43,

254 
TIM8_UP_TIM13_IRQn
 = 44,

255 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

256 
TIM8_CC_IRQn
 = 46,

257 
DMA1_Såóm7_IRQn
 = 47,

258 
FSMC_IRQn
 = 48,

259 
SDIO_IRQn
 = 49,

260 
TIM5_IRQn
 = 50,

261 
SPI3_IRQn
 = 51,

262 
UART4_IRQn
 = 52,

263 
UART5_IRQn
 = 53,

264 
TIM6_DAC_IRQn
 = 54,

265 
TIM7_IRQn
 = 55,

266 
DMA2_Såóm0_IRQn
 = 56,

267 
DMA2_Såóm1_IRQn
 = 57,

268 
DMA2_Såóm2_IRQn
 = 58,

269 
DMA2_Såóm3_IRQn
 = 59,

270 
DMA2_Såóm4_IRQn
 = 60,

271 
ETH_IRQn
 = 61,

272 
ETH_WKUP_IRQn
 = 62,

273 
CAN2_TX_IRQn
 = 63,

274 
CAN2_RX0_IRQn
 = 64,

275 
CAN2_RX1_IRQn
 = 65,

276 
CAN2_SCE_IRQn
 = 66,

277 
OTG_FS_IRQn
 = 67,

278 
DMA2_Såóm5_IRQn
 = 68,

279 
DMA2_Såóm6_IRQn
 = 69,

280 
DMA2_Såóm7_IRQn
 = 70,

281 
USART6_IRQn
 = 71,

282 
I2C3_EV_IRQn
 = 72,

283 
I2C3_ER_IRQn
 = 73,

284 
OTG_HS_EP1_OUT_IRQn
 = 74,

285 
OTG_HS_EP1_IN_IRQn
 = 75,

286 
OTG_HS_WKUP_IRQn
 = 76,

287 
OTG_HS_IRQn
 = 77,

288 
DCMI_IRQn
 = 78,

289 
CRYP_IRQn
 = 79,

290 
HASH_RNG_IRQn
 = 80,

291 
FPU_IRQn
 = 81

294 #i‡
	`deföed
(
STM32F427_437xx
)

295 
CAN1_TX_IRQn
 = 19,

296 
CAN1_RX0_IRQn
 = 20,

297 
CAN1_RX1_IRQn
 = 21,

298 
CAN1_SCE_IRQn
 = 22,

299 
EXTI9_5_IRQn
 = 23,

300 
TIM1_BRK_TIM9_IRQn
 = 24,

301 
TIM1_UP_TIM10_IRQn
 = 25,

302 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

303 
TIM1_CC_IRQn
 = 27,

304 
TIM2_IRQn
 = 28,

305 
TIM3_IRQn
 = 29,

306 
TIM4_IRQn
 = 30,

307 
I2C1_EV_IRQn
 = 31,

308 
I2C1_ER_IRQn
 = 32,

309 
I2C2_EV_IRQn
 = 33,

310 
I2C2_ER_IRQn
 = 34,

311 
SPI1_IRQn
 = 35,

312 
SPI2_IRQn
 = 36,

313 
USART1_IRQn
 = 37,

314 
USART2_IRQn
 = 38,

315 
USART3_IRQn
 = 39,

316 
EXTI15_10_IRQn
 = 40,

317 
RTC_Aœrm_IRQn
 = 41,

318 
OTG_FS_WKUP_IRQn
 = 42,

319 
TIM8_BRK_TIM12_IRQn
 = 43,

320 
TIM8_UP_TIM13_IRQn
 = 44,

321 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

322 
TIM8_CC_IRQn
 = 46,

323 
DMA1_Såóm7_IRQn
 = 47,

324 
FMC_IRQn
 = 48,

325 
SDIO_IRQn
 = 49,

326 
TIM5_IRQn
 = 50,

327 
SPI3_IRQn
 = 51,

328 
UART4_IRQn
 = 52,

329 
UART5_IRQn
 = 53,

330 
TIM6_DAC_IRQn
 = 54,

331 
TIM7_IRQn
 = 55,

332 
DMA2_Såóm0_IRQn
 = 56,

333 
DMA2_Såóm1_IRQn
 = 57,

334 
DMA2_Såóm2_IRQn
 = 58,

335 
DMA2_Såóm3_IRQn
 = 59,

336 
DMA2_Såóm4_IRQn
 = 60,

337 
ETH_IRQn
 = 61,

338 
ETH_WKUP_IRQn
 = 62,

339 
CAN2_TX_IRQn
 = 63,

340 
CAN2_RX0_IRQn
 = 64,

341 
CAN2_RX1_IRQn
 = 65,

342 
CAN2_SCE_IRQn
 = 66,

343 
OTG_FS_IRQn
 = 67,

344 
DMA2_Såóm5_IRQn
 = 68,

345 
DMA2_Såóm6_IRQn
 = 69,

346 
DMA2_Såóm7_IRQn
 = 70,

347 
USART6_IRQn
 = 71,

348 
I2C3_EV_IRQn
 = 72,

349 
I2C3_ER_IRQn
 = 73,

350 
OTG_HS_EP1_OUT_IRQn
 = 74,

351 
OTG_HS_EP1_IN_IRQn
 = 75,

352 
OTG_HS_WKUP_IRQn
 = 76,

353 
OTG_HS_IRQn
 = 77,

354 
DCMI_IRQn
 = 78,

355 
CRYP_IRQn
 = 79,

356 
HASH_RNG_IRQn
 = 80,

357 
FPU_IRQn
 = 81,

358 
UART7_IRQn
 = 82,

359 
UART8_IRQn
 = 83,

360 
SPI4_IRQn
 = 84,

361 
SPI5_IRQn
 = 85,

362 
SPI6_IRQn
 = 86,

363 
SAI1_IRQn
 = 87,

364 
DMA2D_IRQn
 = 90

367 #i‡
	`deföed
(
STM32F429_439xx
)

368 
CAN1_TX_IRQn
 = 19,

369 
CAN1_RX0_IRQn
 = 20,

370 
CAN1_RX1_IRQn
 = 21,

371 
CAN1_SCE_IRQn
 = 22,

372 
EXTI9_5_IRQn
 = 23,

373 
TIM1_BRK_TIM9_IRQn
 = 24,

374 
TIM1_UP_TIM10_IRQn
 = 25,

375 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

376 
TIM1_CC_IRQn
 = 27,

377 
TIM2_IRQn
 = 28,

378 
TIM3_IRQn
 = 29,

379 
TIM4_IRQn
 = 30,

380 
I2C1_EV_IRQn
 = 31,

381 
I2C1_ER_IRQn
 = 32,

382 
I2C2_EV_IRQn
 = 33,

383 
I2C2_ER_IRQn
 = 34,

384 
SPI1_IRQn
 = 35,

385 
SPI2_IRQn
 = 36,

386 
USART1_IRQn
 = 37,

387 
USART2_IRQn
 = 38,

388 
USART3_IRQn
 = 39,

389 
EXTI15_10_IRQn
 = 40,

390 
RTC_Aœrm_IRQn
 = 41,

391 
OTG_FS_WKUP_IRQn
 = 42,

392 
TIM8_BRK_TIM12_IRQn
 = 43,

393 
TIM8_UP_TIM13_IRQn
 = 44,

394 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

395 
TIM8_CC_IRQn
 = 46,

396 
DMA1_Såóm7_IRQn
 = 47,

397 
FMC_IRQn
 = 48,

398 
SDIO_IRQn
 = 49,

399 
TIM5_IRQn
 = 50,

400 
SPI3_IRQn
 = 51,

401 
UART4_IRQn
 = 52,

402 
UART5_IRQn
 = 53,

403 
TIM6_DAC_IRQn
 = 54,

404 
TIM7_IRQn
 = 55,

405 
DMA2_Såóm0_IRQn
 = 56,

406 
DMA2_Såóm1_IRQn
 = 57,

407 
DMA2_Såóm2_IRQn
 = 58,

408 
DMA2_Såóm3_IRQn
 = 59,

409 
DMA2_Såóm4_IRQn
 = 60,

410 
ETH_IRQn
 = 61,

411 
ETH_WKUP_IRQn
 = 62,

412 
CAN2_TX_IRQn
 = 63,

413 
CAN2_RX0_IRQn
 = 64,

414 
CAN2_RX1_IRQn
 = 65,

415 
CAN2_SCE_IRQn
 = 66,

416 
OTG_FS_IRQn
 = 67,

417 
DMA2_Såóm5_IRQn
 = 68,

418 
DMA2_Såóm6_IRQn
 = 69,

419 
DMA2_Såóm7_IRQn
 = 70,

420 
USART6_IRQn
 = 71,

421 
I2C3_EV_IRQn
 = 72,

422 
I2C3_ER_IRQn
 = 73,

423 
OTG_HS_EP1_OUT_IRQn
 = 74,

424 
OTG_HS_EP1_IN_IRQn
 = 75,

425 
OTG_HS_WKUP_IRQn
 = 76,

426 
OTG_HS_IRQn
 = 77,

427 
DCMI_IRQn
 = 78,

428 
CRYP_IRQn
 = 79,

429 
HASH_RNG_IRQn
 = 80,

430 
FPU_IRQn
 = 81,

431 
UART7_IRQn
 = 82,

432 
UART8_IRQn
 = 83,

433 
SPI4_IRQn
 = 84,

434 
SPI5_IRQn
 = 85,

435 
SPI6_IRQn
 = 86,

436 
SAI1_IRQn
 = 87,

437 
LTDC_IRQn
 = 88,

438 
LTDC_ER_IRQn
 = 89,

439 
DMA2D_IRQn
 = 90

442 #i‡
	`deföed
(
STM32F410xx
)

443 
EXTI9_5_IRQn
 = 23,

444 
TIM1_BRK_TIM9_IRQn
 = 24,

445 
TIM1_UP_IRQn
 = 25,

446 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

447 
TIM1_CC_IRQn
 = 27,

448 
I2C1_EV_IRQn
 = 31,

449 
I2C1_ER_IRQn
 = 32,

450 
I2C2_EV_IRQn
 = 33,

451 
I2C2_ER_IRQn
 = 34,

452 
SPI1_IRQn
 = 35,

453 
SPI2_IRQn
 = 36,

454 
USART1_IRQn
 = 37,

455 
USART2_IRQn
 = 38,

456 
EXTI15_10_IRQn
 = 40,

457 
RTC_Aœrm_IRQn
 = 41,

458 
DMA1_Såóm7_IRQn
 = 47,

459 
TIM5_IRQn
 = 50,

460 
TIM6_DAC_IRQn
 = 54,

461 
DMA2_Såóm0_IRQn
 = 56,

462 
DMA2_Såóm1_IRQn
 = 57,

463 
DMA2_Såóm2_IRQn
 = 58,

464 
DMA2_Såóm3_IRQn
 = 59,

465 
DMA2_Såóm4_IRQn
 = 60,

466 
DMA2_Såóm5_IRQn
 = 68,

467 
DMA2_Såóm6_IRQn
 = 69,

468 
DMA2_Såóm7_IRQn
 = 70,

469 
USART6_IRQn
 = 71,

470 
RNG_IRQn
 = 80,

471 
FPU_IRQn
 = 81,

472 
SPI5_IRQn
 = 85,

473 
FMPI2C1_EV_IRQn
 = 95,

474 
FMPI2C1_ER_IRQn
 = 96,

475 
LPTIM1_IRQn
 = 97

478 #i‡
	`deföed
(
STM32F401xx
Ë|| deföed(
STM32F411xE
)

479 
EXTI9_5_IRQn
 = 23,

480 
TIM1_BRK_TIM9_IRQn
 = 24,

481 
TIM1_UP_TIM10_IRQn
 = 25,

482 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

483 
TIM1_CC_IRQn
 = 27,

484 
TIM2_IRQn
 = 28,

485 
TIM3_IRQn
 = 29,

486 
TIM4_IRQn
 = 30,

487 
I2C1_EV_IRQn
 = 31,

488 
I2C1_ER_IRQn
 = 32,

489 
I2C2_EV_IRQn
 = 33,

490 
I2C2_ER_IRQn
 = 34,

491 
SPI1_IRQn
 = 35,

492 
SPI2_IRQn
 = 36,

493 
USART1_IRQn
 = 37,

494 
USART2_IRQn
 = 38,

495 
EXTI15_10_IRQn
 = 40,

496 
RTC_Aœrm_IRQn
 = 41,

497 
OTG_FS_WKUP_IRQn
 = 42,

498 
DMA1_Såóm7_IRQn
 = 47,

499 
SDIO_IRQn
 = 49,

500 
TIM5_IRQn
 = 50,

501 
SPI3_IRQn
 = 51,

502 
DMA2_Såóm0_IRQn
 = 56,

503 
DMA2_Såóm1_IRQn
 = 57,

504 
DMA2_Såóm2_IRQn
 = 58,

505 
DMA2_Såóm3_IRQn
 = 59,

506 
DMA2_Såóm4_IRQn
 = 60,

507 
OTG_FS_IRQn
 = 67,

508 
DMA2_Såóm5_IRQn
 = 68,

509 
DMA2_Såóm6_IRQn
 = 69,

510 
DMA2_Såóm7_IRQn
 = 70,

511 
USART6_IRQn
 = 71,

512 
I2C3_EV_IRQn
 = 72,

513 
I2C3_ER_IRQn
 = 73,

514 
FPU_IRQn
 = 81,

515 #i‡
	`deföed
(
STM32F401xx
)

516 
SPI4_IRQn
 = 84

518 #i‡
	`deföed
(
STM32F411xE
)

519 
SPI4_IRQn
 = 84,

520 
SPI5_IRQn
 = 85

524 #i‡
	`deföed
(
STM32F469_479xx
)

525 
CAN1_TX_IRQn
 = 19,

526 
CAN1_RX0_IRQn
 = 20,

527 
CAN1_RX1_IRQn
 = 21,

528 
CAN1_SCE_IRQn
 = 22,

529 
EXTI9_5_IRQn
 = 23,

530 
TIM1_BRK_TIM9_IRQn
 = 24,

531 
TIM1_UP_TIM10_IRQn
 = 25,

532 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

533 
TIM1_CC_IRQn
 = 27,

534 
TIM2_IRQn
 = 28,

535 
TIM3_IRQn
 = 29,

536 
TIM4_IRQn
 = 30,

537 
I2C1_EV_IRQn
 = 31,

538 
I2C1_ER_IRQn
 = 32,

539 
I2C2_EV_IRQn
 = 33,

540 
I2C2_ER_IRQn
 = 34,

541 
SPI1_IRQn
 = 35,

542 
SPI2_IRQn
 = 36,

543 
USART1_IRQn
 = 37,

544 
USART2_IRQn
 = 38,

545 
USART3_IRQn
 = 39,

546 
EXTI15_10_IRQn
 = 40,

547 
RTC_Aœrm_IRQn
 = 41,

548 
OTG_FS_WKUP_IRQn
 = 42,

549 
TIM8_BRK_TIM12_IRQn
 = 43,

550 
TIM8_UP_TIM13_IRQn
 = 44,

551 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

552 
TIM8_CC_IRQn
 = 46,

553 
DMA1_Såóm7_IRQn
 = 47,

554 
FMC_IRQn
 = 48,

555 
SDIO_IRQn
 = 49,

556 
TIM5_IRQn
 = 50,

557 
SPI3_IRQn
 = 51,

558 
UART4_IRQn
 = 52,

559 
UART5_IRQn
 = 53,

560 
TIM6_DAC_IRQn
 = 54,

561 
TIM7_IRQn
 = 55,

562 
DMA2_Såóm0_IRQn
 = 56,

563 
DMA2_Såóm1_IRQn
 = 57,

564 
DMA2_Såóm2_IRQn
 = 58,

565 
DMA2_Såóm3_IRQn
 = 59,

566 
DMA2_Såóm4_IRQn
 = 60,

567 
ETH_IRQn
 = 61,

568 
ETH_WKUP_IRQn
 = 62,

569 
CAN2_TX_IRQn
 = 63,

570 
CAN2_RX0_IRQn
 = 64,

571 
CAN2_RX1_IRQn
 = 65,

572 
CAN2_SCE_IRQn
 = 66,

573 
OTG_FS_IRQn
 = 67,

574 
DMA2_Såóm5_IRQn
 = 68,

575 
DMA2_Såóm6_IRQn
 = 69,

576 
DMA2_Såóm7_IRQn
 = 70,

577 
USART6_IRQn
 = 71,

578 
I2C3_EV_IRQn
 = 72,

579 
I2C3_ER_IRQn
 = 73,

580 
OTG_HS_EP1_OUT_IRQn
 = 74,

581 
OTG_HS_EP1_IN_IRQn
 = 75,

582 
OTG_HS_WKUP_IRQn
 = 76,

583 
OTG_HS_IRQn
 = 77,

584 
DCMI_IRQn
 = 78,

585 
CRYP_IRQn
 = 79,

586 
HASH_RNG_IRQn
 = 80,

587 
FPU_IRQn
 = 81,

588 
UART7_IRQn
 = 82,

589 
UART8_IRQn
 = 83,

590 
SPI4_IRQn
 = 84,

591 
SPI5_IRQn
 = 85,

592 
SPI6_IRQn
 = 86,

593 
SAI1_IRQn
 = 87,

594 
LTDC_IRQn
 = 88,

595 
LTDC_ER_IRQn
 = 89,

596 
DMA2D_IRQn
 = 90,

597 
QUADSPI_IRQn
 = 91,

598 
DSI_IRQn
 = 92

601 #i‡
	`deföed
(
STM32F446xx
)

602 
CAN1_TX_IRQn
 = 19,

603 
CAN1_RX0_IRQn
 = 20,

604 
CAN1_RX1_IRQn
 = 21,

605 
CAN1_SCE_IRQn
 = 22,

606 
EXTI9_5_IRQn
 = 23,

607 
TIM1_BRK_TIM9_IRQn
 = 24,

608 
TIM1_UP_TIM10_IRQn
 = 25,

609 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

610 
TIM1_CC_IRQn
 = 27,

611 
TIM2_IRQn
 = 28,

612 
TIM3_IRQn
 = 29,

613 
TIM4_IRQn
 = 30,

614 
I2C1_EV_IRQn
 = 31,

615 
I2C1_ER_IRQn
 = 32,

616 
I2C2_EV_IRQn
 = 33,

617 
I2C2_ER_IRQn
 = 34,

618 
SPI1_IRQn
 = 35,

619 
SPI2_IRQn
 = 36,

620 
USART1_IRQn
 = 37,

621 
USART2_IRQn
 = 38,

622 
USART3_IRQn
 = 39,

623 
EXTI15_10_IRQn
 = 40,

624 
RTC_Aœrm_IRQn
 = 41,

625 
OTG_FS_WKUP_IRQn
 = 42,

626 
TIM8_BRK_IRQn
 = 43,

627 
TIM8_BRK_TIM12_IRQn
 = 43,

628 
TIM8_UP_TIM13_IRQn
 = 44,

629 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

630 
DMA1_Såóm7_IRQn
 = 47,

631 
FMC_IRQn
 = 48,

632 
SDIO_IRQn
 = 49,

633 
TIM5_IRQn
 = 50,

634 
SPI3_IRQn
 = 51,

635 
UART4_IRQn
 = 52,

636 
UART5_IRQn
 = 53,

637 
TIM6_DAC_IRQn
 = 54,

638 
TIM7_IRQn
 = 55,

639 
DMA2_Såóm0_IRQn
 = 56,

640 
DMA2_Såóm1_IRQn
 = 57,

641 
DMA2_Såóm2_IRQn
 = 58,

642 
DMA2_Såóm3_IRQn
 = 59,

643 
DMA2_Såóm4_IRQn
 = 60,

644 
CAN2_TX_IRQn
 = 63,

645 
CAN2_RX0_IRQn
 = 64,

646 
CAN2_RX1_IRQn
 = 65,

647 
CAN2_SCE_IRQn
 = 66,

648 
OTG_FS_IRQn
 = 67,

649 
DMA2_Såóm5_IRQn
 = 68,

650 
DMA2_Såóm6_IRQn
 = 69,

651 
DMA2_Såóm7_IRQn
 = 70,

652 
USART6_IRQn
 = 71,

653 
I2C3_EV_IRQn
 = 72,

654 
I2C3_ER_IRQn
 = 73,

655 
OTG_HS_EP1_OUT_IRQn
 = 74,

656 
OTG_HS_EP1_IN_IRQn
 = 75,

657 
OTG_HS_WKUP_IRQn
 = 76,

658 
OTG_HS_IRQn
 = 77,

659 
DCMI_IRQn
 = 78,

660 
FPU_IRQn
 = 81,

661 
SPI4_IRQn
 = 84,

662 
SAI1_IRQn
 = 87,

663 
SAI2_IRQn
 = 91,

664 
QUADSPI_IRQn
 = 92,

665 
CEC_IRQn
 = 93,

666 
SPDIF_RX_IRQn
 = 94,

667 
FMPI2C1_EV_IRQn
 = 95,

668 
FMPI2C1_ER_IRQn
 = 96

671 #i‡
	`deföed
(
STM32F412xG
)

672 
CAN1_TX_IRQn
 = 19,

673 
CAN1_RX0_IRQn
 = 20,

674 
CAN1_RX1_IRQn
 = 21,

675 
CAN1_SCE_IRQn
 = 22,

676 
EXTI9_5_IRQn
 = 23,

677 
TIM1_BRK_TIM9_IRQn
 = 24,

678 
TIM1_UP_TIM10_IRQn
 = 25,

679 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

680 
TIM1_CC_IRQn
 = 27,

681 
TIM2_IRQn
 = 28,

682 
TIM3_IRQn
 = 29,

683 
TIM4_IRQn
 = 30,

684 
I2C1_EV_IRQn
 = 31,

685 
I2C1_ER_IRQn
 = 32,

686 
I2C2_EV_IRQn
 = 33,

687 
I2C2_ER_IRQn
 = 34,

688 
SPI1_IRQn
 = 35,

689 
SPI2_IRQn
 = 36,

690 
USART1_IRQn
 = 37,

691 
USART2_IRQn
 = 38,

692 
USART3_IRQn
 = 39,

693 
EXTI15_10_IRQn
 = 40,

694 
RTC_Aœrm_IRQn
 = 41,

695 
OTG_FS_WKUP_IRQn
 = 42,

696 
TIM8_BRK_TIM12_IRQn
 = 43,

697 
TIM8_UP_TIM13_IRQn
 = 44,

698 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

699 
TIM8_CC_IRQn
 = 46,

700 
DMA1_Såóm7_IRQn
 = 47,

701 
FSMC_IRQn
 = 48,

702 
SDIO_IRQn
 = 49,

703 
TIM5_IRQn
 = 50,

704 
SPI3_IRQn
 = 51,

705 
TIM6_IRQn
 = 54,

706 
TIM7_IRQn
 = 55,

707 
DMA2_Såóm0_IRQn
 = 56,

708 
DMA2_Såóm1_IRQn
 = 57,

709 
DMA2_Såóm2_IRQn
 = 58,

710 
DMA2_Såóm3_IRQn
 = 59,

711 
DMA2_Såóm4_IRQn
 = 60,

712 
DFSDM1_FLT0_IRQn
 = 61,

713 
DFSDM1_FLT1_IRQn
 = 62,

714 
CAN2_TX_IRQn
 = 63,

715 
CAN2_RX0_IRQn
 = 64,

716 
CAN2_RX1_IRQn
 = 65,

717 
CAN2_SCE_IRQn
 = 66,

718 
OTG_FS_IRQn
 = 67,

719 
DMA2_Såóm5_IRQn
 = 68,

720 
DMA2_Såóm6_IRQn
 = 69,

721 
DMA2_Såóm7_IRQn
 = 70,

722 
USART6_IRQn
 = 71,

723 
I2C3_EV_IRQn
 = 72,

724 
I2C3_ER_IRQn
 = 73,

725 
RNG_IRQn
 = 80,

726 
FPU_IRQn
 = 81,

727 
SPI4_IRQn
 = 84,

728 
SPI5_IRQn
 = 85,

729 
QUADSPI_IRQn
 = 92,

730 
FMPI2C1_EV_IRQn
 = 95,

731 
FMPI2C1_ER_IRQn
 = 96

734 #i‡
	`deföed
(
STM32F413_423xx
)

735 
CAN1_TX_IRQn
 = 19,

736 
CAN1_RX0_IRQn
 = 20,

737 
CAN1_RX1_IRQn
 = 21,

738 
CAN1_SCE_IRQn
 = 22,

739 
EXTI9_5_IRQn
 = 23,

740 
TIM1_BRK_TIM9_IRQn
 = 24,

741 
TIM1_UP_TIM10_IRQn
 = 25,

742 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

743 
TIM1_CC_IRQn
 = 27,

744 
TIM2_IRQn
 = 28,

745 
TIM3_IRQn
 = 29,

746 
TIM4_IRQn
 = 30,

747 
I2C1_EV_IRQn
 = 31,

748 
I2C1_ER_IRQn
 = 32,

749 
I2C2_EV_IRQn
 = 33,

750 
I2C2_ER_IRQn
 = 34,

751 
SPI1_IRQn
 = 35,

752 
SPI2_IRQn
 = 36,

753 
USART1_IRQn
 = 37,

754 
USART2_IRQn
 = 38,

755 
USART3_IRQn
 = 39,

756 
EXTI15_10_IRQn
 = 40,

757 
RTC_Aœrm_IRQn
 = 41,

758 
OTG_FS_WKUP_IRQn
 = 42,

759 
TIM8_BRK_TIM12_IRQn
 = 43,

760 
TIM8_UP_TIM13_IRQn
 = 44,

761 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

762 
TIM8_CC_IRQn
 = 46,

763 
DMA1_Såóm7_IRQn
 = 47,

764 
SDIO_IRQn
 = 49,

765 
TIM5_IRQn
 = 50,

766 
SPI3_IRQn
 = 51,

767 
UART4_IRQn
 = 52,

768 
UART5_IRQn
 = 53,

769 
TIM6_DAC_IRQn
 = 54,

770 
TIM7_IRQn
 = 55,

771 
DMA2_Såóm0_IRQn
 = 56,

772 
DMA2_Såóm1_IRQn
 = 57,

773 
DMA2_Såóm2_IRQn
 = 58,

774 
DMA2_Såóm3_IRQn
 = 59,

775 
DMA2_Såóm4_IRQn
 = 60,

776 
DFSDM1_FLT0_IRQn
 = 61,

777 
DFSDM1_FLT1_IRQn
 = 62,

778 
CAN2_TX_IRQn
 = 63,

779 
CAN2_RX0_IRQn
 = 64,

780 
CAN2_RX1_IRQn
 = 65,

781 
CAN2_SCE_IRQn
 = 66,

782 
OTG_FS_IRQn
 = 67,

783 
DMA2_Såóm5_IRQn
 = 68,

784 
DMA2_Såóm6_IRQn
 = 69,

785 
DMA2_Såóm7_IRQn
 = 70,

786 
USART6_IRQn
 = 71,

787 
I2C3_EV_IRQn
 = 72,

788 
I2C3_ER_IRQn
 = 73,

789 
CAN3_TX_IRQn
 = 74,

790 
CAN3_RX0_IRQn
 = 75,

791 
CAN3_RX1_IRQn
 = 76,

792 
CAN3_SCE_IRQn
 = 77,

793 
RNG_IRQn
 = 80,

794 
FPU_IRQn
 = 81,

795 
UART7_IRQn
 = 82,

796 
UART8_IRQn
 = 83,

797 
SPI4_IRQn
 = 84,

798 
SPI5_IRQn
 = 85,

799 
SAI1_IRQn
 = 87,

800 
UART9_IRQn
 = 88,

801 
UART10_IRQn
 = 89,

802 
QUADSPI_IRQn
 = 92,

803 
FMPI2C1_EV_IRQn
 = 95,

804 
FMPI2C1_ER_IRQn
 = 96,

805 
LPTIM1_IRQn
 = 97,

806 
DFSDM2_FLT0_IRQn
 = 98,

807 
DFSDM2_FLT1_IRQn
 = 99,

808 
DFSDM2_FLT2_IRQn
 = 100,

809 
DFSDM2_FLT3_IRQn
 = 101

811 } 
	tIRQn_Ty≥
;

817 
	~"c‹e_cm4.h
"

818 
	~"sy°em_°m32f4xx.h
"

819 
	~<°döt.h
>

825 
öt32_t
 
	ts32
;

826 
öt16_t
 
	ts16
;

827 
öt8_t
 
	ts8
;

829 c⁄° 
	töt32_t
 
	tsc32
;

830 c⁄° 
	töt16_t
 
	tsc16
;

831 c⁄° 
	töt8_t
 
	tsc8
;

833 
__IO
 
	töt32_t
 
	tvs32
;

834 
__IO
 
	töt16_t
 
	tvs16
;

835 
__IO
 
	töt8_t
 
	tvs8
;

837 
__I
 
	töt32_t
 
	tvsc32
;

838 
__I
 
	töt16_t
 
	tvsc16
;

839 
__I
 
	töt8_t
 
	tvsc8
;

841 
uöt32_t
 
	tu32
;

842 
uöt16_t
 
	tu16
;

843 
uöt8_t
 
	tu8
;

845 c⁄° 
	tuöt32_t
 
	tuc32
;

846 c⁄° 
	tuöt16_t
 
	tuc16
;

847 c⁄° 
	tuöt8_t
 
	tuc8
;

849 
__IO
 
	tuöt32_t
 
	tvu32
;

850 
__IO
 
	tuöt16_t
 
	tvu16
;

851 
__IO
 
	tuöt8_t
 
	tvu8
;

853 
__I
 
	tuöt32_t
 
	tvuc32
;

854 
__I
 
	tuöt16_t
 
	tvuc16
;

855 
__I
 
	tuöt8_t
 
	tvuc8
;

857 íum {
RESET
 = 0, 
SET
 = !RESET} 
	tFœgSètus
, 
	tITSètus
;

859 íum {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFun˘i⁄ÆSèã
;

860 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

862 íum {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEº‹Sètus
;

878 
__IO
 
uöt32_t
 
SR
;

879 
__IO
 
uöt32_t
 
CR1
;

880 
__IO
 
uöt32_t
 
CR2
;

881 
__IO
 
uöt32_t
 
SMPR1
;

882 
__IO
 
uöt32_t
 
SMPR2
;

883 
__IO
 
uöt32_t
 
JOFR1
;

884 
__IO
 
uöt32_t
 
JOFR2
;

885 
__IO
 
uöt32_t
 
JOFR3
;

886 
__IO
 
uöt32_t
 
JOFR4
;

887 
__IO
 
uöt32_t
 
HTR
;

888 
__IO
 
uöt32_t
 
LTR
;

889 
__IO
 
uöt32_t
 
SQR1
;

890 
__IO
 
uöt32_t
 
SQR2
;

891 
__IO
 
uöt32_t
 
SQR3
;

892 
__IO
 
uöt32_t
 
JSQR
;

893 
__IO
 
uöt32_t
 
JDR1
;

894 
__IO
 
uöt32_t
 
JDR2
;

895 
__IO
 
uöt32_t
 
JDR3
;

896 
__IO
 
uöt32_t
 
JDR4
;

897 
__IO
 
uöt32_t
 
DR
;

898 } 
	tADC_Ty≥Def
;

902 
__IO
 
uöt32_t
 
CSR
;

903 
__IO
 
uöt32_t
 
CCR
;

904 
__IO
 
uöt32_t
 
CDR
;

906 } 
	tADC_Comm⁄_Ty≥Def
;

915 
__IO
 
uöt32_t
 
TIR
;

916 
__IO
 
uöt32_t
 
TDTR
;

917 
__IO
 
uöt32_t
 
TDLR
;

918 
__IO
 
uöt32_t
 
TDHR
;

919 } 
	tCAN_TxMaûBox_Ty≥Def
;

927 
__IO
 
uöt32_t
 
RIR
;

928 
__IO
 
uöt32_t
 
RDTR
;

929 
__IO
 
uöt32_t
 
RDLR
;

930 
__IO
 
uöt32_t
 
RDHR
;

931 } 
	tCAN_FIFOMaûBox_Ty≥Def
;

939 
__IO
 
uöt32_t
 
FR1
;

940 
__IO
 
uöt32_t
 
FR2
;

941 } 
	tCAN_FûãrRegi°î_Ty≥Def
;

949 
__IO
 
uöt32_t
 
MCR
;

950 
__IO
 
uöt32_t
 
MSR
;

951 
__IO
 
uöt32_t
 
TSR
;

952 
__IO
 
uöt32_t
 
RF0R
;

953 
__IO
 
uöt32_t
 
RF1R
;

954 
__IO
 
uöt32_t
 
IER
;

955 
__IO
 
uöt32_t
 
ESR
;

956 
__IO
 
uöt32_t
 
BTR
;

957 
uöt32_t
 
RESERVED0
[88];

958 
CAN_TxMaûBox_Ty≥Def
 
sTxMaûBox
[3];

959 
CAN_FIFOMaûBox_Ty≥Def
 
sFIFOMaûBox
[2];

960 
uöt32_t
 
RESERVED1
[12];

961 
__IO
 
uöt32_t
 
FMR
;

962 
__IO
 
uöt32_t
 
FM1R
;

963 
uöt32_t
 
RESERVED2
;

964 
__IO
 
uöt32_t
 
FS1R
;

965 
uöt32_t
 
RESERVED3
;

966 
__IO
 
uöt32_t
 
FFA1R
;

967 
uöt32_t
 
RESERVED4
;

968 
__IO
 
uöt32_t
 
FA1R
;

969 
uöt32_t
 
RESERVED5
[8];

970 
CAN_FûãrRegi°î_Ty≥Def
 
sFûãrRegi°î
[28];

971 } 
	tCAN_Ty≥Def
;

973 #i‡
	`deföed
(
STM32F446xx
)

979 
__IO
 
uöt32_t
 
CR
;

980 
__IO
 
uöt32_t
 
CFGR
;

981 
__IO
 
uöt32_t
 
TXDR
;

982 
__IO
 
uöt32_t
 
RXDR
;

983 
__IO
 
uöt32_t
 
ISR
;

984 
__IO
 
uöt32_t
 
IER
;

985 }
	tCEC_Ty≥Def
;

994 
__IO
 
uöt32_t
 
DR
;

995 
__IO
 
uöt8_t
 
IDR
;

996 
uöt8_t
 
RESERVED0
;

997 
uöt16_t
 
RESERVED1
;

998 
__IO
 
uöt32_t
 
CR
;

999 } 
	tCRC_Ty≥Def
;

1007 
__IO
 
uöt32_t
 
CR
;

1008 
__IO
 
uöt32_t
 
SWTRIGR
;

1009 
__IO
 
uöt32_t
 
DHR12R1
;

1010 
__IO
 
uöt32_t
 
DHR12L1
;

1011 
__IO
 
uöt32_t
 
DHR8R1
;

1012 
__IO
 
uöt32_t
 
DHR12R2
;

1013 
__IO
 
uöt32_t
 
DHR12L2
;

1014 
__IO
 
uöt32_t
 
DHR8R2
;

1015 
__IO
 
uöt32_t
 
DHR12RD
;

1016 
__IO
 
uöt32_t
 
DHR12LD
;

1017 
__IO
 
uöt32_t
 
DHR8RD
;

1018 
__IO
 
uöt32_t
 
DOR1
;

1019 
__IO
 
uöt32_t
 
DOR2
;

1020 
__IO
 
uöt32_t
 
SR
;

1021 } 
	tDAC_Ty≥Def
;

1023 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1029 
__IO
 
uöt32_t
 
FLTCR1
;

1030 
__IO
 
uöt32_t
 
FLTCR2
;

1031 
__IO
 
uöt32_t
 
FLTISR
;

1032 
__IO
 
uöt32_t
 
FLTICR
;

1033 
__IO
 
uöt32_t
 
FLTJCHGR
;

1034 
__IO
 
uöt32_t
 
FLTFCR
;

1035 
__IO
 
uöt32_t
 
FLTJDATAR
;

1036 
__IO
 
uöt32_t
 
FLTRDATAR
;

1037 
__IO
 
uöt32_t
 
FLTAWHTR
;

1038 
__IO
 
uöt32_t
 
FLTAWLTR
;

1039 
__IO
 
uöt32_t
 
FLTAWSR
;

1040 
__IO
 
uöt32_t
 
FLTAWCFR
;

1041 
__IO
 
uöt32_t
 
FLTEXMAX
;

1042 
__IO
 
uöt32_t
 
FLTEXMIN
;

1043 
__IO
 
uöt32_t
 
FLTCNVTIMR
;

1044 } 
	tDFSDM_Fûãr_Ty≥Def
;

1051 
__IO
 
uöt32_t
 
CHCFGR1
;

1052 
__IO
 
uöt32_t
 
CHCFGR2
;

1053 
__IO
 
uöt32_t
 
CHAWSCDR
;

1055 
__IO
 
uöt32_t
 
CHWDATAR
;

1056 
__IO
 
uöt32_t
 
CHDATINR
;

1057 } 
	tDFSDM_Ch™√l_Ty≥Def
;

1060 
	#DFSDM_Ty≥Def
 
DFSDM_Fûãr_Ty≥Def


	)

1068 
__IO
 
uöt32_t
 
IDCODE
;

1069 
__IO
 
uöt32_t
 
CR
;

1070 
__IO
 
uöt32_t
 
APB1FZ
;

1071 
__IO
 
uöt32_t
 
APB2FZ
;

1072 }
	tDBGMCU_Ty≥Def
;

1080 
__IO
 
uöt32_t
 
CR
;

1081 
__IO
 
uöt32_t
 
SR
;

1082 
__IO
 
uöt32_t
 
RISR
;

1083 
__IO
 
uöt32_t
 
IER
;

1084 
__IO
 
uöt32_t
 
MISR
;

1085 
__IO
 
uöt32_t
 
ICR
;

1086 
__IO
 
uöt32_t
 
ESCR
;

1087 
__IO
 
uöt32_t
 
ESUR
;

1088 
__IO
 
uöt32_t
 
CWSTRTR
;

1089 
__IO
 
uöt32_t
 
CWSIZER
;

1090 
__IO
 
uöt32_t
 
DR
;

1091 } 
	tDCMI_Ty≥Def
;

1099 
__IO
 
uöt32_t
 
CR
;

1100 
__IO
 
uöt32_t
 
NDTR
;

1101 
__IO
 
uöt32_t
 
PAR
;

1102 
__IO
 
uöt32_t
 
M0AR
;

1103 
__IO
 
uöt32_t
 
M1AR
;

1104 
__IO
 
uöt32_t
 
FCR
;

1105 } 
	tDMA_Såóm_Ty≥Def
;

1109 
__IO
 
uöt32_t
 
LISR
;

1110 
__IO
 
uöt32_t
 
HISR
;

1111 
__IO
 
uöt32_t
 
LIFCR
;

1112 
__IO
 
uöt32_t
 
HIFCR
;

1113 } 
	tDMA_Ty≥Def
;

1121 
__IO
 
uöt32_t
 
CR
;

1122 
__IO
 
uöt32_t
 
ISR
;

1123 
__IO
 
uöt32_t
 
IFCR
;

1124 
__IO
 
uöt32_t
 
FGMAR
;

1125 
__IO
 
uöt32_t
 
FGOR
;

1126 
__IO
 
uöt32_t
 
BGMAR
;

1127 
__IO
 
uöt32_t
 
BGOR
;

1128 
__IO
 
uöt32_t
 
FGPFCCR
;

1129 
__IO
 
uöt32_t
 
FGCOLR
;

1130 
__IO
 
uöt32_t
 
BGPFCCR
;

1131 
__IO
 
uöt32_t
 
BGCOLR
;

1132 
__IO
 
uöt32_t
 
FGCMAR
;

1133 
__IO
 
uöt32_t
 
BGCMAR
;

1134 
__IO
 
uöt32_t
 
OPFCCR
;

1135 
__IO
 
uöt32_t
 
OCOLR
;

1136 
__IO
 
uöt32_t
 
OMAR
;

1137 
__IO
 
uöt32_t
 
OOR
;

1138 
__IO
 
uöt32_t
 
NLR
;

1139 
__IO
 
uöt32_t
 
LWR
;

1140 
__IO
 
uöt32_t
 
AMTCR
;

1141 
uöt32_t
 
RESERVED
[236];

1142 
__IO
 
uöt32_t
 
FGCLUT
[256];

1143 
__IO
 
uöt32_t
 
BGCLUT
[256];

1144 } 
	tDMA2D_Ty≥Def
;

1146 #i‡
	`deföed
(
STM32F469_479xx
)

1153 
__IO
 
uöt32_t
 
VR
;

1154 
__IO
 
uöt32_t
 
CR
;

1155 
__IO
 
uöt32_t
 
CCR
;

1156 
__IO
 
uöt32_t
 
LVCIDR
;

1157 
__IO
 
uöt32_t
 
LCOLCR
;

1158 
__IO
 
uöt32_t
 
LPCR
;

1159 
__IO
 
uöt32_t
 
LPMCR
;

1160 
uöt32_t
 
RESERVED0
[4];

1161 
__IO
 
uöt32_t
 
PCR
;

1162 
__IO
 
uöt32_t
 
GVCIDR
;

1163 
__IO
 
uöt32_t
 
MCR
;

1164 
__IO
 
uöt32_t
 
VMCR
;

1165 
__IO
 
uöt32_t
 
VPCR
;

1166 
__IO
 
uöt32_t
 
VCCR
;

1167 
__IO
 
uöt32_t
 
VNPCR
;

1168 
__IO
 
uöt32_t
 
VHSACR
;

1169 
__IO
 
uöt32_t
 
VHBPCR
;

1170 
__IO
 
uöt32_t
 
VLCR
;

1171 
__IO
 
uöt32_t
 
VVSACR
;

1172 
__IO
 
uöt32_t
 
VVBPCR
;

1173 
__IO
 
uöt32_t
 
VVFPCR
;

1174 
__IO
 
uöt32_t
 
VVACR
;

1175 
__IO
 
uöt32_t
 
LCCR
;

1176 
__IO
 
uöt32_t
 
CMCR
;

1177 
__IO
 
uöt32_t
 
GHCR
;

1178 
__IO
 
uöt32_t
 
GPDR
;

1179 
__IO
 
uöt32_t
 
GPSR
;

1180 
__IO
 
uöt32_t
 
TCCR
[6];

1181 
__IO
 
uöt32_t
 
TDCR
;

1182 
__IO
 
uöt32_t
 
CLCR
;

1183 
__IO
 
uöt32_t
 
CLTCR
;

1184 
__IO
 
uöt32_t
 
DLTCR
;

1185 
__IO
 
uöt32_t
 
PCTLR
;

1186 
__IO
 
uöt32_t
 
PCONFR
;

1187 
__IO
 
uöt32_t
 
PUCR
;

1188 
__IO
 
uöt32_t
 
PTTCR
;

1189 
__IO
 
uöt32_t
 
PSR
;

1190 
uöt32_t
 
RESERVED1
[2];

1191 
__IO
 
uöt32_t
 
ISR
[2];

1192 
__IO
 
uöt32_t
 
IER
[2];

1193 
uöt32_t
 
RESERVED2
[3];

1194 
__IO
 
uöt32_t
 
FIR
[2];

1195 
uöt32_t
 
RESERVED3
[8];

1196 
__IO
 
uöt32_t
 
VSCR
;

1197 
uöt32_t
 
RESERVED4
[2];

1198 
__IO
 
uöt32_t
 
LCVCIDR
;

1199 
__IO
 
uöt32_t
 
LCCCR
;

1200 
uöt32_t
 
RESERVED5
;

1201 
__IO
 
uöt32_t
 
LPMCCR
;

1202 
uöt32_t
 
RESERVED6
[7];

1203 
__IO
 
uöt32_t
 
VMCCR
;

1204 
__IO
 
uöt32_t
 
VPCCR
;

1205 
__IO
 
uöt32_t
 
VCCCR
;

1206 
__IO
 
uöt32_t
 
VNPCCR
;

1207 
__IO
 
uöt32_t
 
VHSACCR
;

1208 
__IO
 
uöt32_t
 
VHBPCCR
;

1209 
__IO
 
uöt32_t
 
VLCCR
;

1210 
__IO
 
uöt32_t
 
VVSACCR
;

1211 
__IO
 
uöt32_t
 
VVBPCCR
;

1212 
__IO
 
uöt32_t
 
VVFPCCR
;

1213 
__IO
 
uöt32_t
 
VVACCR
;

1214 
uöt32_t
 
RESERVED7
[11];

1215 
__IO
 
uöt32_t
 
TDCCR
;

1216 
uöt32_t
 
RESERVED8
[155];

1217 
__IO
 
uöt32_t
 
WCFGR
;

1218 
__IO
 
uöt32_t
 
WCR
;

1219 
__IO
 
uöt32_t
 
WIER
;

1220 
__IO
 
uöt32_t
 
WISR
;

1221 
__IO
 
uöt32_t
 
WIFCR
;

1222 
uöt32_t
 
RESERVED9
;

1223 
__IO
 
uöt32_t
 
WPCR
[5];

1224 
uöt32_t
 
RESERVED10
;

1225 
__IO
 
uöt32_t
 
WRPCR
;

1226 } 
	tDSI_Ty≥Def
;

1235 
__IO
 
uöt32_t
 
MACCR
;

1236 
__IO
 
uöt32_t
 
MACFFR
;

1237 
__IO
 
uöt32_t
 
MACHTHR
;

1238 
__IO
 
uöt32_t
 
MACHTLR
;

1239 
__IO
 
uöt32_t
 
MACMIIAR
;

1240 
__IO
 
uöt32_t
 
MACMIIDR
;

1241 
__IO
 
uöt32_t
 
MACFCR
;

1242 
__IO
 
uöt32_t
 
MACVLANTR
;

1243 
uöt32_t
 
RESERVED0
[2];

1244 
__IO
 
uöt32_t
 
MACRWUFFR
;

1245 
__IO
 
uöt32_t
 
MACPMTCSR
;

1246 
uöt32_t
 
RESERVED1
[2];

1247 
__IO
 
uöt32_t
 
MACSR
;

1248 
__IO
 
uöt32_t
 
MACIMR
;

1249 
__IO
 
uöt32_t
 
MACA0HR
;

1250 
__IO
 
uöt32_t
 
MACA0LR
;

1251 
__IO
 
uöt32_t
 
MACA1HR
;

1252 
__IO
 
uöt32_t
 
MACA1LR
;

1253 
__IO
 
uöt32_t
 
MACA2HR
;

1254 
__IO
 
uöt32_t
 
MACA2LR
;

1255 
__IO
 
uöt32_t
 
MACA3HR
;

1256 
__IO
 
uöt32_t
 
MACA3LR
;

1257 
uöt32_t
 
RESERVED2
[40];

1258 
__IO
 
uöt32_t
 
MMCCR
;

1259 
__IO
 
uöt32_t
 
MMCRIR
;

1260 
__IO
 
uöt32_t
 
MMCTIR
;

1261 
__IO
 
uöt32_t
 
MMCRIMR
;

1262 
__IO
 
uöt32_t
 
MMCTIMR
;

1263 
uöt32_t
 
RESERVED3
[14];

1264 
__IO
 
uöt32_t
 
MMCTGFSCCR
;

1265 
__IO
 
uöt32_t
 
MMCTGFMSCCR
;

1266 
uöt32_t
 
RESERVED4
[5];

1267 
__IO
 
uöt32_t
 
MMCTGFCR
;

1268 
uöt32_t
 
RESERVED5
[10];

1269 
__IO
 
uöt32_t
 
MMCRFCECR
;

1270 
__IO
 
uöt32_t
 
MMCRFAECR
;

1271 
uöt32_t
 
RESERVED6
[10];

1272 
__IO
 
uöt32_t
 
MMCRGUFCR
;

1273 
uöt32_t
 
RESERVED7
[334];

1274 
__IO
 
uöt32_t
 
PTPTSCR
;

1275 
__IO
 
uöt32_t
 
PTPSSIR
;

1276 
__IO
 
uöt32_t
 
PTPTSHR
;

1277 
__IO
 
uöt32_t
 
PTPTSLR
;

1278 
__IO
 
uöt32_t
 
PTPTSHUR
;

1279 
__IO
 
uöt32_t
 
PTPTSLUR
;

1280 
__IO
 
uöt32_t
 
PTPTSAR
;

1281 
__IO
 
uöt32_t
 
PTPTTHR
;

1282 
__IO
 
uöt32_t
 
PTPTTLR
;

1283 
__IO
 
uöt32_t
 
RESERVED8
;

1284 
__IO
 
uöt32_t
 
PTPTSSR
;

1285 
uöt32_t
 
RESERVED9
[565];

1286 
__IO
 
uöt32_t
 
DMABMR
;

1287 
__IO
 
uöt32_t
 
DMATPDR
;

1288 
__IO
 
uöt32_t
 
DMARPDR
;

1289 
__IO
 
uöt32_t
 
DMARDLAR
;

1290 
__IO
 
uöt32_t
 
DMATDLAR
;

1291 
__IO
 
uöt32_t
 
DMASR
;

1292 
__IO
 
uöt32_t
 
DMAOMR
;

1293 
__IO
 
uöt32_t
 
DMAIER
;

1294 
__IO
 
uöt32_t
 
DMAMFBOCR
;

1295 
__IO
 
uöt32_t
 
DMARSWTR
;

1296 
uöt32_t
 
RESERVED10
[8];

1297 
__IO
 
uöt32_t
 
DMACHTDR
;

1298 
__IO
 
uöt32_t
 
DMACHRDR
;

1299 
__IO
 
uöt32_t
 
DMACHTBAR
;

1300 
__IO
 
uöt32_t
 
DMACHRBAR
;

1301 } 
	tETH_Ty≥Def
;

1309 
__IO
 
uöt32_t
 
IMR
;

1310 
__IO
 
uöt32_t
 
EMR
;

1311 
__IO
 
uöt32_t
 
RTSR
;

1312 
__IO
 
uöt32_t
 
FTSR
;

1313 
__IO
 
uöt32_t
 
SWIER
;

1314 
__IO
 
uöt32_t
 
PR
;

1315 } 
	tEXTI_Ty≥Def
;

1323 
__IO
 
uöt32_t
 
ACR
;

1324 
__IO
 
uöt32_t
 
KEYR
;

1325 
__IO
 
uöt32_t
 
OPTKEYR
;

1326 
__IO
 
uöt32_t
 
SR
;

1327 
__IO
 
uöt32_t
 
CR
;

1328 
__IO
 
uöt32_t
 
OPTCR
;

1329 
__IO
 
uöt32_t
 
OPTCR1
;

1330 } 
	tFLASH_Ty≥Def
;

1332 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1339 
__IO
 
uöt32_t
 
BTCR
[8];

1340 } 
	tFSMC_B™k1_Ty≥Def
;

1348 
__IO
 
uöt32_t
 
BWTR
[7];

1349 } 
	tFSMC_B™k1E_Ty≥Def
;

1357 
__IO
 
uöt32_t
 
PCR2
;

1358 
__IO
 
uöt32_t
 
SR2
;

1359 
__IO
 
uöt32_t
 
PMEM2
;

1360 
__IO
 
uöt32_t
 
PATT2
;

1361 
uöt32_t
 
RESERVED0
;

1362 
__IO
 
uöt32_t
 
ECCR2
;

1363 } 
	tFSMC_B™k2_Ty≥Def
;

1371 
__IO
 
uöt32_t
 
PCR3
;

1372 
__IO
 
uöt32_t
 
SR3
;

1373 
__IO
 
uöt32_t
 
PMEM3
;

1374 
__IO
 
uöt32_t
 
PATT3
;

1375 
uöt32_t
 
RESERVED0
;

1376 
__IO
 
uöt32_t
 
ECCR3
;

1377 } 
	tFSMC_B™k3_Ty≥Def
;

1385 
__IO
 
uöt32_t
 
PCR4
;

1386 
__IO
 
uöt32_t
 
SR4
;

1387 
__IO
 
uöt32_t
 
PMEM4
;

1388 
__IO
 
uöt32_t
 
PATT4
;

1389 
__IO
 
uöt32_t
 
PIO4
;

1390 } 
	tFSMC_B™k4_Ty≥Def
;

1393 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1400 
__IO
 
uöt32_t
 
BTCR
[8];

1401 } 
	tFMC_B™k1_Ty≥Def
;

1409 
__IO
 
uöt32_t
 
BWTR
[7];

1410 } 
	tFMC_B™k1E_Ty≥Def
;

1418 
__IO
 
uöt32_t
 
PCR2
;

1419 
__IO
 
uöt32_t
 
SR2
;

1420 
__IO
 
uöt32_t
 
PMEM2
;

1421 
__IO
 
uöt32_t
 
PATT2
;

1422 
uöt32_t
 
RESERVED0
;

1423 
__IO
 
uöt32_t
 
ECCR2
;

1424 } 
	tFMC_B™k2_Ty≥Def
;

1432 
__IO
 
uöt32_t
 
PCR3
;

1433 
__IO
 
uöt32_t
 
SR3
;

1434 
__IO
 
uöt32_t
 
PMEM3
;

1435 
__IO
 
uöt32_t
 
PATT3
;

1436 
uöt32_t
 
RESERVED0
;

1437 
__IO
 
uöt32_t
 
ECCR3
;

1438 } 
	tFMC_B™k3_Ty≥Def
;

1446 
__IO
 
uöt32_t
 
PCR4
;

1447 
__IO
 
uöt32_t
 
SR4
;

1448 
__IO
 
uöt32_t
 
PMEM4
;

1449 
__IO
 
uöt32_t
 
PATT4
;

1450 
__IO
 
uöt32_t
 
PIO4
;

1451 } 
	tFMC_B™k4_Ty≥Def
;

1459 
__IO
 
uöt32_t
 
SDCR
[2];

1460 
__IO
 
uöt32_t
 
SDTR
[2];

1461 
__IO
 
uöt32_t
 
SDCMR
;

1462 
__IO
 
uöt32_t
 
SDRTR
;

1463 
__IO
 
uöt32_t
 
SDSR
;

1464 } 
	tFMC_B™k5_6_Ty≥Def
;

1473 
__IO
 
uöt32_t
 
MODER
;

1474 
__IO
 
uöt32_t
 
OTYPER
;

1475 
__IO
 
uöt32_t
 
OSPEEDR
;

1476 
__IO
 
uöt32_t
 
PUPDR
;

1477 
__IO
 
uöt32_t
 
IDR
;

1478 
__IO
 
uöt32_t
 
ODR
;

1479 
__IO
 
uöt16_t
 
BSRRL
;

1480 
__IO
 
uöt16_t
 
BSRRH
;

1481 
__IO
 
uöt32_t
 
LCKR
;

1482 
__IO
 
uöt32_t
 
AFR
[2];

1483 } 
	tGPIO_Ty≥Def
;

1491 
__IO
 
uöt32_t
 
MEMRMP
;

1492 
__IO
 
uöt32_t
 
PMC
;

1493 
__IO
 
uöt32_t
 
EXTICR
[4];

1494 #i‡
	`deföed
 (
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

1495 
uöt32_t
 
RESERVED
;

1496 
__IO
 
uöt32_t
 
CFGR2
;

1497 
__IO
 
uöt32_t
 
CMPCR
;

1498 
uöt32_t
 
RESERVED1
[2];

1499 
__IO
 
uöt32_t
 
CFGR
;

1501 
uöt32_t
 
RESERVED
[2];

1502 
__IO
 
uöt32_t
 
CMPCR
;

1504 #i‡
	`deföed
(
STM32F413_423xx
)

1505 
__IO
 
uöt32_t
 
MCHDLYCR
;

1507 } 
	tSYSCFG_Ty≥Def
;

1515 
__IO
 
uöt16_t
 
CR1
;

1516 
uöt16_t
 
RESERVED0
;

1517 
__IO
 
uöt16_t
 
CR2
;

1518 
uöt16_t
 
RESERVED1
;

1519 
__IO
 
uöt16_t
 
OAR1
;

1520 
uöt16_t
 
RESERVED2
;

1521 
__IO
 
uöt16_t
 
OAR2
;

1522 
uöt16_t
 
RESERVED3
;

1523 
__IO
 
uöt16_t
 
DR
;

1524 
uöt16_t
 
RESERVED4
;

1525 
__IO
 
uöt16_t
 
SR1
;

1526 
uöt16_t
 
RESERVED5
;

1527 
__IO
 
uöt16_t
 
SR2
;

1528 
uöt16_t
 
RESERVED6
;

1529 
__IO
 
uöt16_t
 
CCR
;

1530 
uöt16_t
 
RESERVED7
;

1531 
__IO
 
uöt16_t
 
TRISE
;

1532 
uöt16_t
 
RESERVED8
;

1533 
__IO
 
uöt16_t
 
FLTR
;

1534 
uöt16_t
 
RESERVED9
;

1535 } 
	tI2C_Ty≥Def
;

1537 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

1544 
__IO
 
uöt32_t
 
CR1
;

1545 
__IO
 
uöt32_t
 
CR2
;

1546 
__IO
 
uöt32_t
 
OAR1
;

1547 
__IO
 
uöt32_t
 
OAR2
;

1548 
__IO
 
uöt32_t
 
TIMINGR
;

1549 
__IO
 
uöt32_t
 
TIMEOUTR
;

1550 
__IO
 
uöt32_t
 
ISR
;

1551 
__IO
 
uöt32_t
 
ICR
;

1552 
__IO
 
uöt32_t
 
PECR
;

1553 
__IO
 
uöt32_t
 
RXDR
;

1554 
__IO
 
uöt32_t
 
TXDR
;

1555 }
	tFMPI2C_Ty≥Def
;

1564 
__IO
 
uöt32_t
 
KR
;

1565 
__IO
 
uöt32_t
 
PR
;

1566 
__IO
 
uöt32_t
 
RLR
;

1567 
__IO
 
uöt32_t
 
SR
;

1568 } 
	tIWDG_Ty≥Def
;

1576 
uöt32_t
 
RESERVED0
[2];

1577 
__IO
 
uöt32_t
 
SSCR
;

1578 
__IO
 
uöt32_t
 
BPCR
;

1579 
__IO
 
uöt32_t
 
AWCR
;

1580 
__IO
 
uöt32_t
 
TWCR
;

1581 
__IO
 
uöt32_t
 
GCR
;

1582 
uöt32_t
 
RESERVED1
[2];

1583 
__IO
 
uöt32_t
 
SRCR
;

1584 
uöt32_t
 
RESERVED2
[1];

1585 
__IO
 
uöt32_t
 
BCCR
;

1586 
uöt32_t
 
RESERVED3
[1];

1587 
__IO
 
uöt32_t
 
IER
;

1588 
__IO
 
uöt32_t
 
ISR
;

1589 
__IO
 
uöt32_t
 
ICR
;

1590 
__IO
 
uöt32_t
 
LIPCR
;

1591 
__IO
 
uöt32_t
 
CPSR
;

1592 
__IO
 
uöt32_t
 
CDSR
;

1593 } 
	tLTDC_Ty≥Def
;

1601 
__IO
 
uöt32_t
 
CR
;

1602 
__IO
 
uöt32_t
 
WHPCR
;

1603 
__IO
 
uöt32_t
 
WVPCR
;

1604 
__IO
 
uöt32_t
 
CKCR
;

1605 
__IO
 
uöt32_t
 
PFCR
;

1606 
__IO
 
uöt32_t
 
CACR
;

1607 
__IO
 
uöt32_t
 
DCCR
;

1608 
__IO
 
uöt32_t
 
BFCR
;

1609 
uöt32_t
 
RESERVED0
[2];

1610 
__IO
 
uöt32_t
 
CFBAR
;

1611 
__IO
 
uöt32_t
 
CFBLR
;

1612 
__IO
 
uöt32_t
 
CFBLNR
;

1613 
uöt32_t
 
RESERVED1
[3];

1614 
__IO
 
uöt32_t
 
CLUTWR
;

1616 } 
	tLTDC_Layî_Ty≥Def
;

1624 
__IO
 
uöt32_t
 
CR
;

1625 
__IO
 
uöt32_t
 
CSR
;

1626 } 
	tPWR_Ty≥Def
;

1634 
__IO
 
uöt32_t
 
CR
;

1635 
__IO
 
uöt32_t
 
PLLCFGR
;

1636 
__IO
 
uöt32_t
 
CFGR
;

1637 
__IO
 
uöt32_t
 
CIR
;

1638 
__IO
 
uöt32_t
 
AHB1RSTR
;

1639 
__IO
 
uöt32_t
 
AHB2RSTR
;

1640 
__IO
 
uöt32_t
 
AHB3RSTR
;

1641 
uöt32_t
 
RESERVED0
;

1642 
__IO
 
uöt32_t
 
APB1RSTR
;

1643 
__IO
 
uöt32_t
 
APB2RSTR
;

1644 
uöt32_t
 
RESERVED1
[2];

1645 
__IO
 
uöt32_t
 
AHB1ENR
;

1646 
__IO
 
uöt32_t
 
AHB2ENR
;

1647 
__IO
 
uöt32_t
 
AHB3ENR
;

1648 
uöt32_t
 
RESERVED2
;

1649 
__IO
 
uöt32_t
 
APB1ENR
;

1650 
__IO
 
uöt32_t
 
APB2ENR
;

1651 
uöt32_t
 
RESERVED3
[2];

1652 
__IO
 
uöt32_t
 
AHB1LPENR
;

1653 
__IO
 
uöt32_t
 
AHB2LPENR
;

1654 
__IO
 
uöt32_t
 
AHB3LPENR
;

1655 
uöt32_t
 
RESERVED4
;

1656 
__IO
 
uöt32_t
 
APB1LPENR
;

1657 
__IO
 
uöt32_t
 
APB2LPENR
;

1658 
uöt32_t
 
RESERVED5
[2];

1659 
__IO
 
uöt32_t
 
BDCR
;

1660 
__IO
 
uöt32_t
 
CSR
;

1661 
uöt32_t
 
RESERVED6
[2];

1662 
__IO
 
uöt32_t
 
SSCGR
;

1663 
__IO
 
uöt32_t
 
PLLI2SCFGR
;

1664 
__IO
 
uöt32_t
 
PLLSAICFGR
;

1665 
__IO
 
uöt32_t
 
DCKCFGR
;

1666 
__IO
 
uöt32_t
 
CKGATENR
;

1667 
__IO
 
uöt32_t
 
DCKCFGR2
;

1669 } 
	tRCC_Ty≥Def
;

1677 
__IO
 
uöt32_t
 
TR
;

1678 
__IO
 
uöt32_t
 
DR
;

1679 
__IO
 
uöt32_t
 
CR
;

1680 
__IO
 
uöt32_t
 
ISR
;

1681 
__IO
 
uöt32_t
 
PRER
;

1682 
__IO
 
uöt32_t
 
WUTR
;

1683 
__IO
 
uöt32_t
 
CALIBR
;

1684 
__IO
 
uöt32_t
 
ALRMAR
;

1685 
__IO
 
uöt32_t
 
ALRMBR
;

1686 
__IO
 
uöt32_t
 
WPR
;

1687 
__IO
 
uöt32_t
 
SSR
;

1688 
__IO
 
uöt32_t
 
SHIFTR
;

1689 
__IO
 
uöt32_t
 
TSTR
;

1690 
__IO
 
uöt32_t
 
TSDR
;

1691 
__IO
 
uöt32_t
 
TSSSR
;

1692 
__IO
 
uöt32_t
 
CALR
;

1693 
__IO
 
uöt32_t
 
TAFCR
;

1694 
__IO
 
uöt32_t
 
ALRMASSR
;

1695 
__IO
 
uöt32_t
 
ALRMBSSR
;

1696 
uöt32_t
 
RESERVED7
;

1697 
__IO
 
uöt32_t
 
BKP0R
;

1698 
__IO
 
uöt32_t
 
BKP1R
;

1699 
__IO
 
uöt32_t
 
BKP2R
;

1700 
__IO
 
uöt32_t
 
BKP3R
;

1701 
__IO
 
uöt32_t
 
BKP4R
;

1702 
__IO
 
uöt32_t
 
BKP5R
;

1703 
__IO
 
uöt32_t
 
BKP6R
;

1704 
__IO
 
uöt32_t
 
BKP7R
;

1705 
__IO
 
uöt32_t
 
BKP8R
;

1706 
__IO
 
uöt32_t
 
BKP9R
;

1707 
__IO
 
uöt32_t
 
BKP10R
;

1708 
__IO
 
uöt32_t
 
BKP11R
;

1709 
__IO
 
uöt32_t
 
BKP12R
;

1710 
__IO
 
uöt32_t
 
BKP13R
;

1711 
__IO
 
uöt32_t
 
BKP14R
;

1712 
__IO
 
uöt32_t
 
BKP15R
;

1713 
__IO
 
uöt32_t
 
BKP16R
;

1714 
__IO
 
uöt32_t
 
BKP17R
;

1715 
__IO
 
uöt32_t
 
BKP18R
;

1716 
__IO
 
uöt32_t
 
BKP19R
;

1717 } 
	tRTC_Ty≥Def
;

1726 
__IO
 
uöt32_t
 
GCR
;

1727 } 
	tSAI_Ty≥Def
;

1731 
__IO
 
uöt32_t
 
CR1
;

1732 
__IO
 
uöt32_t
 
CR2
;

1733 
__IO
 
uöt32_t
 
FRCR
;

1734 
__IO
 
uöt32_t
 
SLOTR
;

1735 
__IO
 
uöt32_t
 
IMR
;

1736 
__IO
 
uöt32_t
 
SR
;

1737 
__IO
 
uöt32_t
 
CLRFR
;

1738 
__IO
 
uöt32_t
 
DR
;

1739 } 
	tSAI_Block_Ty≥Def
;

1747 
__IO
 
uöt32_t
 
POWER
;

1748 
__IO
 
uöt32_t
 
CLKCR
;

1749 
__IO
 
uöt32_t
 
ARG
;

1750 
__IO
 
uöt32_t
 
CMD
;

1751 
__I
 
uöt32_t
 
RESPCMD
;

1752 
__I
 
uöt32_t
 
RESP1
;

1753 
__I
 
uöt32_t
 
RESP2
;

1754 
__I
 
uöt32_t
 
RESP3
;

1755 
__I
 
uöt32_t
 
RESP4
;

1756 
__IO
 
uöt32_t
 
DTIMER
;

1757 
__IO
 
uöt32_t
 
DLEN
;

1758 
__IO
 
uöt32_t
 
DCTRL
;

1759 
__I
 
uöt32_t
 
DCOUNT
;

1760 
__I
 
uöt32_t
 
STA
;

1761 
__IO
 
uöt32_t
 
ICR
;

1762 
__IO
 
uöt32_t
 
MASK
;

1763 
uöt32_t
 
RESERVED0
[2];

1764 
__I
 
uöt32_t
 
FIFOCNT
;

1765 
uöt32_t
 
RESERVED1
[13];

1766 
__IO
 
uöt32_t
 
FIFO
;

1767 } 
	tSDIO_Ty≥Def
;

1775 
__IO
 
uöt16_t
 
CR1
;

1776 
uöt16_t
 
RESERVED0
;

1777 
__IO
 
uöt16_t
 
CR2
;

1778 
uöt16_t
 
RESERVED1
;

1779 
__IO
 
uöt16_t
 
SR
;

1780 
uöt16_t
 
RESERVED2
;

1781 
__IO
 
uöt16_t
 
DR
;

1782 
uöt16_t
 
RESERVED3
;

1783 
__IO
 
uöt16_t
 
CRCPR
;

1784 
uöt16_t
 
RESERVED4
;

1785 
__IO
 
uöt16_t
 
RXCRCR
;

1786 
uöt16_t
 
RESERVED5
;

1787 
__IO
 
uöt16_t
 
TXCRCR
;

1788 
uöt16_t
 
RESERVED6
;

1789 
__IO
 
uöt16_t
 
I2SCFGR
;

1790 
uöt16_t
 
RESERVED7
;

1791 
__IO
 
uöt16_t
 
I2SPR
;

1792 
uöt16_t
 
RESERVED8
;

1793 } 
	tSPI_Ty≥Def
;

1795 #i‡
	`deföed
(
STM32F446xx
)

1801 
__IO
 
uöt32_t
 
CR
;

1802 
__IO
 
uöt16_t
 
IMR
;

1803 
uöt16_t
 
RESERVED0
;

1804 
__IO
 
uöt32_t
 
SR
;

1805 
__IO
 
uöt16_t
 
IFCR
;

1806 
uöt16_t
 
RESERVED1
;

1807 
__IO
 
uöt32_t
 
DR
;

1808 
__IO
 
uöt32_t
 
CSR
;

1809 
__IO
 
uöt32_t
 
DIR
;

1810 
uöt16_t
 
RESERVED2
;

1811 } 
	tSPDIFRX_Ty≥Def
;

1814 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1820 
__IO
 
uöt32_t
 
CR
;

1821 
__IO
 
uöt32_t
 
DCR
;

1822 
__IO
 
uöt32_t
 
SR
;

1823 
__IO
 
uöt32_t
 
FCR
;

1824 
__IO
 
uöt32_t
 
DLR
;

1825 
__IO
 
uöt32_t
 
CCR
;

1826 
__IO
 
uöt32_t
 
AR
;

1827 
__IO
 
uöt32_t
 
ABR
;

1828 
__IO
 
uöt32_t
 
DR
;

1829 
__IO
 
uöt32_t
 
PSMKR
;

1830 
__IO
 
uöt32_t
 
PSMAR
;

1831 
__IO
 
uöt32_t
 
PIR
;

1832 
__IO
 
uöt32_t
 
LPTR
;

1833 } 
	tQUADSPI_Ty≥Def
;

1836 #i‡
	`deföed
(
STM32F446xx
)

1842 
__IO
 
uöt32_t
 
CR
;

1843 
__IO
 
uöt16_t
 
IMR
;

1844 
uöt16_t
 
RESERVED0
;

1845 
__IO
 
uöt32_t
 
SR
;

1846 
__IO
 
uöt16_t
 
IFCR
;

1847 
uöt16_t
 
RESERVED1
;

1848 
__IO
 
uöt32_t
 
DR
;

1849 
__IO
 
uöt32_t
 
CSR
;

1850 
__IO
 
uöt32_t
 
DIR
;

1851 
uöt16_t
 
RESERVED2
;

1852 } 
	tSPDIF_Ty≥Def
;

1861 
__IO
 
uöt16_t
 
CR1
;

1862 
uöt16_t
 
RESERVED0
;

1863 
__IO
 
uöt16_t
 
CR2
;

1864 
uöt16_t
 
RESERVED1
;

1865 
__IO
 
uöt16_t
 
SMCR
;

1866 
uöt16_t
 
RESERVED2
;

1867 
__IO
 
uöt16_t
 
DIER
;

1868 
uöt16_t
 
RESERVED3
;

1869 
__IO
 
uöt16_t
 
SR
;

1870 
uöt16_t
 
RESERVED4
;

1871 
__IO
 
uöt16_t
 
EGR
;

1872 
uöt16_t
 
RESERVED5
;

1873 
__IO
 
uöt16_t
 
CCMR1
;

1874 
uöt16_t
 
RESERVED6
;

1875 
__IO
 
uöt16_t
 
CCMR2
;

1876 
uöt16_t
 
RESERVED7
;

1877 
__IO
 
uöt16_t
 
CCER
;

1878 
uöt16_t
 
RESERVED8
;

1879 
__IO
 
uöt32_t
 
CNT
;

1880 
__IO
 
uöt16_t
 
PSC
;

1881 
uöt16_t
 
RESERVED9
;

1882 
__IO
 
uöt32_t
 
ARR
;

1883 
__IO
 
uöt16_t
 
RCR
;

1884 
uöt16_t
 
RESERVED10
;

1885 
__IO
 
uöt32_t
 
CCR1
;

1886 
__IO
 
uöt32_t
 
CCR2
;

1887 
__IO
 
uöt32_t
 
CCR3
;

1888 
__IO
 
uöt32_t
 
CCR4
;

1889 
__IO
 
uöt16_t
 
BDTR
;

1890 
uöt16_t
 
RESERVED11
;

1891 
__IO
 
uöt16_t
 
DCR
;

1892 
uöt16_t
 
RESERVED12
;

1893 
__IO
 
uöt16_t
 
DMAR
;

1894 
uöt16_t
 
RESERVED13
;

1895 
__IO
 
uöt16_t
 
OR
;

1896 
uöt16_t
 
RESERVED14
;

1897 } 
	tTIM_Ty≥Def
;

1905 
__IO
 
uöt16_t
 
SR
;

1906 
uöt16_t
 
RESERVED0
;

1907 
__IO
 
uöt16_t
 
DR
;

1908 
uöt16_t
 
RESERVED1
;

1909 
__IO
 
uöt16_t
 
BRR
;

1910 
uöt16_t
 
RESERVED2
;

1911 
__IO
 
uöt16_t
 
CR1
;

1912 
uöt16_t
 
RESERVED3
;

1913 
__IO
 
uöt16_t
 
CR2
;

1914 
uöt16_t
 
RESERVED4
;

1915 
__IO
 
uöt16_t
 
CR3
;

1916 
uöt16_t
 
RESERVED5
;

1917 
__IO
 
uöt16_t
 
GTPR
;

1918 
uöt16_t
 
RESERVED6
;

1919 } 
	tUSART_Ty≥Def
;

1927 
__IO
 
uöt32_t
 
CR
;

1928 
__IO
 
uöt32_t
 
CFR
;

1929 
__IO
 
uöt32_t
 
SR
;

1930 } 
	tWWDG_Ty≥Def
;

1938 
__IO
 
uöt32_t
 
CR
;

1939 
__IO
 
uöt32_t
 
SR
;

1940 
__IO
 
uöt32_t
 
DR
;

1941 
__IO
 
uöt32_t
 
DOUT
;

1942 
__IO
 
uöt32_t
 
DMACR
;

1943 
__IO
 
uöt32_t
 
IMSCR
;

1944 
__IO
 
uöt32_t
 
RISR
;

1945 
__IO
 
uöt32_t
 
MISR
;

1946 
__IO
 
uöt32_t
 
K0LR
;

1947 
__IO
 
uöt32_t
 
K0RR
;

1948 
__IO
 
uöt32_t
 
K1LR
;

1949 
__IO
 
uöt32_t
 
K1RR
;

1950 
__IO
 
uöt32_t
 
K2LR
;

1951 
__IO
 
uöt32_t
 
K2RR
;

1952 
__IO
 
uöt32_t
 
K3LR
;

1953 
__IO
 
uöt32_t
 
K3RR
;

1954 
__IO
 
uöt32_t
 
IV0LR
;

1955 
__IO
 
uöt32_t
 
IV0RR
;

1956 
__IO
 
uöt32_t
 
IV1LR
;

1957 
__IO
 
uöt32_t
 
IV1RR
;

1958 
__IO
 
uöt32_t
 
CSGCMCCM0R
;

1959 
__IO
 
uöt32_t
 
CSGCMCCM1R
;

1960 
__IO
 
uöt32_t
 
CSGCMCCM2R
;

1961 
__IO
 
uöt32_t
 
CSGCMCCM3R
;

1962 
__IO
 
uöt32_t
 
CSGCMCCM4R
;

1963 
__IO
 
uöt32_t
 
CSGCMCCM5R
;

1964 
__IO
 
uöt32_t
 
CSGCMCCM6R
;

1965 
__IO
 
uöt32_t
 
CSGCMCCM7R
;

1966 
__IO
 
uöt32_t
 
CSGCM0R
;

1967 
__IO
 
uöt32_t
 
CSGCM1R
;

1968 
__IO
 
uöt32_t
 
CSGCM2R
;

1969 
__IO
 
uöt32_t
 
CSGCM3R
;

1970 
__IO
 
uöt32_t
 
CSGCM4R
;

1971 
__IO
 
uöt32_t
 
CSGCM5R
;

1972 
__IO
 
uöt32_t
 
CSGCM6R
;

1973 
__IO
 
uöt32_t
 
CSGCM7R
;

1974 } 
	tCRYP_Ty≥Def
;

1982 
__IO
 
uöt32_t
 
CR
;

1983 
__IO
 
uöt32_t
 
DIN
;

1984 
__IO
 
uöt32_t
 
STR
;

1985 
__IO
 
uöt32_t
 
HR
[5];

1986 
__IO
 
uöt32_t
 
IMR
;

1987 
__IO
 
uöt32_t
 
SR
;

1988 
uöt32_t
 
RESERVED
[52];

1989 
__IO
 
uöt32_t
 
CSR
[54];

1990 } 
	tHASH_Ty≥Def
;

1998 
__IO
 
uöt32_t
 
HR
[8];

1999 } 
	tHASH_DIGEST_Ty≥Def
;

2007 
__IO
 
uöt32_t
 
CR
;

2008 
__IO
 
uöt32_t
 
SR
;

2009 
__IO
 
uöt32_t
 
DR
;

2010 } 
	tRNG_Ty≥Def
;

2012 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

2018 
__IO
 
uöt32_t
 
ISR
;

2019 
__IO
 
uöt32_t
 
ICR
;

2020 
__IO
 
uöt32_t
 
IER
;

2021 
__IO
 
uöt32_t
 
CFGR
;

2022 
__IO
 
uöt32_t
 
CR
;

2023 
__IO
 
uöt32_t
 
CMP
;

2024 
__IO
 
uöt32_t
 
ARR
;

2025 
__IO
 
uöt32_t
 
CNT
;

2026 
__IO
 
uöt32_t
 
OR
;

2027 } 
	tLPTIM_Ty≥Def
;

2037 
	#FLASH_BASE
 ((
uöt32_t
)0x08000000Ë

	)

2038 
	#CCMDATARAM_BASE
 ((
uöt32_t
)0x10000000Ë

	)

2039 
	#SRAM1_BASE
 ((
uöt32_t
)0x20000000Ë

	)

2040 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

2041 
	#SRAM2_BASE
 ((
uöt32_t
)0x2001C000Ë

	)

2042 
	#SRAM3_BASE
 ((
uöt32_t
)0x20020000Ë

	)

2043 #ñi‡
	`deföed
(
STM32F469_479xx
)

2044 
	#SRAM2_BASE
 ((
uöt32_t
)0x20028000Ë

	)

2045 
	#SRAM3_BASE
 ((
uöt32_t
)0x20030000Ë

	)

2046 #ñi‡
	`deföed
(
STM32F413_423xx
)

2047 
	#SRAM2_BASE
 ((
uöt32_t
)0x20040000Ë

	)

2050 
	#PERIPH_BASE
 ((
uöt32_t
)0x40000000Ë

	)

2051 
	#BKPSRAM_BASE
 ((
uöt32_t
)0x40024000Ë

	)

2053 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2054 
	#FSMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

2057 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2058 
	#FMC_R_BASE
 ((
uöt32_t
)0xA0000000Ë

	)

2061 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2062 
	#QSPI_R_BASE
 ((
uöt32_t
)0xA0001000Ë

	)

2065 
	#CCMDATARAM_BB_BASE
 ((
uöt32_t
)0x12000000Ë

	)

2066 
	#SRAM1_BB_BASE
 ((
uöt32_t
)0x22000000Ë

	)

2067 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
)

2068 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x22380000Ë

	)

2069 
	#SRAM3_BB_BASE
 ((
uöt32_t
)0x22400000Ë

	)

2070 #ñi‡
	`deföed
(
STM32F469_479xx
)

2071 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x22500000Ë

	)

2072 
	#SRAM3_BB_BASE
 ((
uöt32_t
)0x22600000Ë

	)

2073 #ñi‡
	`deföed
(
STM32F413_423xx
)

2074 
	#SRAM2_BB_BASE
 ((
uöt32_t
)0x22800000Ë

	)

2077 
	#PERIPH_BB_BASE
 ((
uöt32_t
)0x42000000Ë

	)

2078 
	#BKPSRAM_BB_BASE
 ((
uöt32_t
)0x42480000Ë

	)

2081 
	#SRAM_BASE
 
SRAM1_BASE


	)

2082 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

2086 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

2087 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

2088 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

2089 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

2092 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

2093 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

2094 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

2095 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

2096 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

2097 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

2098 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

2099 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x2400)

	)

2101 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

2102 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

2103 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

2104 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

2105 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

2106 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

2107 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

2108 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

2109 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

2110 #i‡
	`deföed
(
STM32F446xx
)

2111 
	#SPDIFRX_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2113 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

2114 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

2115 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

2116 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

2117 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

2118 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

2119 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

2120 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

2121 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

2122 
	#FMPI2C1_BASE
 (
APB1PERIPH_BASE
 + 0x6000)

	)

2124 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

2125 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

2126 #i‡
	`deföed
(
STM32F413_423xx
)

2127 
	#CAN3_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2129 #i‡
	`deföed
(
STM32F446xx
)

2130 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

2132 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

2133 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

2134 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

2135 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

2138 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

2139 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

2140 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

2141 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

2142 
	#UART9_BASE
 (
APB2PERIPH_BASE
 + 0x1800U)

	)

2143 
	#UART10_BASE
 (
APB2PERIPH_BASE
 + 0x1C00U)

	)

2144 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

2145 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

2146 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

2147 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

2148 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

2149 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

2150 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

2151 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

2152 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

2153 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

2154 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

2155 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

2156 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

2157 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

2158 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

2159 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

2160 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

2161 #i‡
	`deföed
(
STM32F446xx
)

2162 
	#SAI2_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

2163 
	#SAI2_Block_A_BASE
 (
SAI2_BASE
 + 0x004)

	)

2164 
	#SAI2_Block_B_BASE
 (
SAI2_BASE
 + 0x024)

	)

2166 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

2167 
	#LTDC_Layî1_BASE
 (
LTDC_BASE
 + 0x84)

	)

2168 
	#LTDC_Layî2_BASE
 (
LTDC_BASE
 + 0x104)

	)

2169 #i‡
	`deföed
(
STM32F469_479xx
)

2170 
	#DSI_BASE
 (
APB2PERIPH_BASE
 + 0x6C00)

	)

2172 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2173 
	#DFSDM1_BASE
 (
APB2PERIPH_BASE
 + 0x6000)

	)

2174 
	#DFSDM1_Ch™√l0_BASE
 (
DFSDM1_BASE
 + 0x00)

	)

2175 
	#DFSDM1_Ch™√l1_BASE
 (
DFSDM1_BASE
 + 0x20)

	)

2176 
	#DFSDM1_Ch™√l2_BASE
 (
DFSDM1_BASE
 + 0x40)

	)

2177 
	#DFSDM1_Ch™√l3_BASE
 (
DFSDM1_BASE
 + 0x60)

	)

2178 
	#DFSDM1_Fûãr0_BASE
 (
DFSDM1_BASE
 + 0x100)

	)

2179 
	#DFSDM1_Fûãr1_BASE
 (
DFSDM1_BASE
 + 0x180)

	)

2180 
	#DFSDM1_0
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM1_Fûãr0_BASE
)

	)

2181 
	#DFSDM1_1
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM1_Fûãr1_BASE
)

	)

2183 
	#DFSDM0
 
DFSDM1_0


	)

2184 
	#DFSDM1
 
DFSDM1_1


	)

2185 #i‡
	`deföed
(
STM32F413_423xx
)

2186 
	#DFSDM2_BASE
 (
APB2PERIPH_BASE
 + 0x6400U)

	)

2187 
	#DFSDM2_Ch™√l0_BASE
 (
DFSDM2_BASE
 + 0x00U)

	)

2188 
	#DFSDM2_Ch™√l1_BASE
 (
DFSDM2_BASE
 + 0x20U)

	)

2189 
	#DFSDM2_Ch™√l2_BASE
 (
DFSDM2_BASE
 + 0x40U)

	)

2190 
	#DFSDM2_Ch™√l3_BASE
 (
DFSDM2_BASE
 + 0x60U)

	)

2191 
	#DFSDM2_Ch™√l4_BASE
 (
DFSDM2_BASE
 + 0x80U)

	)

2192 
	#DFSDM2_Ch™√l5_BASE
 (
DFSDM2_BASE
 + 0xA0U)

	)

2193 
	#DFSDM2_Ch™√l6_BASE
 (
DFSDM2_BASE
 + 0xC0U)

	)

2194 
	#DFSDM2_Ch™√l7_BASE
 (
DFSDM2_BASE
 + 0xE0U)

	)

2195 
	#DFSDM2_Fûãr0_BASE
 (
DFSDM2_BASE
 + 0x100U)

	)

2196 
	#DFSDM2_Fûãr1_BASE
 (
DFSDM2_BASE
 + 0x180U)

	)

2197 
	#DFSDM2_Fûãr2_BASE
 (
DFSDM2_BASE
 + 0x200U)

	)

2198 
	#DFSDM2_Fûãr3_BASE
 (
DFSDM2_BASE
 + 0x280U)

	)

2199 
	#DFSDM2_0
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr0_BASE
)

	)

2200 
	#DFSDM2_1
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr1_BASE
)

	)

2201 
	#DFSDM2_2
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr2_BASE
)

	)

2202 
	#DFSDM2_3
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM2_Fûãr3_BASE
)

	)

2207 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

2208 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

2209 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

2210 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

2211 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

2212 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

2213 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

2214 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

2215 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

2216 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

2217 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

2218 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

2219 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

2220 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

2221 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

2222 
	#DMA1_Såóm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

2223 
	#DMA1_Såóm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

2224 
	#DMA1_Såóm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

2225 
	#DMA1_Såóm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

2226 
	#DMA1_Såóm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

2227 
	#DMA1_Såóm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

2228 
	#DMA1_Såóm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

2229 
	#DMA1_Såóm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

2230 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

2231 
	#DMA2_Såóm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

2232 
	#DMA2_Såóm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

2233 
	#DMA2_Såóm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

2234 
	#DMA2_Såóm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

2235 
	#DMA2_Såóm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

2236 
	#DMA2_Såóm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

2237 
	#DMA2_Såóm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

2238 
	#DMA2_Såóm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

2239 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

2240 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

2241 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

2242 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

2243 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

2244 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

2247 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

2248 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

2249 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

2250 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

2251 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

2253 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2255 
	#FSMC_B™k1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

2256 
	#FSMC_B™k1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

2257 
	#FSMC_B™k2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

2258 
	#FSMC_B™k3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

2259 
	#FSMC_B™k4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

2262 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2264 
	#FMC_B™k1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

2265 
	#FMC_B™k1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

2266 
	#FMC_B™k2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

2267 
	#FMC_B™k3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

2268 
	#FMC_B™k4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

2269 
	#FMC_B™k5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

2273 
	#DBGMCU_BASE
 ((
uöt32_t
 )0xE0042000)

	)

2282 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2283 
	#QUADSPI
 ((
QUADSPI_Ty≥Def
 *Ë
QSPI_R_BASE
)

	)

2285 
	#TIM2
 ((
TIM_Ty≥Def
 *Ë
TIM2_BASE
)

	)

2286 
	#TIM3
 ((
TIM_Ty≥Def
 *Ë
TIM3_BASE
)

	)

2287 
	#TIM4
 ((
TIM_Ty≥Def
 *Ë
TIM4_BASE
)

	)

2288 
	#TIM5
 ((
TIM_Ty≥Def
 *Ë
TIM5_BASE
)

	)

2289 
	#TIM6
 ((
TIM_Ty≥Def
 *Ë
TIM6_BASE
)

	)

2290 
	#TIM7
 ((
TIM_Ty≥Def
 *Ë
TIM7_BASE
)

	)

2291 
	#TIM12
 ((
TIM_Ty≥Def
 *Ë
TIM12_BASE
)

	)

2292 
	#TIM13
 ((
TIM_Ty≥Def
 *Ë
TIM13_BASE
)

	)

2293 
	#TIM14
 ((
TIM_Ty≥Def
 *Ë
TIM14_BASE
)

	)

2294 
	#RTC
 ((
RTC_Ty≥Def
 *Ë
RTC_BASE
)

	)

2295 
	#WWDG
 ((
WWDG_Ty≥Def
 *Ë
WWDG_BASE
)

	)

2296 
	#IWDG
 ((
IWDG_Ty≥Def
 *Ë
IWDG_BASE
)

	)

2297 
	#I2S2ext
 ((
SPI_Ty≥Def
 *Ë
I2S2ext_BASE
)

	)

2298 
	#SPI2
 ((
SPI_Ty≥Def
 *Ë
SPI2_BASE
)

	)

2299 
	#SPI3
 ((
SPI_Ty≥Def
 *Ë
SPI3_BASE
)

	)

2300 #i‡
	`deföed
(
STM32F446xx
)

2301 
	#SPDIFRX
 ((
SPDIFRX_Ty≥Def
 *Ë
SPDIFRX_BASE
)

	)

2303 
	#I2S3ext
 ((
SPI_Ty≥Def
 *Ë
I2S3ext_BASE
)

	)

2304 
	#USART2
 ((
USART_Ty≥Def
 *Ë
USART2_BASE
)

	)

2305 
	#USART3
 ((
USART_Ty≥Def
 *Ë
USART3_BASE
)

	)

2306 
	#UART4
 ((
USART_Ty≥Def
 *Ë
UART4_BASE
)

	)

2307 
	#UART5
 ((
USART_Ty≥Def
 *Ë
UART5_BASE
)

	)

2308 
	#I2C1
 ((
I2C_Ty≥Def
 *Ë
I2C1_BASE
)

	)

2309 
	#I2C2
 ((
I2C_Ty≥Def
 *Ë
I2C2_BASE
)

	)

2310 
	#I2C3
 ((
I2C_Ty≥Def
 *Ë
I2C3_BASE
)

	)

2311 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

2312 
	#FMPI2C1
 ((
FMPI2C_Ty≥Def
 *Ë
FMPI2C1_BASE
)

	)

2314 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

2315 
	#LPTIM1
 ((
LPTIM_Ty≥Def
 *Ë
LPTIM1_BASE
)

	)

2317 
	#CAN1
 ((
CAN_Ty≥Def
 *Ë
CAN1_BASE
)

	)

2318 
	#CAN2
 ((
CAN_Ty≥Def
 *Ë
CAN2_BASE
)

	)

2319 #i‡
	`deföed
(
STM32F413_423xx
)

2320 
	#CAN3
 ((
CAN_Ty≥Def
 *Ë
CAN3_BASE
)

	)

2322 #i‡
	`deföed
(
STM32F446xx
)

2323 
	#CEC
 ((
CEC_Ty≥Def
 *Ë
CEC_BASE
)

	)

2325 
	#PWR
 ((
PWR_Ty≥Def
 *Ë
PWR_BASE
)

	)

2326 
	#DAC
 ((
DAC_Ty≥Def
 *Ë
DAC_BASE
)

	)

2327 
	#UART7
 ((
USART_Ty≥Def
 *Ë
UART7_BASE
)

	)

2328 
	#UART8
 ((
USART_Ty≥Def
 *Ë
UART8_BASE
)

	)

2329 
	#UART9
 ((
USART_Ty≥Def
 *Ë
UART9_BASE
)

	)

2330 
	#UART10
 ((
USART_Ty≥Def
 *Ë
UART10_BASE
)

	)

2331 
	#TIM1
 ((
TIM_Ty≥Def
 *Ë
TIM1_BASE
)

	)

2332 
	#TIM8
 ((
TIM_Ty≥Def
 *Ë
TIM8_BASE
)

	)

2333 
	#USART1
 ((
USART_Ty≥Def
 *Ë
USART1_BASE
)

	)

2334 
	#USART6
 ((
USART_Ty≥Def
 *Ë
USART6_BASE
)

	)

2335 
	#ADC
 ((
ADC_Comm⁄_Ty≥Def
 *Ë
ADC_BASE
)

	)

2336 
	#ADC1
 ((
ADC_Ty≥Def
 *Ë
ADC1_BASE
)

	)

2337 
	#ADC2
 ((
ADC_Ty≥Def
 *Ë
ADC2_BASE
)

	)

2338 
	#ADC3
 ((
ADC_Ty≥Def
 *Ë
ADC3_BASE
)

	)

2339 
	#SDIO
 ((
SDIO_Ty≥Def
 *Ë
SDIO_BASE
)

	)

2340 
	#SPI1
 ((
SPI_Ty≥Def
 *Ë
SPI1_BASE
)

	)

2341 
	#SPI4
 ((
SPI_Ty≥Def
 *Ë
SPI4_BASE
)

	)

2342 
	#SYSCFG
 ((
SYSCFG_Ty≥Def
 *Ë
SYSCFG_BASE
)

	)

2343 
	#EXTI
 ((
EXTI_Ty≥Def
 *Ë
EXTI_BASE
)

	)

2344 
	#TIM9
 ((
TIM_Ty≥Def
 *Ë
TIM9_BASE
)

	)

2345 
	#TIM10
 ((
TIM_Ty≥Def
 *Ë
TIM10_BASE
)

	)

2346 
	#TIM11
 ((
TIM_Ty≥Def
 *Ë
TIM11_BASE
)

	)

2347 
	#SPI5
 ((
SPI_Ty≥Def
 *Ë
SPI5_BASE
)

	)

2348 
	#SPI6
 ((
SPI_Ty≥Def
 *Ë
SPI6_BASE
)

	)

2349 
	#SAI1
 ((
SAI_Ty≥Def
 *Ë
SAI1_BASE
)

	)

2350 
	#SAI1_Block_A
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_A_BASE
)

	)

2351 
	#SAI1_Block_B
 ((
SAI_Block_Ty≥Def
 *)
SAI1_Block_B_BASE
)

	)

2352 #i‡
	`deföed
(
STM32F446xx
)

2353 
	#SAI2
 ((
SAI_Ty≥Def
 *Ë
SAI2_BASE
)

	)

2354 
	#SAI2_Block_A
 ((
SAI_Block_Ty≥Def
 *)
SAI2_Block_A_BASE
)

	)

2355 
	#SAI2_Block_B
 ((
SAI_Block_Ty≥Def
 *)
SAI2_Block_B_BASE
)

	)

2357 
	#LTDC
 ((
LTDC_Ty≥Def
 *)
LTDC_BASE
)

	)

2358 
	#LTDC_Layî1
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî1_BASE
)

	)

2359 
	#LTDC_Layî2
 ((
LTDC_Layî_Ty≥Def
 *)
LTDC_Layî2_BASE
)

	)

2360 #i‡
	`deföed
(
STM32F469_479xx
)

2361 
	#DSI
 ((
DSI_Ty≥Def
 *)
DSI_BASE
)

	)

2363 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2364 
	#DFSDM1_Ch™√l0
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l0_BASE
)

	)

2365 
	#DFSDM1_Ch™√l1
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l1_BASE
)

	)

2366 
	#DFSDM1_Ch™√l2
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l2_BASE
)

	)

2367 
	#DFSDM1_Ch™√l3
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM1_Ch™√l3_BASE
)

	)

2368 
	#DFSDM1_Fûãr0
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM_Fûãr0_BASE
)

	)

2369 
	#DFSDM1_Fûãr1
 ((
DFSDM_Ty≥Def
 *Ë
DFSDM_Fûãr1_BASE
)

	)

2370 #i‡
	`deföed
(
STM32F413_423xx
)

2371 
	#DFSDM2_Ch™√l0
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l0_BASE
)

	)

2372 
	#DFSDM2_Ch™√l1
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l1_BASE
)

	)

2373 
	#DFSDM2_Ch™√l2
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l2_BASE
)

	)

2374 
	#DFSDM2_Ch™√l3
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l3_BASE
)

	)

2375 
	#DFSDM2_Ch™√l4
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l4_BASE
)

	)

2376 
	#DFSDM2_Ch™√l5
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l5_BASE
)

	)

2377 
	#DFSDM2_Ch™√l6
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l6_BASE
)

	)

2378 
	#DFSDM2_Ch™√l7
 ((
DFSDM_Ch™√l_Ty≥Def
 *Ë
DFSDM2_Ch™√l7_BASE
)

	)

2379 
	#DFSDM2_Fûãr0
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr0_BASE
)

	)

2380 
	#DFSDM2_Fûãr1
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr1_BASE
)

	)

2381 
	#DFSDM2_Fûãr2
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr2_BASE
)

	)

2382 
	#DFSDM2_Fûãr3
 ((
DFSDM_Fûãr_Ty≥Def
 *Ë
DFSDM2_Fûãr3_BASE
)

	)

2385 
	#GPIOA
 ((
GPIO_Ty≥Def
 *Ë
GPIOA_BASE
)

	)

2386 
	#GPIOB
 ((
GPIO_Ty≥Def
 *Ë
GPIOB_BASE
)

	)

2387 
	#GPIOC
 ((
GPIO_Ty≥Def
 *Ë
GPIOC_BASE
)

	)

2388 
	#GPIOD
 ((
GPIO_Ty≥Def
 *Ë
GPIOD_BASE
)

	)

2389 
	#GPIOE
 ((
GPIO_Ty≥Def
 *Ë
GPIOE_BASE
)

	)

2390 
	#GPIOF
 ((
GPIO_Ty≥Def
 *Ë
GPIOF_BASE
)

	)

2391 
	#GPIOG
 ((
GPIO_Ty≥Def
 *Ë
GPIOG_BASE
)

	)

2392 
	#GPIOH
 ((
GPIO_Ty≥Def
 *Ë
GPIOH_BASE
)

	)

2393 
	#GPIOI
 ((
GPIO_Ty≥Def
 *Ë
GPIOI_BASE
)

	)

2394 
	#GPIOJ
 ((
GPIO_Ty≥Def
 *Ë
GPIOJ_BASE
)

	)

2395 
	#GPIOK
 ((
GPIO_Ty≥Def
 *Ë
GPIOK_BASE
)

	)

2396 
	#CRC
 ((
CRC_Ty≥Def
 *Ë
CRC_BASE
)

	)

2397 
	#RCC
 ((
RCC_Ty≥Def
 *Ë
RCC_BASE
)

	)

2398 
	#FLASH
 ((
FLASH_Ty≥Def
 *Ë
FLASH_R_BASE
)

	)

2399 
	#DMA1
 ((
DMA_Ty≥Def
 *Ë
DMA1_BASE
)

	)

2400 
	#DMA1_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm0_BASE
)

	)

2401 
	#DMA1_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm1_BASE
)

	)

2402 
	#DMA1_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm2_BASE
)

	)

2403 
	#DMA1_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm3_BASE
)

	)

2404 
	#DMA1_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm4_BASE
)

	)

2405 
	#DMA1_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm5_BASE
)

	)

2406 
	#DMA1_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm6_BASE
)

	)

2407 
	#DMA1_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA1_Såóm7_BASE
)

	)

2408 
	#DMA2
 ((
DMA_Ty≥Def
 *Ë
DMA2_BASE
)

	)

2409 
	#DMA2_Såóm0
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm0_BASE
)

	)

2410 
	#DMA2_Såóm1
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm1_BASE
)

	)

2411 
	#DMA2_Såóm2
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm2_BASE
)

	)

2412 
	#DMA2_Såóm3
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm3_BASE
)

	)

2413 
	#DMA2_Såóm4
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm4_BASE
)

	)

2414 
	#DMA2_Såóm5
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm5_BASE
)

	)

2415 
	#DMA2_Såóm6
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm6_BASE
)

	)

2416 
	#DMA2_Såóm7
 ((
DMA_Såóm_Ty≥Def
 *Ë
DMA2_Såóm7_BASE
)

	)

2417 
	#ETH
 ((
ETH_Ty≥Def
 *Ë
ETH_BASE
)

	)

2418 
	#DMA2D
 ((
DMA2D_Ty≥Def
 *)
DMA2D_BASE
)

	)

2419 
	#DCMI
 ((
DCMI_Ty≥Def
 *Ë
DCMI_BASE
)

	)

2420 
	#CRYP
 ((
CRYP_Ty≥Def
 *Ë
CRYP_BASE
)

	)

2421 
	#HASH
 ((
HASH_Ty≥Def
 *Ë
HASH_BASE
)

	)

2422 
	#HASH_DIGEST
 ((
HASH_DIGEST_Ty≥Def
 *Ë
HASH_DIGEST_BASE
)

	)

2423 
	#RNG
 ((
RNG_Ty≥Def
 *Ë
RNG_BASE
)

	)

2425 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

2426 
	#FSMC_B™k1
 ((
FSMC_B™k1_Ty≥Def
 *Ë
FSMC_B™k1_R_BASE
)

	)

2427 
	#FSMC_B™k1E
 ((
FSMC_B™k1E_Ty≥Def
 *Ë
FSMC_B™k1E_R_BASE
)

	)

2428 
	#FSMC_B™k2
 ((
FSMC_B™k2_Ty≥Def
 *Ë
FSMC_B™k2_R_BASE
)

	)

2429 
	#FSMC_B™k3
 ((
FSMC_B™k3_Ty≥Def
 *Ë
FSMC_B™k3_R_BASE
)

	)

2430 
	#FSMC_B™k4
 ((
FSMC_B™k4_Ty≥Def
 *Ë
FSMC_B™k4_R_BASE
)

	)

2433 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

2434 
	#FMC_B™k1
 ((
FMC_B™k1_Ty≥Def
 *Ë
FMC_B™k1_R_BASE
)

	)

2435 
	#FMC_B™k1E
 ((
FMC_B™k1E_Ty≥Def
 *Ë
FMC_B™k1E_R_BASE
)

	)

2436 
	#FMC_B™k2
 ((
FMC_B™k2_Ty≥Def
 *Ë
FMC_B™k2_R_BASE
)

	)

2437 
	#FMC_B™k3
 ((
FMC_B™k3_Ty≥Def
 *Ë
FMC_B™k3_R_BASE
)

	)

2438 
	#FMC_B™k4
 ((
FMC_B™k4_Ty≥Def
 *Ë
FMC_B™k4_R_BASE
)

	)

2439 
	#FMC_B™k5_6
 ((
FMC_B™k5_6_Ty≥Def
 *Ë
FMC_B™k5_6_R_BASE
)

	)

2442 
	#DBGMCU
 ((
DBGMCU_Ty≥Def
 *Ë
DBGMCU_BASE
)

	)

2466 
	#ADC_SR_AWD
 ((
uöt8_t
)0x01Ë

	)

2467 
	#ADC_SR_EOC
 ((
uöt8_t
)0x02Ë

	)

2468 
	#ADC_SR_JEOC
 ((
uöt8_t
)0x04Ë

	)

2469 
	#ADC_SR_JSTRT
 ((
uöt8_t
)0x08Ë

	)

2470 
	#ADC_SR_STRT
 ((
uöt8_t
)0x10Ë

	)

2471 
	#ADC_SR_OVR
 ((
uöt8_t
)0x20Ë

	)

2474 
	#ADC_CR1_AWDCH
 ((
uöt32_t
)0x0000001FË

	)

2475 
	#ADC_CR1_AWDCH_0
 ((
uöt32_t
)0x00000001Ë

	)

2476 
	#ADC_CR1_AWDCH_1
 ((
uöt32_t
)0x00000002Ë

	)

2477 
	#ADC_CR1_AWDCH_2
 ((
uöt32_t
)0x00000004Ë

	)

2478 
	#ADC_CR1_AWDCH_3
 ((
uöt32_t
)0x00000008Ë

	)

2479 
	#ADC_CR1_AWDCH_4
 ((
uöt32_t
)0x00000010Ë

	)

2480 
	#ADC_CR1_EOCIE
 ((
uöt32_t
)0x00000020Ë

	)

2481 
	#ADC_CR1_AWDIE
 ((
uöt32_t
)0x00000040Ë

	)

2482 
	#ADC_CR1_JEOCIE
 ((
uöt32_t
)0x00000080Ë

	)

2483 
	#ADC_CR1_SCAN
 ((
uöt32_t
)0x00000100Ë

	)

2484 
	#ADC_CR1_AWDSGL
 ((
uöt32_t
)0x00000200Ë

	)

2485 
	#ADC_CR1_JAUTO
 ((
uöt32_t
)0x00000400Ë

	)

2486 
	#ADC_CR1_DISCEN
 ((
uöt32_t
)0x00000800Ë

	)

2487 
	#ADC_CR1_JDISCEN
 ((
uöt32_t
)0x00001000Ë

	)

2488 
	#ADC_CR1_DISCNUM
 ((
uöt32_t
)0x0000E000Ë

	)

2489 
	#ADC_CR1_DISCNUM_0
 ((
uöt32_t
)0x00002000Ë

	)

2490 
	#ADC_CR1_DISCNUM_1
 ((
uöt32_t
)0x00004000Ë

	)

2491 
	#ADC_CR1_DISCNUM_2
 ((
uöt32_t
)0x00008000Ë

	)

2492 
	#ADC_CR1_JAWDEN
 ((
uöt32_t
)0x00400000Ë

	)

2493 
	#ADC_CR1_AWDEN
 ((
uöt32_t
)0x00800000Ë

	)

2494 
	#ADC_CR1_RES
 ((
uöt32_t
)0x03000000Ë

	)

2495 
	#ADC_CR1_RES_0
 ((
uöt32_t
)0x01000000Ë

	)

2496 
	#ADC_CR1_RES_1
 ((
uöt32_t
)0x02000000Ë

	)

2497 
	#ADC_CR1_OVRIE
 ((
uöt32_t
)0x04000000Ë

	)

2500 
	#ADC_CR2_ADON
 ((
uöt32_t
)0x00000001Ë

	)

2501 
	#ADC_CR2_CONT
 ((
uöt32_t
)0x00000002Ë

	)

2502 
	#ADC_CR2_DMA
 ((
uöt32_t
)0x00000100Ë

	)

2503 
	#ADC_CR2_DDS
 ((
uöt32_t
)0x00000200Ë

	)

2504 
	#ADC_CR2_EOCS
 ((
uöt32_t
)0x00000400Ë

	)

2505 
	#ADC_CR2_ALIGN
 ((
uöt32_t
)0x00000800Ë

	)

2506 
	#ADC_CR2_JEXTSEL
 ((
uöt32_t
)0x000F0000Ë

	)

2507 
	#ADC_CR2_JEXTSEL_0
 ((
uöt32_t
)0x00010000Ë

	)

2508 
	#ADC_CR2_JEXTSEL_1
 ((
uöt32_t
)0x00020000Ë

	)

2509 
	#ADC_CR2_JEXTSEL_2
 ((
uöt32_t
)0x00040000Ë

	)

2510 
	#ADC_CR2_JEXTSEL_3
 ((
uöt32_t
)0x00080000Ë

	)

2511 
	#ADC_CR2_JEXTEN
 ((
uöt32_t
)0x00300000Ë

	)

2512 
	#ADC_CR2_JEXTEN_0
 ((
uöt32_t
)0x00100000Ë

	)

2513 
	#ADC_CR2_JEXTEN_1
 ((
uöt32_t
)0x00200000Ë

	)

2514 
	#ADC_CR2_JSWSTART
 ((
uöt32_t
)0x00400000Ë

	)

2515 
	#ADC_CR2_EXTSEL
 ((
uöt32_t
)0x0F000000Ë

	)

2516 
	#ADC_CR2_EXTSEL_0
 ((
uöt32_t
)0x01000000Ë

	)

2517 
	#ADC_CR2_EXTSEL_1
 ((
uöt32_t
)0x02000000Ë

	)

2518 
	#ADC_CR2_EXTSEL_2
 ((
uöt32_t
)0x04000000Ë

	)

2519 
	#ADC_CR2_EXTSEL_3
 ((
uöt32_t
)0x08000000Ë

	)

2520 
	#ADC_CR2_EXTEN
 ((
uöt32_t
)0x30000000Ë

	)

2521 
	#ADC_CR2_EXTEN_0
 ((
uöt32_t
)0x10000000Ë

	)

2522 
	#ADC_CR2_EXTEN_1
 ((
uöt32_t
)0x20000000Ë

	)

2523 
	#ADC_CR2_SWSTART
 ((
uöt32_t
)0x40000000Ë

	)

2526 
	#ADC_SMPR1_SMP10
 ((
uöt32_t
)0x00000007Ë

	)

2527 
	#ADC_SMPR1_SMP10_0
 ((
uöt32_t
)0x00000001Ë

	)

2528 
	#ADC_SMPR1_SMP10_1
 ((
uöt32_t
)0x00000002Ë

	)

2529 
	#ADC_SMPR1_SMP10_2
 ((
uöt32_t
)0x00000004Ë

	)

2530 
	#ADC_SMPR1_SMP11
 ((
uöt32_t
)0x00000038Ë

	)

2531 
	#ADC_SMPR1_SMP11_0
 ((
uöt32_t
)0x00000008Ë

	)

2532 
	#ADC_SMPR1_SMP11_1
 ((
uöt32_t
)0x00000010Ë

	)

2533 
	#ADC_SMPR1_SMP11_2
 ((
uöt32_t
)0x00000020Ë

	)

2534 
	#ADC_SMPR1_SMP12
 ((
uöt32_t
)0x000001C0Ë

	)

2535 
	#ADC_SMPR1_SMP12_0
 ((
uöt32_t
)0x00000040Ë

	)

2536 
	#ADC_SMPR1_SMP12_1
 ((
uöt32_t
)0x00000080Ë

	)

2537 
	#ADC_SMPR1_SMP12_2
 ((
uöt32_t
)0x00000100Ë

	)

2538 
	#ADC_SMPR1_SMP13
 ((
uöt32_t
)0x00000E00Ë

	)

2539 
	#ADC_SMPR1_SMP13_0
 ((
uöt32_t
)0x00000200Ë

	)

2540 
	#ADC_SMPR1_SMP13_1
 ((
uöt32_t
)0x00000400Ë

	)

2541 
	#ADC_SMPR1_SMP13_2
 ((
uöt32_t
)0x00000800Ë

	)

2542 
	#ADC_SMPR1_SMP14
 ((
uöt32_t
)0x00007000Ë

	)

2543 
	#ADC_SMPR1_SMP14_0
 ((
uöt32_t
)0x00001000Ë

	)

2544 
	#ADC_SMPR1_SMP14_1
 ((
uöt32_t
)0x00002000Ë

	)

2545 
	#ADC_SMPR1_SMP14_2
 ((
uöt32_t
)0x00004000Ë

	)

2546 
	#ADC_SMPR1_SMP15
 ((
uöt32_t
)0x00038000Ë

	)

2547 
	#ADC_SMPR1_SMP15_0
 ((
uöt32_t
)0x00008000Ë

	)

2548 
	#ADC_SMPR1_SMP15_1
 ((
uöt32_t
)0x00010000Ë

	)

2549 
	#ADC_SMPR1_SMP15_2
 ((
uöt32_t
)0x00020000Ë

	)

2550 
	#ADC_SMPR1_SMP16
 ((
uöt32_t
)0x001C0000Ë

	)

2551 
	#ADC_SMPR1_SMP16_0
 ((
uöt32_t
)0x00040000Ë

	)

2552 
	#ADC_SMPR1_SMP16_1
 ((
uöt32_t
)0x00080000Ë

	)

2553 
	#ADC_SMPR1_SMP16_2
 ((
uöt32_t
)0x00100000Ë

	)

2554 
	#ADC_SMPR1_SMP17
 ((
uöt32_t
)0x00E00000Ë

	)

2555 
	#ADC_SMPR1_SMP17_0
 ((
uöt32_t
)0x00200000Ë

	)

2556 
	#ADC_SMPR1_SMP17_1
 ((
uöt32_t
)0x00400000Ë

	)

2557 
	#ADC_SMPR1_SMP17_2
 ((
uöt32_t
)0x00800000Ë

	)

2558 
	#ADC_SMPR1_SMP18
 ((
uöt32_t
)0x07000000Ë

	)

2559 
	#ADC_SMPR1_SMP18_0
 ((
uöt32_t
)0x01000000Ë

	)

2560 
	#ADC_SMPR1_SMP18_1
 ((
uöt32_t
)0x02000000Ë

	)

2561 
	#ADC_SMPR1_SMP18_2
 ((
uöt32_t
)0x04000000Ë

	)

2564 
	#ADC_SMPR2_SMP0
 ((
uöt32_t
)0x00000007Ë

	)

2565 
	#ADC_SMPR2_SMP0_0
 ((
uöt32_t
)0x00000001Ë

	)

2566 
	#ADC_SMPR2_SMP0_1
 ((
uöt32_t
)0x00000002Ë

	)

2567 
	#ADC_SMPR2_SMP0_2
 ((
uöt32_t
)0x00000004Ë

	)

2568 
	#ADC_SMPR2_SMP1
 ((
uöt32_t
)0x00000038Ë

	)

2569 
	#ADC_SMPR2_SMP1_0
 ((
uöt32_t
)0x00000008Ë

	)

2570 
	#ADC_SMPR2_SMP1_1
 ((
uöt32_t
)0x00000010Ë

	)

2571 
	#ADC_SMPR2_SMP1_2
 ((
uöt32_t
)0x00000020Ë

	)

2572 
	#ADC_SMPR2_SMP2
 ((
uöt32_t
)0x000001C0Ë

	)

2573 
	#ADC_SMPR2_SMP2_0
 ((
uöt32_t
)0x00000040Ë

	)

2574 
	#ADC_SMPR2_SMP2_1
 ((
uöt32_t
)0x00000080Ë

	)

2575 
	#ADC_SMPR2_SMP2_2
 ((
uöt32_t
)0x00000100Ë

	)

2576 
	#ADC_SMPR2_SMP3
 ((
uöt32_t
)0x00000E00Ë

	)

2577 
	#ADC_SMPR2_SMP3_0
 ((
uöt32_t
)0x00000200Ë

	)

2578 
	#ADC_SMPR2_SMP3_1
 ((
uöt32_t
)0x00000400Ë

	)

2579 
	#ADC_SMPR2_SMP3_2
 ((
uöt32_t
)0x00000800Ë

	)

2580 
	#ADC_SMPR2_SMP4
 ((
uöt32_t
)0x00007000Ë

	)

2581 
	#ADC_SMPR2_SMP4_0
 ((
uöt32_t
)0x00001000Ë

	)

2582 
	#ADC_SMPR2_SMP4_1
 ((
uöt32_t
)0x00002000Ë

	)

2583 
	#ADC_SMPR2_SMP4_2
 ((
uöt32_t
)0x00004000Ë

	)

2584 
	#ADC_SMPR2_SMP5
 ((
uöt32_t
)0x00038000Ë

	)

2585 
	#ADC_SMPR2_SMP5_0
 ((
uöt32_t
)0x00008000Ë

	)

2586 
	#ADC_SMPR2_SMP5_1
 ((
uöt32_t
)0x00010000Ë

	)

2587 
	#ADC_SMPR2_SMP5_2
 ((
uöt32_t
)0x00020000Ë

	)

2588 
	#ADC_SMPR2_SMP6
 ((
uöt32_t
)0x001C0000Ë

	)

2589 
	#ADC_SMPR2_SMP6_0
 ((
uöt32_t
)0x00040000Ë

	)

2590 
	#ADC_SMPR2_SMP6_1
 ((
uöt32_t
)0x00080000Ë

	)

2591 
	#ADC_SMPR2_SMP6_2
 ((
uöt32_t
)0x00100000Ë

	)

2592 
	#ADC_SMPR2_SMP7
 ((
uöt32_t
)0x00E00000Ë

	)

2593 
	#ADC_SMPR2_SMP7_0
 ((
uöt32_t
)0x00200000Ë

	)

2594 
	#ADC_SMPR2_SMP7_1
 ((
uöt32_t
)0x00400000Ë

	)

2595 
	#ADC_SMPR2_SMP7_2
 ((
uöt32_t
)0x00800000Ë

	)

2596 
	#ADC_SMPR2_SMP8
 ((
uöt32_t
)0x07000000Ë

	)

2597 
	#ADC_SMPR2_SMP8_0
 ((
uöt32_t
)0x01000000Ë

	)

2598 
	#ADC_SMPR2_SMP8_1
 ((
uöt32_t
)0x02000000Ë

	)

2599 
	#ADC_SMPR2_SMP8_2
 ((
uöt32_t
)0x04000000Ë

	)

2600 
	#ADC_SMPR2_SMP9
 ((
uöt32_t
)0x38000000Ë

	)

2601 
	#ADC_SMPR2_SMP9_0
 ((
uöt32_t
)0x08000000Ë

	)

2602 
	#ADC_SMPR2_SMP9_1
 ((
uöt32_t
)0x10000000Ë

	)

2603 
	#ADC_SMPR2_SMP9_2
 ((
uöt32_t
)0x20000000Ë

	)

2606 
	#ADC_JOFR1_JOFFSET1
 ((
uöt16_t
)0x0FFFË

	)

2609 
	#ADC_JOFR2_JOFFSET2
 ((
uöt16_t
)0x0FFFË

	)

2612 
	#ADC_JOFR3_JOFFSET3
 ((
uöt16_t
)0x0FFFË

	)

2615 
	#ADC_JOFR4_JOFFSET4
 ((
uöt16_t
)0x0FFFË

	)

2618 
	#ADC_HTR_HT
 ((
uöt16_t
)0x0FFFË

	)

2621 
	#ADC_LTR_LT
 ((
uöt16_t
)0x0FFFË

	)

2624 
	#ADC_SQR1_SQ13
 ((
uöt32_t
)0x0000001FË

	)

2625 
	#ADC_SQR1_SQ13_0
 ((
uöt32_t
)0x00000001Ë

	)

2626 
	#ADC_SQR1_SQ13_1
 ((
uöt32_t
)0x00000002Ë

	)

2627 
	#ADC_SQR1_SQ13_2
 ((
uöt32_t
)0x00000004Ë

	)

2628 
	#ADC_SQR1_SQ13_3
 ((
uöt32_t
)0x00000008Ë

	)

2629 
	#ADC_SQR1_SQ13_4
 ((
uöt32_t
)0x00000010Ë

	)

2630 
	#ADC_SQR1_SQ14
 ((
uöt32_t
)0x000003E0Ë

	)

2631 
	#ADC_SQR1_SQ14_0
 ((
uöt32_t
)0x00000020Ë

	)

2632 
	#ADC_SQR1_SQ14_1
 ((
uöt32_t
)0x00000040Ë

	)

2633 
	#ADC_SQR1_SQ14_2
 ((
uöt32_t
)0x00000080Ë

	)

2634 
	#ADC_SQR1_SQ14_3
 ((
uöt32_t
)0x00000100Ë

	)

2635 
	#ADC_SQR1_SQ14_4
 ((
uöt32_t
)0x00000200Ë

	)

2636 
	#ADC_SQR1_SQ15
 ((
uöt32_t
)0x00007C00Ë

	)

2637 
	#ADC_SQR1_SQ15_0
 ((
uöt32_t
)0x00000400Ë

	)

2638 
	#ADC_SQR1_SQ15_1
 ((
uöt32_t
)0x00000800Ë

	)

2639 
	#ADC_SQR1_SQ15_2
 ((
uöt32_t
)0x00001000Ë

	)

2640 
	#ADC_SQR1_SQ15_3
 ((
uöt32_t
)0x00002000Ë

	)

2641 
	#ADC_SQR1_SQ15_4
 ((
uöt32_t
)0x00004000Ë

	)

2642 
	#ADC_SQR1_SQ16
 ((
uöt32_t
)0x000F8000Ë

	)

2643 
	#ADC_SQR1_SQ16_0
 ((
uöt32_t
)0x00008000Ë

	)

2644 
	#ADC_SQR1_SQ16_1
 ((
uöt32_t
)0x00010000Ë

	)

2645 
	#ADC_SQR1_SQ16_2
 ((
uöt32_t
)0x00020000Ë

	)

2646 
	#ADC_SQR1_SQ16_3
 ((
uöt32_t
)0x00040000Ë

	)

2647 
	#ADC_SQR1_SQ16_4
 ((
uöt32_t
)0x00080000Ë

	)

2648 
	#ADC_SQR1_L
 ((
uöt32_t
)0x00F00000Ë

	)

2649 
	#ADC_SQR1_L_0
 ((
uöt32_t
)0x00100000Ë

	)

2650 
	#ADC_SQR1_L_1
 ((
uöt32_t
)0x00200000Ë

	)

2651 
	#ADC_SQR1_L_2
 ((
uöt32_t
)0x00400000Ë

	)

2652 
	#ADC_SQR1_L_3
 ((
uöt32_t
)0x00800000Ë

	)

2655 
	#ADC_SQR2_SQ7
 ((
uöt32_t
)0x0000001FË

	)

2656 
	#ADC_SQR2_SQ7_0
 ((
uöt32_t
)0x00000001Ë

	)

2657 
	#ADC_SQR2_SQ7_1
 ((
uöt32_t
)0x00000002Ë

	)

2658 
	#ADC_SQR2_SQ7_2
 ((
uöt32_t
)0x00000004Ë

	)

2659 
	#ADC_SQR2_SQ7_3
 ((
uöt32_t
)0x00000008Ë

	)

2660 
	#ADC_SQR2_SQ7_4
 ((
uöt32_t
)0x00000010Ë

	)

2661 
	#ADC_SQR2_SQ8
 ((
uöt32_t
)0x000003E0Ë

	)

2662 
	#ADC_SQR2_SQ8_0
 ((
uöt32_t
)0x00000020Ë

	)

2663 
	#ADC_SQR2_SQ8_1
 ((
uöt32_t
)0x00000040Ë

	)

2664 
	#ADC_SQR2_SQ8_2
 ((
uöt32_t
)0x00000080Ë

	)

2665 
	#ADC_SQR2_SQ8_3
 ((
uöt32_t
)0x00000100Ë

	)

2666 
	#ADC_SQR2_SQ8_4
 ((
uöt32_t
)0x00000200Ë

	)

2667 
	#ADC_SQR2_SQ9
 ((
uöt32_t
)0x00007C00Ë

	)

2668 
	#ADC_SQR2_SQ9_0
 ((
uöt32_t
)0x00000400Ë

	)

2669 
	#ADC_SQR2_SQ9_1
 ((
uöt32_t
)0x00000800Ë

	)

2670 
	#ADC_SQR2_SQ9_2
 ((
uöt32_t
)0x00001000Ë

	)

2671 
	#ADC_SQR2_SQ9_3
 ((
uöt32_t
)0x00002000Ë

	)

2672 
	#ADC_SQR2_SQ9_4
 ((
uöt32_t
)0x00004000Ë

	)

2673 
	#ADC_SQR2_SQ10
 ((
uöt32_t
)0x000F8000Ë

	)

2674 
	#ADC_SQR2_SQ10_0
 ((
uöt32_t
)0x00008000Ë

	)

2675 
	#ADC_SQR2_SQ10_1
 ((
uöt32_t
)0x00010000Ë

	)

2676 
	#ADC_SQR2_SQ10_2
 ((
uöt32_t
)0x00020000Ë

	)

2677 
	#ADC_SQR2_SQ10_3
 ((
uöt32_t
)0x00040000Ë

	)

2678 
	#ADC_SQR2_SQ10_4
 ((
uöt32_t
)0x00080000Ë

	)

2679 
	#ADC_SQR2_SQ11
 ((
uöt32_t
)0x01F00000Ë

	)

2680 
	#ADC_SQR2_SQ11_0
 ((
uöt32_t
)0x00100000Ë

	)

2681 
	#ADC_SQR2_SQ11_1
 ((
uöt32_t
)0x00200000Ë

	)

2682 
	#ADC_SQR2_SQ11_2
 ((
uöt32_t
)0x00400000Ë

	)

2683 
	#ADC_SQR2_SQ11_3
 ((
uöt32_t
)0x00800000Ë

	)

2684 
	#ADC_SQR2_SQ11_4
 ((
uöt32_t
)0x01000000Ë

	)

2685 
	#ADC_SQR2_SQ12
 ((
uöt32_t
)0x3E000000Ë

	)

2686 
	#ADC_SQR2_SQ12_0
 ((
uöt32_t
)0x02000000Ë

	)

2687 
	#ADC_SQR2_SQ12_1
 ((
uöt32_t
)0x04000000Ë

	)

2688 
	#ADC_SQR2_SQ12_2
 ((
uöt32_t
)0x08000000Ë

	)

2689 
	#ADC_SQR2_SQ12_3
 ((
uöt32_t
)0x10000000Ë

	)

2690 
	#ADC_SQR2_SQ12_4
 ((
uöt32_t
)0x20000000Ë

	)

2693 
	#ADC_SQR3_SQ1
 ((
uöt32_t
)0x0000001FË

	)

2694 
	#ADC_SQR3_SQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

2695 
	#ADC_SQR3_SQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

2696 
	#ADC_SQR3_SQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

2697 
	#ADC_SQR3_SQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

2698 
	#ADC_SQR3_SQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

2699 
	#ADC_SQR3_SQ2
 ((
uöt32_t
)0x000003E0Ë

	)

2700 
	#ADC_SQR3_SQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

2701 
	#ADC_SQR3_SQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

2702 
	#ADC_SQR3_SQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

2703 
	#ADC_SQR3_SQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

2704 
	#ADC_SQR3_SQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

2705 
	#ADC_SQR3_SQ3
 ((
uöt32_t
)0x00007C00Ë

	)

2706 
	#ADC_SQR3_SQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

2707 
	#ADC_SQR3_SQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

2708 
	#ADC_SQR3_SQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

2709 
	#ADC_SQR3_SQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

2710 
	#ADC_SQR3_SQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

2711 
	#ADC_SQR3_SQ4
 ((
uöt32_t
)0x000F8000Ë

	)

2712 
	#ADC_SQR3_SQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

2713 
	#ADC_SQR3_SQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

2714 
	#ADC_SQR3_SQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

2715 
	#ADC_SQR3_SQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

2716 
	#ADC_SQR3_SQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

2717 
	#ADC_SQR3_SQ5
 ((
uöt32_t
)0x01F00000Ë

	)

2718 
	#ADC_SQR3_SQ5_0
 ((
uöt32_t
)0x00100000Ë

	)

2719 
	#ADC_SQR3_SQ5_1
 ((
uöt32_t
)0x00200000Ë

	)

2720 
	#ADC_SQR3_SQ5_2
 ((
uöt32_t
)0x00400000Ë

	)

2721 
	#ADC_SQR3_SQ5_3
 ((
uöt32_t
)0x00800000Ë

	)

2722 
	#ADC_SQR3_SQ5_4
 ((
uöt32_t
)0x01000000Ë

	)

2723 
	#ADC_SQR3_SQ6
 ((
uöt32_t
)0x3E000000Ë

	)

2724 
	#ADC_SQR3_SQ6_0
 ((
uöt32_t
)0x02000000Ë

	)

2725 
	#ADC_SQR3_SQ6_1
 ((
uöt32_t
)0x04000000Ë

	)

2726 
	#ADC_SQR3_SQ6_2
 ((
uöt32_t
)0x08000000Ë

	)

2727 
	#ADC_SQR3_SQ6_3
 ((
uöt32_t
)0x10000000Ë

	)

2728 
	#ADC_SQR3_SQ6_4
 ((
uöt32_t
)0x20000000Ë

	)

2731 
	#ADC_JSQR_JSQ1
 ((
uöt32_t
)0x0000001FË

	)

2732 
	#ADC_JSQR_JSQ1_0
 ((
uöt32_t
)0x00000001Ë

	)

2733 
	#ADC_JSQR_JSQ1_1
 ((
uöt32_t
)0x00000002Ë

	)

2734 
	#ADC_JSQR_JSQ1_2
 ((
uöt32_t
)0x00000004Ë

	)

2735 
	#ADC_JSQR_JSQ1_3
 ((
uöt32_t
)0x00000008Ë

	)

2736 
	#ADC_JSQR_JSQ1_4
 ((
uöt32_t
)0x00000010Ë

	)

2737 
	#ADC_JSQR_JSQ2
 ((
uöt32_t
)0x000003E0Ë

	)

2738 
	#ADC_JSQR_JSQ2_0
 ((
uöt32_t
)0x00000020Ë

	)

2739 
	#ADC_JSQR_JSQ2_1
 ((
uöt32_t
)0x00000040Ë

	)

2740 
	#ADC_JSQR_JSQ2_2
 ((
uöt32_t
)0x00000080Ë

	)

2741 
	#ADC_JSQR_JSQ2_3
 ((
uöt32_t
)0x00000100Ë

	)

2742 
	#ADC_JSQR_JSQ2_4
 ((
uöt32_t
)0x00000200Ë

	)

2743 
	#ADC_JSQR_JSQ3
 ((
uöt32_t
)0x00007C00Ë

	)

2744 
	#ADC_JSQR_JSQ3_0
 ((
uöt32_t
)0x00000400Ë

	)

2745 
	#ADC_JSQR_JSQ3_1
 ((
uöt32_t
)0x00000800Ë

	)

2746 
	#ADC_JSQR_JSQ3_2
 ((
uöt32_t
)0x00001000Ë

	)

2747 
	#ADC_JSQR_JSQ3_3
 ((
uöt32_t
)0x00002000Ë

	)

2748 
	#ADC_JSQR_JSQ3_4
 ((
uöt32_t
)0x00004000Ë

	)

2749 
	#ADC_JSQR_JSQ4
 ((
uöt32_t
)0x000F8000Ë

	)

2750 
	#ADC_JSQR_JSQ4_0
 ((
uöt32_t
)0x00008000Ë

	)

2751 
	#ADC_JSQR_JSQ4_1
 ((
uöt32_t
)0x00010000Ë

	)

2752 
	#ADC_JSQR_JSQ4_2
 ((
uöt32_t
)0x00020000Ë

	)

2753 
	#ADC_JSQR_JSQ4_3
 ((
uöt32_t
)0x00040000Ë

	)

2754 
	#ADC_JSQR_JSQ4_4
 ((
uöt32_t
)0x00080000Ë

	)

2755 
	#ADC_JSQR_JL
 ((
uöt32_t
)0x00300000Ë

	)

2756 
	#ADC_JSQR_JL_0
 ((
uöt32_t
)0x00100000Ë

	)

2757 
	#ADC_JSQR_JL_1
 ((
uöt32_t
)0x00200000Ë

	)

2760 
	#ADC_JDR1_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2763 
	#ADC_JDR2_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2766 
	#ADC_JDR3_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2769 
	#ADC_JDR4_JDATA
 ((
uöt16_t
)0xFFFFË

	)

2772 
	#ADC_DR_DATA
 ((
uöt32_t
)0x0000FFFFË

	)

2773 
	#ADC_DR_ADC2DATA
 ((
uöt32_t
)0xFFFF0000Ë

	)

2776 
	#ADC_CSR_AWD1
 ((
uöt32_t
)0x00000001Ë

	)

2777 
	#ADC_CSR_EOC1
 ((
uöt32_t
)0x00000002Ë

	)

2778 
	#ADC_CSR_JEOC1
 ((
uöt32_t
)0x00000004Ë

	)

2779 
	#ADC_CSR_JSTRT1
 ((
uöt32_t
)0x00000008Ë

	)

2780 
	#ADC_CSR_STRT1
 ((
uöt32_t
)0x00000010Ë

	)

2781 
	#ADC_CSR_OVR1
 ((
uöt32_t
)0x00000020Ë

	)

2782 
	#ADC_CSR_AWD2
 ((
uöt32_t
)0x00000100Ë

	)

2783 
	#ADC_CSR_EOC2
 ((
uöt32_t
)0x00000200Ë

	)

2784 
	#ADC_CSR_JEOC2
 ((
uöt32_t
)0x00000400Ë

	)

2785 
	#ADC_CSR_JSTRT2
 ((
uöt32_t
)0x00000800Ë

	)

2786 
	#ADC_CSR_STRT2
 ((
uöt32_t
)0x00001000Ë

	)

2787 
	#ADC_CSR_OVR2
 ((
uöt32_t
)0x00002000Ë

	)

2788 
	#ADC_CSR_AWD3
 ((
uöt32_t
)0x00010000Ë

	)

2789 
	#ADC_CSR_EOC3
 ((
uöt32_t
)0x00020000Ë

	)

2790 
	#ADC_CSR_JEOC3
 ((
uöt32_t
)0x00040000Ë

	)

2791 
	#ADC_CSR_JSTRT3
 ((
uöt32_t
)0x00080000Ë

	)

2792 
	#ADC_CSR_STRT3
 ((
uöt32_t
)0x00100000Ë

	)

2793 
	#ADC_CSR_OVR3
 ((
uöt32_t
)0x00200000Ë

	)

2796 
	#ADC_CSR_DOVR1
 
ADC_CSR_OVR1


	)

2797 
	#ADC_CSR_DOVR2
 
ADC_CSR_OVR2


	)

2798 
	#ADC_CSR_DOVR3
 
ADC_CSR_OVR3


	)

2801 
	#ADC_CCR_MULTI
 ((
uöt32_t
)0x0000001FË

	)

2802 
	#ADC_CCR_MULTI_0
 ((
uöt32_t
)0x00000001Ë

	)

2803 
	#ADC_CCR_MULTI_1
 ((
uöt32_t
)0x00000002Ë

	)

2804 
	#ADC_CCR_MULTI_2
 ((
uöt32_t
)0x00000004Ë

	)

2805 
	#ADC_CCR_MULTI_3
 ((
uöt32_t
)0x00000008Ë

	)

2806 
	#ADC_CCR_MULTI_4
 ((
uöt32_t
)0x00000010Ë

	)

2807 
	#ADC_CCR_DELAY
 ((
uöt32_t
)0x00000F00Ë

	)

2808 
	#ADC_CCR_DELAY_0
 ((
uöt32_t
)0x00000100Ë

	)

2809 
	#ADC_CCR_DELAY_1
 ((
uöt32_t
)0x00000200Ë

	)

2810 
	#ADC_CCR_DELAY_2
 ((
uöt32_t
)0x00000400Ë

	)

2811 
	#ADC_CCR_DELAY_3
 ((
uöt32_t
)0x00000800Ë

	)

2812 
	#ADC_CCR_DDS
 ((
uöt32_t
)0x00002000Ë

	)

2813 
	#ADC_CCR_DMA
 ((
uöt32_t
)0x0000C000Ë

	)

2814 
	#ADC_CCR_DMA_0
 ((
uöt32_t
)0x00004000Ë

	)

2815 
	#ADC_CCR_DMA_1
 ((
uöt32_t
)0x00008000Ë

	)

2816 
	#ADC_CCR_ADCPRE
 ((
uöt32_t
)0x00030000Ë

	)

2817 
	#ADC_CCR_ADCPRE_0
 ((
uöt32_t
)0x00010000Ë

	)

2818 
	#ADC_CCR_ADCPRE_1
 ((
uöt32_t
)0x00020000Ë

	)

2819 
	#ADC_CCR_VBATE
 ((
uöt32_t
)0x00400000Ë

	)

2820 
	#ADC_CCR_TSVREFE
 ((
uöt32_t
)0x00800000Ë

	)

2823 
	#ADC_CDR_DATA1
 ((
uöt32_t
)0x0000FFFFË

	)

2824 
	#ADC_CDR_DATA2
 ((
uöt32_t
)0xFFFF0000Ë

	)

2833 
	#CAN_MCR_INRQ
 ((
uöt16_t
)0x0001Ë

	)

2834 
	#CAN_MCR_SLEEP
 ((
uöt16_t
)0x0002Ë

	)

2835 
	#CAN_MCR_TXFP
 ((
uöt16_t
)0x0004Ë

	)

2836 
	#CAN_MCR_RFLM
 ((
uöt16_t
)0x0008Ë

	)

2837 
	#CAN_MCR_NART
 ((
uöt16_t
)0x0010Ë

	)

2838 
	#CAN_MCR_AWUM
 ((
uöt16_t
)0x0020Ë

	)

2839 
	#CAN_MCR_ABOM
 ((
uöt16_t
)0x0040Ë

	)

2840 
	#CAN_MCR_TTCM
 ((
uöt16_t
)0x0080Ë

	)

2841 
	#CAN_MCR_RESET
 ((
uöt16_t
)0x8000Ë

	)

2844 
	#CAN_MSR_INAK
 ((
uöt16_t
)0x0001Ë

	)

2845 
	#CAN_MSR_SLAK
 ((
uöt16_t
)0x0002Ë

	)

2846 
	#CAN_MSR_ERRI
 ((
uöt16_t
)0x0004Ë

	)

2847 
	#CAN_MSR_WKUI
 ((
uöt16_t
)0x0008Ë

	)

2848 
	#CAN_MSR_SLAKI
 ((
uöt16_t
)0x0010Ë

	)

2849 
	#CAN_MSR_TXM
 ((
uöt16_t
)0x0100Ë

	)

2850 
	#CAN_MSR_RXM
 ((
uöt16_t
)0x0200Ë

	)

2851 
	#CAN_MSR_SAMP
 ((
uöt16_t
)0x0400Ë

	)

2852 
	#CAN_MSR_RX
 ((
uöt16_t
)0x0800Ë

	)

2855 
	#CAN_TSR_RQCP0
 ((
uöt32_t
)0x00000001Ë

	)

2856 
	#CAN_TSR_TXOK0
 ((
uöt32_t
)0x00000002Ë

	)

2857 
	#CAN_TSR_ALST0
 ((
uöt32_t
)0x00000004Ë

	)

2858 
	#CAN_TSR_TERR0
 ((
uöt32_t
)0x00000008Ë

	)

2859 
	#CAN_TSR_ABRQ0
 ((
uöt32_t
)0x00000080Ë

	)

2860 
	#CAN_TSR_RQCP1
 ((
uöt32_t
)0x00000100Ë

	)

2861 
	#CAN_TSR_TXOK1
 ((
uöt32_t
)0x00000200Ë

	)

2862 
	#CAN_TSR_ALST1
 ((
uöt32_t
)0x00000400Ë

	)

2863 
	#CAN_TSR_TERR1
 ((
uöt32_t
)0x00000800Ë

	)

2864 
	#CAN_TSR_ABRQ1
 ((
uöt32_t
)0x00008000Ë

	)

2865 
	#CAN_TSR_RQCP2
 ((
uöt32_t
)0x00010000Ë

	)

2866 
	#CAN_TSR_TXOK2
 ((
uöt32_t
)0x00020000Ë

	)

2867 
	#CAN_TSR_ALST2
 ((
uöt32_t
)0x00040000Ë

	)

2868 
	#CAN_TSR_TERR2
 ((
uöt32_t
)0x00080000Ë

	)

2869 
	#CAN_TSR_ABRQ2
 ((
uöt32_t
)0x00800000Ë

	)

2870 
	#CAN_TSR_CODE
 ((
uöt32_t
)0x03000000Ë

	)

2872 
	#CAN_TSR_TME
 ((
uöt32_t
)0x1C000000Ë

	)

2873 
	#CAN_TSR_TME0
 ((
uöt32_t
)0x04000000Ë

	)

2874 
	#CAN_TSR_TME1
 ((
uöt32_t
)0x08000000Ë

	)

2875 
	#CAN_TSR_TME2
 ((
uöt32_t
)0x10000000Ë

	)

2877 
	#CAN_TSR_LOW
 ((
uöt32_t
)0xE0000000Ë

	)

2878 
	#CAN_TSR_LOW0
 ((
uöt32_t
)0x20000000Ë

	)

2879 
	#CAN_TSR_LOW1
 ((
uöt32_t
)0x40000000Ë

	)

2880 
	#CAN_TSR_LOW2
 ((
uöt32_t
)0x80000000Ë

	)

2883 
	#CAN_RF0R_FMP0
 ((
uöt8_t
)0x03Ë

	)

2884 
	#CAN_RF0R_FULL0
 ((
uöt8_t
)0x08Ë

	)

2885 
	#CAN_RF0R_FOVR0
 ((
uöt8_t
)0x10Ë

	)

2886 
	#CAN_RF0R_RFOM0
 ((
uöt8_t
)0x20Ë

	)

2889 
	#CAN_RF1R_FMP1
 ((
uöt8_t
)0x03Ë

	)

2890 
	#CAN_RF1R_FULL1
 ((
uöt8_t
)0x08Ë

	)

2891 
	#CAN_RF1R_FOVR1
 ((
uöt8_t
)0x10Ë

	)

2892 
	#CAN_RF1R_RFOM1
 ((
uöt8_t
)0x20Ë

	)

2895 
	#CAN_IER_TMEIE
 ((
uöt32_t
)0x00000001Ë

	)

2896 
	#CAN_IER_FMPIE0
 ((
uöt32_t
)0x00000002Ë

	)

2897 
	#CAN_IER_FFIE0
 ((
uöt32_t
)0x00000004Ë

	)

2898 
	#CAN_IER_FOVIE0
 ((
uöt32_t
)0x00000008Ë

	)

2899 
	#CAN_IER_FMPIE1
 ((
uöt32_t
)0x00000010Ë

	)

2900 
	#CAN_IER_FFIE1
 ((
uöt32_t
)0x00000020Ë

	)

2901 
	#CAN_IER_FOVIE1
 ((
uöt32_t
)0x00000040Ë

	)

2902 
	#CAN_IER_EWGIE
 ((
uöt32_t
)0x00000100Ë

	)

2903 
	#CAN_IER_EPVIE
 ((
uöt32_t
)0x00000200Ë

	)

2904 
	#CAN_IER_BOFIE
 ((
uöt32_t
)0x00000400Ë

	)

2905 
	#CAN_IER_LECIE
 ((
uöt32_t
)0x00000800Ë

	)

2906 
	#CAN_IER_ERRIE
 ((
uöt32_t
)0x00008000Ë

	)

2907 
	#CAN_IER_WKUIE
 ((
uöt32_t
)0x00010000Ë

	)

2908 
	#CAN_IER_SLKIE
 ((
uöt32_t
)0x00020000Ë

	)

2911 
	#CAN_ESR_EWGF
 ((
uöt32_t
)0x00000001Ë

	)

2912 
	#CAN_ESR_EPVF
 ((
uöt32_t
)0x00000002Ë

	)

2913 
	#CAN_ESR_BOFF
 ((
uöt32_t
)0x00000004Ë

	)

2915 
	#CAN_ESR_LEC
 ((
uöt32_t
)0x00000070Ë

	)

2916 
	#CAN_ESR_LEC_0
 ((
uöt32_t
)0x00000010Ë

	)

2917 
	#CAN_ESR_LEC_1
 ((
uöt32_t
)0x00000020Ë

	)

2918 
	#CAN_ESR_LEC_2
 ((
uöt32_t
)0x00000040Ë

	)

2920 
	#CAN_ESR_TEC
 ((
uöt32_t
)0x00FF0000Ë

	)

2921 
	#CAN_ESR_REC
 ((
uöt32_t
)0xFF000000Ë

	)

2924 
	#CAN_BTR_BRP
 ((
uöt32_t
)0x000003FFË

	)

2925 
	#CAN_BTR_TS1
 ((
uöt32_t
)0x000F0000Ë

	)

2926 
	#CAN_BTR_TS2
 ((
uöt32_t
)0x00700000Ë

	)

2927 
	#CAN_BTR_SJW
 ((
uöt32_t
)0x03000000Ë

	)

2928 
	#CAN_BTR_LBKM
 ((
uöt32_t
)0x40000000Ë

	)

2929 
	#CAN_BTR_SILM
 ((
uöt32_t
)0x80000000Ë

	)

2933 
	#CAN_TI0R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2934 
	#CAN_TI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2935 
	#CAN_TI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2936 
	#CAN_TI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2937 
	#CAN_TI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2940 
	#CAN_TDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2941 
	#CAN_TDT0R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2942 
	#CAN_TDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2945 
	#CAN_TDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2946 
	#CAN_TDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2947 
	#CAN_TDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2948 
	#CAN_TDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2951 
	#CAN_TDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2952 
	#CAN_TDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2953 
	#CAN_TDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2954 
	#CAN_TDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2957 
	#CAN_TI1R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2958 
	#CAN_TI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2959 
	#CAN_TI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2960 
	#CAN_TI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2961 
	#CAN_TI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2964 
	#CAN_TDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2965 
	#CAN_TDT1R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2966 
	#CAN_TDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2969 
	#CAN_TDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2970 
	#CAN_TDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2971 
	#CAN_TDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2972 
	#CAN_TDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2975 
	#CAN_TDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

2976 
	#CAN_TDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

2977 
	#CAN_TDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

2978 
	#CAN_TDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

2981 
	#CAN_TI2R_TXRQ
 ((
uöt32_t
)0x00000001Ë

	)

2982 
	#CAN_TI2R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

2983 
	#CAN_TI2R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

2984 
	#CAN_TI2R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

2985 
	#CAN_TI2R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

2988 
	#CAN_TDT2R_DLC
 ((
uöt32_t
)0x0000000FË

	)

2989 
	#CAN_TDT2R_TGT
 ((
uöt32_t
)0x00000100Ë

	)

2990 
	#CAN_TDT2R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

2993 
	#CAN_TDL2R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

2994 
	#CAN_TDL2R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

2995 
	#CAN_TDL2R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

2996 
	#CAN_TDL2R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

2999 
	#CAN_TDH2R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

3000 
	#CAN_TDH2R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

3001 
	#CAN_TDH2R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

3002 
	#CAN_TDH2R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

3005 
	#CAN_RI0R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

3006 
	#CAN_RI0R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

3007 
	#CAN_RI0R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

3008 
	#CAN_RI0R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

3011 
	#CAN_RDT0R_DLC
 ((
uöt32_t
)0x0000000FË

	)

3012 
	#CAN_RDT0R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

3013 
	#CAN_RDT0R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

3016 
	#CAN_RDL0R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

3017 
	#CAN_RDL0R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

3018 
	#CAN_RDL0R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

3019 
	#CAN_RDL0R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

3022 
	#CAN_RDH0R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

3023 
	#CAN_RDH0R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

3024 
	#CAN_RDH0R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

3025 
	#CAN_RDH0R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

3028 
	#CAN_RI1R_RTR
 ((
uöt32_t
)0x00000002Ë

	)

3029 
	#CAN_RI1R_IDE
 ((
uöt32_t
)0x00000004Ë

	)

3030 
	#CAN_RI1R_EXID
 ((
uöt32_t
)0x001FFFF8Ë

	)

3031 
	#CAN_RI1R_STID
 ((
uöt32_t
)0xFFE00000Ë

	)

3034 
	#CAN_RDT1R_DLC
 ((
uöt32_t
)0x0000000FË

	)

3035 
	#CAN_RDT1R_FMI
 ((
uöt32_t
)0x0000FF00Ë

	)

3036 
	#CAN_RDT1R_TIME
 ((
uöt32_t
)0xFFFF0000Ë

	)

3039 
	#CAN_RDL1R_DATA0
 ((
uöt32_t
)0x000000FFË

	)

3040 
	#CAN_RDL1R_DATA1
 ((
uöt32_t
)0x0000FF00Ë

	)

3041 
	#CAN_RDL1R_DATA2
 ((
uöt32_t
)0x00FF0000Ë

	)

3042 
	#CAN_RDL1R_DATA3
 ((
uöt32_t
)0xFF000000Ë

	)

3045 
	#CAN_RDH1R_DATA4
 ((
uöt32_t
)0x000000FFË

	)

3046 
	#CAN_RDH1R_DATA5
 ((
uöt32_t
)0x0000FF00Ë

	)

3047 
	#CAN_RDH1R_DATA6
 ((
uöt32_t
)0x00FF0000Ë

	)

3048 
	#CAN_RDH1R_DATA7
 ((
uöt32_t
)0xFF000000Ë

	)

3052 
	#CAN_FMR_FINIT
 ((
uöt8_t
)0x01Ë

	)

3055 
	#CAN_FM1R_FBM
 ((
uöt16_t
)0x3FFFË

	)

3056 
	#CAN_FM1R_FBM0
 ((
uöt16_t
)0x0001Ë

	)

3057 
	#CAN_FM1R_FBM1
 ((
uöt16_t
)0x0002Ë

	)

3058 
	#CAN_FM1R_FBM2
 ((
uöt16_t
)0x0004Ë

	)

3059 
	#CAN_FM1R_FBM3
 ((
uöt16_t
)0x0008Ë

	)

3060 
	#CAN_FM1R_FBM4
 ((
uöt16_t
)0x0010Ë

	)

3061 
	#CAN_FM1R_FBM5
 ((
uöt16_t
)0x0020Ë

	)

3062 
	#CAN_FM1R_FBM6
 ((
uöt16_t
)0x0040Ë

	)

3063 
	#CAN_FM1R_FBM7
 ((
uöt16_t
)0x0080Ë

	)

3064 
	#CAN_FM1R_FBM8
 ((
uöt16_t
)0x0100Ë

	)

3065 
	#CAN_FM1R_FBM9
 ((
uöt16_t
)0x0200Ë

	)

3066 
	#CAN_FM1R_FBM10
 ((
uöt16_t
)0x0400Ë

	)

3067 
	#CAN_FM1R_FBM11
 ((
uöt16_t
)0x0800Ë

	)

3068 
	#CAN_FM1R_FBM12
 ((
uöt16_t
)0x1000Ë

	)

3069 
	#CAN_FM1R_FBM13
 ((
uöt16_t
)0x2000Ë

	)

3072 
	#CAN_FS1R_FSC
 ((
uöt16_t
)0x3FFFË

	)

3073 
	#CAN_FS1R_FSC0
 ((
uöt16_t
)0x0001Ë

	)

3074 
	#CAN_FS1R_FSC1
 ((
uöt16_t
)0x0002Ë

	)

3075 
	#CAN_FS1R_FSC2
 ((
uöt16_t
)0x0004Ë

	)

3076 
	#CAN_FS1R_FSC3
 ((
uöt16_t
)0x0008Ë

	)

3077 
	#CAN_FS1R_FSC4
 ((
uöt16_t
)0x0010Ë

	)

3078 
	#CAN_FS1R_FSC5
 ((
uöt16_t
)0x0020Ë

	)

3079 
	#CAN_FS1R_FSC6
 ((
uöt16_t
)0x0040Ë

	)

3080 
	#CAN_FS1R_FSC7
 ((
uöt16_t
)0x0080Ë

	)

3081 
	#CAN_FS1R_FSC8
 ((
uöt16_t
)0x0100Ë

	)

3082 
	#CAN_FS1R_FSC9
 ((
uöt16_t
)0x0200Ë

	)

3083 
	#CAN_FS1R_FSC10
 ((
uöt16_t
)0x0400Ë

	)

3084 
	#CAN_FS1R_FSC11
 ((
uöt16_t
)0x0800Ë

	)

3085 
	#CAN_FS1R_FSC12
 ((
uöt16_t
)0x1000Ë

	)

3086 
	#CAN_FS1R_FSC13
 ((
uöt16_t
)0x2000Ë

	)

3089 
	#CAN_FFA1R_FFA
 ((
uöt16_t
)0x3FFFË

	)

3090 
	#CAN_FFA1R_FFA0
 ((
uöt16_t
)0x0001Ë

	)

3091 
	#CAN_FFA1R_FFA1
 ((
uöt16_t
)0x0002Ë

	)

3092 
	#CAN_FFA1R_FFA2
 ((
uöt16_t
)0x0004Ë

	)

3093 
	#CAN_FFA1R_FFA3
 ((
uöt16_t
)0x0008Ë

	)

3094 
	#CAN_FFA1R_FFA4
 ((
uöt16_t
)0x0010Ë

	)

3095 
	#CAN_FFA1R_FFA5
 ((
uöt16_t
)0x0020Ë

	)

3096 
	#CAN_FFA1R_FFA6
 ((
uöt16_t
)0x0040Ë

	)

3097 
	#CAN_FFA1R_FFA7
 ((
uöt16_t
)0x0080Ë

	)

3098 
	#CAN_FFA1R_FFA8
 ((
uöt16_t
)0x0100Ë

	)

3099 
	#CAN_FFA1R_FFA9
 ((
uöt16_t
)0x0200Ë

	)

3100 
	#CAN_FFA1R_FFA10
 ((
uöt16_t
)0x0400Ë

	)

3101 
	#CAN_FFA1R_FFA11
 ((
uöt16_t
)0x0800Ë

	)

3102 
	#CAN_FFA1R_FFA12
 ((
uöt16_t
)0x1000Ë

	)

3103 
	#CAN_FFA1R_FFA13
 ((
uöt16_t
)0x2000Ë

	)

3106 
	#CAN_FA1R_FACT
 ((
uöt16_t
)0x3FFFË

	)

3107 
	#CAN_FA1R_FACT0
 ((
uöt16_t
)0x0001Ë

	)

3108 
	#CAN_FA1R_FACT1
 ((
uöt16_t
)0x0002Ë

	)

3109 
	#CAN_FA1R_FACT2
 ((
uöt16_t
)0x0004Ë

	)

3110 
	#CAN_FA1R_FACT3
 ((
uöt16_t
)0x0008Ë

	)

3111 
	#CAN_FA1R_FACT4
 ((
uöt16_t
)0x0010Ë

	)

3112 
	#CAN_FA1R_FACT5
 ((
uöt16_t
)0x0020Ë

	)

3113 
	#CAN_FA1R_FACT6
 ((
uöt16_t
)0x0040Ë

	)

3114 
	#CAN_FA1R_FACT7
 ((
uöt16_t
)0x0080Ë

	)

3115 
	#CAN_FA1R_FACT8
 ((
uöt16_t
)0x0100Ë

	)

3116 
	#CAN_FA1R_FACT9
 ((
uöt16_t
)0x0200Ë

	)

3117 
	#CAN_FA1R_FACT10
 ((
uöt16_t
)0x0400Ë

	)

3118 
	#CAN_FA1R_FACT11
 ((
uöt16_t
)0x0800Ë

	)

3119 
	#CAN_FA1R_FACT12
 ((
uöt16_t
)0x1000Ë

	)

3120 
	#CAN_FA1R_FACT13
 ((
uöt16_t
)0x2000Ë

	)

3123 
	#CAN_F0R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3124 
	#CAN_F0R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3125 
	#CAN_F0R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3126 
	#CAN_F0R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3127 
	#CAN_F0R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3128 
	#CAN_F0R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3129 
	#CAN_F0R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3130 
	#CAN_F0R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3131 
	#CAN_F0R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3132 
	#CAN_F0R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3133 
	#CAN_F0R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3134 
	#CAN_F0R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3135 
	#CAN_F0R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3136 
	#CAN_F0R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3137 
	#CAN_F0R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3138 
	#CAN_F0R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3139 
	#CAN_F0R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3140 
	#CAN_F0R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3141 
	#CAN_F0R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3142 
	#CAN_F0R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3143 
	#CAN_F0R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3144 
	#CAN_F0R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3145 
	#CAN_F0R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3146 
	#CAN_F0R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3147 
	#CAN_F0R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3148 
	#CAN_F0R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3149 
	#CAN_F0R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3150 
	#CAN_F0R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3151 
	#CAN_F0R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3152 
	#CAN_F0R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3153 
	#CAN_F0R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3154 
	#CAN_F0R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3157 
	#CAN_F1R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3158 
	#CAN_F1R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3159 
	#CAN_F1R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3160 
	#CAN_F1R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3161 
	#CAN_F1R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3162 
	#CAN_F1R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3163 
	#CAN_F1R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3164 
	#CAN_F1R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3165 
	#CAN_F1R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3166 
	#CAN_F1R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3167 
	#CAN_F1R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3168 
	#CAN_F1R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3169 
	#CAN_F1R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3170 
	#CAN_F1R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3171 
	#CAN_F1R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3172 
	#CAN_F1R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3173 
	#CAN_F1R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3174 
	#CAN_F1R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3175 
	#CAN_F1R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3176 
	#CAN_F1R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3177 
	#CAN_F1R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3178 
	#CAN_F1R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3179 
	#CAN_F1R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3180 
	#CAN_F1R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3181 
	#CAN_F1R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3182 
	#CAN_F1R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3183 
	#CAN_F1R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3184 
	#CAN_F1R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3185 
	#CAN_F1R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3186 
	#CAN_F1R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3187 
	#CAN_F1R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3188 
	#CAN_F1R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3191 
	#CAN_F2R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3192 
	#CAN_F2R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3193 
	#CAN_F2R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3194 
	#CAN_F2R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3195 
	#CAN_F2R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3196 
	#CAN_F2R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3197 
	#CAN_F2R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3198 
	#CAN_F2R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3199 
	#CAN_F2R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3200 
	#CAN_F2R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3201 
	#CAN_F2R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3202 
	#CAN_F2R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3203 
	#CAN_F2R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3204 
	#CAN_F2R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3205 
	#CAN_F2R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3206 
	#CAN_F2R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3207 
	#CAN_F2R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3208 
	#CAN_F2R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3209 
	#CAN_F2R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3210 
	#CAN_F2R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3211 
	#CAN_F2R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3212 
	#CAN_F2R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3213 
	#CAN_F2R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3214 
	#CAN_F2R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3215 
	#CAN_F2R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3216 
	#CAN_F2R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3217 
	#CAN_F2R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3218 
	#CAN_F2R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3219 
	#CAN_F2R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3220 
	#CAN_F2R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3221 
	#CAN_F2R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3222 
	#CAN_F2R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3225 
	#CAN_F3R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3226 
	#CAN_F3R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3227 
	#CAN_F3R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3228 
	#CAN_F3R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3229 
	#CAN_F3R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3230 
	#CAN_F3R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3231 
	#CAN_F3R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3232 
	#CAN_F3R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3233 
	#CAN_F3R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3234 
	#CAN_F3R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3235 
	#CAN_F3R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3236 
	#CAN_F3R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3237 
	#CAN_F3R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3238 
	#CAN_F3R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3239 
	#CAN_F3R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3240 
	#CAN_F3R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3241 
	#CAN_F3R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3242 
	#CAN_F3R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3243 
	#CAN_F3R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3244 
	#CAN_F3R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3245 
	#CAN_F3R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3246 
	#CAN_F3R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3247 
	#CAN_F3R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3248 
	#CAN_F3R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3249 
	#CAN_F3R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3250 
	#CAN_F3R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3251 
	#CAN_F3R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3252 
	#CAN_F3R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3253 
	#CAN_F3R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3254 
	#CAN_F3R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3255 
	#CAN_F3R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3256 
	#CAN_F3R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3259 
	#CAN_F4R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3260 
	#CAN_F4R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3261 
	#CAN_F4R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3262 
	#CAN_F4R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3263 
	#CAN_F4R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3264 
	#CAN_F4R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3265 
	#CAN_F4R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3266 
	#CAN_F4R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3267 
	#CAN_F4R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3268 
	#CAN_F4R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3269 
	#CAN_F4R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3270 
	#CAN_F4R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3271 
	#CAN_F4R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3272 
	#CAN_F4R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3273 
	#CAN_F4R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3274 
	#CAN_F4R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3275 
	#CAN_F4R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3276 
	#CAN_F4R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3277 
	#CAN_F4R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3278 
	#CAN_F4R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3279 
	#CAN_F4R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3280 
	#CAN_F4R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3281 
	#CAN_F4R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3282 
	#CAN_F4R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3283 
	#CAN_F4R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3284 
	#CAN_F4R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3285 
	#CAN_F4R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3286 
	#CAN_F4R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3287 
	#CAN_F4R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3288 
	#CAN_F4R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3289 
	#CAN_F4R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3290 
	#CAN_F4R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3293 
	#CAN_F5R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3294 
	#CAN_F5R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3295 
	#CAN_F5R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3296 
	#CAN_F5R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3297 
	#CAN_F5R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3298 
	#CAN_F5R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3299 
	#CAN_F5R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3300 
	#CAN_F5R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3301 
	#CAN_F5R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3302 
	#CAN_F5R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3303 
	#CAN_F5R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3304 
	#CAN_F5R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3305 
	#CAN_F5R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3306 
	#CAN_F5R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3307 
	#CAN_F5R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3308 
	#CAN_F5R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3309 
	#CAN_F5R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3310 
	#CAN_F5R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3311 
	#CAN_F5R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3312 
	#CAN_F5R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3313 
	#CAN_F5R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3314 
	#CAN_F5R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3315 
	#CAN_F5R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3316 
	#CAN_F5R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3317 
	#CAN_F5R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3318 
	#CAN_F5R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3319 
	#CAN_F5R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3320 
	#CAN_F5R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3321 
	#CAN_F5R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3322 
	#CAN_F5R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3323 
	#CAN_F5R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3324 
	#CAN_F5R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3327 
	#CAN_F6R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3328 
	#CAN_F6R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3329 
	#CAN_F6R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3330 
	#CAN_F6R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3331 
	#CAN_F6R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3332 
	#CAN_F6R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3333 
	#CAN_F6R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3334 
	#CAN_F6R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3335 
	#CAN_F6R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3336 
	#CAN_F6R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3337 
	#CAN_F6R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3338 
	#CAN_F6R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3339 
	#CAN_F6R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3340 
	#CAN_F6R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3341 
	#CAN_F6R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3342 
	#CAN_F6R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3343 
	#CAN_F6R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3344 
	#CAN_F6R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3345 
	#CAN_F6R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3346 
	#CAN_F6R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3347 
	#CAN_F6R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3348 
	#CAN_F6R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3349 
	#CAN_F6R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3350 
	#CAN_F6R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3351 
	#CAN_F6R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3352 
	#CAN_F6R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3353 
	#CAN_F6R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3354 
	#CAN_F6R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3355 
	#CAN_F6R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3356 
	#CAN_F6R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3357 
	#CAN_F6R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3358 
	#CAN_F6R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3361 
	#CAN_F7R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3362 
	#CAN_F7R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3363 
	#CAN_F7R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3364 
	#CAN_F7R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3365 
	#CAN_F7R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3366 
	#CAN_F7R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3367 
	#CAN_F7R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3368 
	#CAN_F7R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3369 
	#CAN_F7R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3370 
	#CAN_F7R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3371 
	#CAN_F7R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3372 
	#CAN_F7R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3373 
	#CAN_F7R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3374 
	#CAN_F7R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3375 
	#CAN_F7R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3376 
	#CAN_F7R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3377 
	#CAN_F7R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3378 
	#CAN_F7R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3379 
	#CAN_F7R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3380 
	#CAN_F7R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3381 
	#CAN_F7R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3382 
	#CAN_F7R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3383 
	#CAN_F7R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3384 
	#CAN_F7R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3385 
	#CAN_F7R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3386 
	#CAN_F7R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3387 
	#CAN_F7R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3388 
	#CAN_F7R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3389 
	#CAN_F7R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3390 
	#CAN_F7R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3391 
	#CAN_F7R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3392 
	#CAN_F7R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3395 
	#CAN_F8R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3396 
	#CAN_F8R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3397 
	#CAN_F8R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3398 
	#CAN_F8R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3399 
	#CAN_F8R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3400 
	#CAN_F8R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3401 
	#CAN_F8R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3402 
	#CAN_F8R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3403 
	#CAN_F8R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3404 
	#CAN_F8R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3405 
	#CAN_F8R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3406 
	#CAN_F8R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3407 
	#CAN_F8R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3408 
	#CAN_F8R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3409 
	#CAN_F8R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3410 
	#CAN_F8R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3411 
	#CAN_F8R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3412 
	#CAN_F8R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3413 
	#CAN_F8R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3414 
	#CAN_F8R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3415 
	#CAN_F8R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3416 
	#CAN_F8R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3417 
	#CAN_F8R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3418 
	#CAN_F8R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3419 
	#CAN_F8R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3420 
	#CAN_F8R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3421 
	#CAN_F8R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3422 
	#CAN_F8R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3423 
	#CAN_F8R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3424 
	#CAN_F8R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3425 
	#CAN_F8R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3426 
	#CAN_F8R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3429 
	#CAN_F9R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3430 
	#CAN_F9R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3431 
	#CAN_F9R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3432 
	#CAN_F9R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3433 
	#CAN_F9R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3434 
	#CAN_F9R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3435 
	#CAN_F9R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3436 
	#CAN_F9R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3437 
	#CAN_F9R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3438 
	#CAN_F9R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3439 
	#CAN_F9R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3440 
	#CAN_F9R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3441 
	#CAN_F9R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3442 
	#CAN_F9R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3443 
	#CAN_F9R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3444 
	#CAN_F9R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3445 
	#CAN_F9R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3446 
	#CAN_F9R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3447 
	#CAN_F9R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3448 
	#CAN_F9R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3449 
	#CAN_F9R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3450 
	#CAN_F9R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3451 
	#CAN_F9R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3452 
	#CAN_F9R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3453 
	#CAN_F9R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3454 
	#CAN_F9R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3455 
	#CAN_F9R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3456 
	#CAN_F9R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3457 
	#CAN_F9R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3458 
	#CAN_F9R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3459 
	#CAN_F9R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3460 
	#CAN_F9R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3463 
	#CAN_F10R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3464 
	#CAN_F10R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3465 
	#CAN_F10R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3466 
	#CAN_F10R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3467 
	#CAN_F10R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3468 
	#CAN_F10R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3469 
	#CAN_F10R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3470 
	#CAN_F10R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3471 
	#CAN_F10R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3472 
	#CAN_F10R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3473 
	#CAN_F10R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3474 
	#CAN_F10R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3475 
	#CAN_F10R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3476 
	#CAN_F10R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3477 
	#CAN_F10R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3478 
	#CAN_F10R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3479 
	#CAN_F10R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3480 
	#CAN_F10R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3481 
	#CAN_F10R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3482 
	#CAN_F10R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3483 
	#CAN_F10R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3484 
	#CAN_F10R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3485 
	#CAN_F10R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3486 
	#CAN_F10R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3487 
	#CAN_F10R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3488 
	#CAN_F10R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3489 
	#CAN_F10R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3490 
	#CAN_F10R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3491 
	#CAN_F10R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3492 
	#CAN_F10R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3493 
	#CAN_F10R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3494 
	#CAN_F10R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3497 
	#CAN_F11R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3498 
	#CAN_F11R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3499 
	#CAN_F11R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3500 
	#CAN_F11R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3501 
	#CAN_F11R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3502 
	#CAN_F11R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3503 
	#CAN_F11R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3504 
	#CAN_F11R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3505 
	#CAN_F11R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3506 
	#CAN_F11R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3507 
	#CAN_F11R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3508 
	#CAN_F11R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3509 
	#CAN_F11R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3510 
	#CAN_F11R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3511 
	#CAN_F11R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3512 
	#CAN_F11R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3513 
	#CAN_F11R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3514 
	#CAN_F11R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3515 
	#CAN_F11R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3516 
	#CAN_F11R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3517 
	#CAN_F11R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3518 
	#CAN_F11R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3519 
	#CAN_F11R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3520 
	#CAN_F11R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3521 
	#CAN_F11R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3522 
	#CAN_F11R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3523 
	#CAN_F11R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3524 
	#CAN_F11R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3525 
	#CAN_F11R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3526 
	#CAN_F11R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3527 
	#CAN_F11R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3528 
	#CAN_F11R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3531 
	#CAN_F12R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3532 
	#CAN_F12R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3533 
	#CAN_F12R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3534 
	#CAN_F12R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3535 
	#CAN_F12R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3536 
	#CAN_F12R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3537 
	#CAN_F12R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3538 
	#CAN_F12R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3539 
	#CAN_F12R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3540 
	#CAN_F12R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3541 
	#CAN_F12R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3542 
	#CAN_F12R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3543 
	#CAN_F12R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3544 
	#CAN_F12R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3545 
	#CAN_F12R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3546 
	#CAN_F12R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3547 
	#CAN_F12R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3548 
	#CAN_F12R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3549 
	#CAN_F12R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3550 
	#CAN_F12R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3551 
	#CAN_F12R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3552 
	#CAN_F12R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3553 
	#CAN_F12R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3554 
	#CAN_F12R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3555 
	#CAN_F12R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3556 
	#CAN_F12R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3557 
	#CAN_F12R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3558 
	#CAN_F12R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3559 
	#CAN_F12R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3560 
	#CAN_F12R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3561 
	#CAN_F12R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3562 
	#CAN_F12R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3565 
	#CAN_F13R1_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3566 
	#CAN_F13R1_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3567 
	#CAN_F13R1_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3568 
	#CAN_F13R1_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3569 
	#CAN_F13R1_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3570 
	#CAN_F13R1_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3571 
	#CAN_F13R1_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3572 
	#CAN_F13R1_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3573 
	#CAN_F13R1_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3574 
	#CAN_F13R1_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3575 
	#CAN_F13R1_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3576 
	#CAN_F13R1_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3577 
	#CAN_F13R1_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3578 
	#CAN_F13R1_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3579 
	#CAN_F13R1_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3580 
	#CAN_F13R1_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3581 
	#CAN_F13R1_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3582 
	#CAN_F13R1_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3583 
	#CAN_F13R1_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3584 
	#CAN_F13R1_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3585 
	#CAN_F13R1_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3586 
	#CAN_F13R1_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3587 
	#CAN_F13R1_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3588 
	#CAN_F13R1_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3589 
	#CAN_F13R1_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3590 
	#CAN_F13R1_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3591 
	#CAN_F13R1_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3592 
	#CAN_F13R1_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3593 
	#CAN_F13R1_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3594 
	#CAN_F13R1_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3595 
	#CAN_F13R1_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3596 
	#CAN_F13R1_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3599 
	#CAN_F0R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3600 
	#CAN_F0R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3601 
	#CAN_F0R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3602 
	#CAN_F0R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3603 
	#CAN_F0R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3604 
	#CAN_F0R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3605 
	#CAN_F0R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3606 
	#CAN_F0R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3607 
	#CAN_F0R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3608 
	#CAN_F0R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3609 
	#CAN_F0R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3610 
	#CAN_F0R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3611 
	#CAN_F0R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3612 
	#CAN_F0R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3613 
	#CAN_F0R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3614 
	#CAN_F0R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3615 
	#CAN_F0R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3616 
	#CAN_F0R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3617 
	#CAN_F0R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3618 
	#CAN_F0R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3619 
	#CAN_F0R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3620 
	#CAN_F0R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3621 
	#CAN_F0R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3622 
	#CAN_F0R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3623 
	#CAN_F0R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3624 
	#CAN_F0R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3625 
	#CAN_F0R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3626 
	#CAN_F0R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3627 
	#CAN_F0R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3628 
	#CAN_F0R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3629 
	#CAN_F0R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3630 
	#CAN_F0R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3633 
	#CAN_F1R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3634 
	#CAN_F1R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3635 
	#CAN_F1R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3636 
	#CAN_F1R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3637 
	#CAN_F1R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3638 
	#CAN_F1R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3639 
	#CAN_F1R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3640 
	#CAN_F1R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3641 
	#CAN_F1R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3642 
	#CAN_F1R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3643 
	#CAN_F1R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3644 
	#CAN_F1R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3645 
	#CAN_F1R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3646 
	#CAN_F1R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3647 
	#CAN_F1R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3648 
	#CAN_F1R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3649 
	#CAN_F1R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3650 
	#CAN_F1R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3651 
	#CAN_F1R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3652 
	#CAN_F1R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3653 
	#CAN_F1R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3654 
	#CAN_F1R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3655 
	#CAN_F1R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3656 
	#CAN_F1R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3657 
	#CAN_F1R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3658 
	#CAN_F1R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3659 
	#CAN_F1R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3660 
	#CAN_F1R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3661 
	#CAN_F1R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3662 
	#CAN_F1R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3663 
	#CAN_F1R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3664 
	#CAN_F1R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3667 
	#CAN_F2R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3668 
	#CAN_F2R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3669 
	#CAN_F2R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3670 
	#CAN_F2R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3671 
	#CAN_F2R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3672 
	#CAN_F2R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3673 
	#CAN_F2R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3674 
	#CAN_F2R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3675 
	#CAN_F2R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3676 
	#CAN_F2R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3677 
	#CAN_F2R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3678 
	#CAN_F2R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3679 
	#CAN_F2R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3680 
	#CAN_F2R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3681 
	#CAN_F2R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3682 
	#CAN_F2R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3683 
	#CAN_F2R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3684 
	#CAN_F2R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3685 
	#CAN_F2R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3686 
	#CAN_F2R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3687 
	#CAN_F2R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3688 
	#CAN_F2R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3689 
	#CAN_F2R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3690 
	#CAN_F2R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3691 
	#CAN_F2R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3692 
	#CAN_F2R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3693 
	#CAN_F2R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3694 
	#CAN_F2R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3695 
	#CAN_F2R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3696 
	#CAN_F2R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3697 
	#CAN_F2R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3698 
	#CAN_F2R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3701 
	#CAN_F3R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3702 
	#CAN_F3R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3703 
	#CAN_F3R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3704 
	#CAN_F3R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3705 
	#CAN_F3R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3706 
	#CAN_F3R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3707 
	#CAN_F3R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3708 
	#CAN_F3R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3709 
	#CAN_F3R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3710 
	#CAN_F3R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3711 
	#CAN_F3R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3712 
	#CAN_F3R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3713 
	#CAN_F3R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3714 
	#CAN_F3R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3715 
	#CAN_F3R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3716 
	#CAN_F3R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3717 
	#CAN_F3R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3718 
	#CAN_F3R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3719 
	#CAN_F3R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3720 
	#CAN_F3R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3721 
	#CAN_F3R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3722 
	#CAN_F3R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3723 
	#CAN_F3R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3724 
	#CAN_F3R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3725 
	#CAN_F3R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3726 
	#CAN_F3R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3727 
	#CAN_F3R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3728 
	#CAN_F3R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3729 
	#CAN_F3R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3730 
	#CAN_F3R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3731 
	#CAN_F3R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3732 
	#CAN_F3R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3735 
	#CAN_F4R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3736 
	#CAN_F4R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3737 
	#CAN_F4R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3738 
	#CAN_F4R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3739 
	#CAN_F4R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3740 
	#CAN_F4R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3741 
	#CAN_F4R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3742 
	#CAN_F4R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3743 
	#CAN_F4R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3744 
	#CAN_F4R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3745 
	#CAN_F4R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3746 
	#CAN_F4R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3747 
	#CAN_F4R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3748 
	#CAN_F4R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3749 
	#CAN_F4R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3750 
	#CAN_F4R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3751 
	#CAN_F4R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3752 
	#CAN_F4R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3753 
	#CAN_F4R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3754 
	#CAN_F4R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3755 
	#CAN_F4R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3756 
	#CAN_F4R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3757 
	#CAN_F4R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3758 
	#CAN_F4R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3759 
	#CAN_F4R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3760 
	#CAN_F4R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3761 
	#CAN_F4R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3762 
	#CAN_F4R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3763 
	#CAN_F4R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3764 
	#CAN_F4R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3765 
	#CAN_F4R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3766 
	#CAN_F4R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3769 
	#CAN_F5R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3770 
	#CAN_F5R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3771 
	#CAN_F5R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3772 
	#CAN_F5R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3773 
	#CAN_F5R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3774 
	#CAN_F5R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3775 
	#CAN_F5R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3776 
	#CAN_F5R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3777 
	#CAN_F5R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3778 
	#CAN_F5R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3779 
	#CAN_F5R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3780 
	#CAN_F5R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3781 
	#CAN_F5R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3782 
	#CAN_F5R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3783 
	#CAN_F5R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3784 
	#CAN_F5R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3785 
	#CAN_F5R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3786 
	#CAN_F5R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3787 
	#CAN_F5R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3788 
	#CAN_F5R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3789 
	#CAN_F5R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3790 
	#CAN_F5R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3791 
	#CAN_F5R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3792 
	#CAN_F5R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3793 
	#CAN_F5R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3794 
	#CAN_F5R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3795 
	#CAN_F5R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3796 
	#CAN_F5R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3797 
	#CAN_F5R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3798 
	#CAN_F5R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3799 
	#CAN_F5R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3800 
	#CAN_F5R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3803 
	#CAN_F6R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3804 
	#CAN_F6R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3805 
	#CAN_F6R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3806 
	#CAN_F6R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3807 
	#CAN_F6R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3808 
	#CAN_F6R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3809 
	#CAN_F6R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3810 
	#CAN_F6R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3811 
	#CAN_F6R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3812 
	#CAN_F6R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3813 
	#CAN_F6R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3814 
	#CAN_F6R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3815 
	#CAN_F6R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3816 
	#CAN_F6R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3817 
	#CAN_F6R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3818 
	#CAN_F6R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3819 
	#CAN_F6R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3820 
	#CAN_F6R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3821 
	#CAN_F6R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3822 
	#CAN_F6R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3823 
	#CAN_F6R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3824 
	#CAN_F6R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3825 
	#CAN_F6R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3826 
	#CAN_F6R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3827 
	#CAN_F6R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3828 
	#CAN_F6R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3829 
	#CAN_F6R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3830 
	#CAN_F6R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3831 
	#CAN_F6R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3832 
	#CAN_F6R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3833 
	#CAN_F6R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3834 
	#CAN_F6R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3837 
	#CAN_F7R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3838 
	#CAN_F7R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3839 
	#CAN_F7R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3840 
	#CAN_F7R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3841 
	#CAN_F7R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3842 
	#CAN_F7R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3843 
	#CAN_F7R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3844 
	#CAN_F7R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3845 
	#CAN_F7R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3846 
	#CAN_F7R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3847 
	#CAN_F7R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3848 
	#CAN_F7R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3849 
	#CAN_F7R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3850 
	#CAN_F7R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3851 
	#CAN_F7R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3852 
	#CAN_F7R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3853 
	#CAN_F7R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3854 
	#CAN_F7R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3855 
	#CAN_F7R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3856 
	#CAN_F7R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3857 
	#CAN_F7R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3858 
	#CAN_F7R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3859 
	#CAN_F7R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3860 
	#CAN_F7R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3861 
	#CAN_F7R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3862 
	#CAN_F7R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3863 
	#CAN_F7R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3864 
	#CAN_F7R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3865 
	#CAN_F7R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3866 
	#CAN_F7R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3867 
	#CAN_F7R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3868 
	#CAN_F7R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3871 
	#CAN_F8R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3872 
	#CAN_F8R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3873 
	#CAN_F8R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3874 
	#CAN_F8R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3875 
	#CAN_F8R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3876 
	#CAN_F8R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3877 
	#CAN_F8R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3878 
	#CAN_F8R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3879 
	#CAN_F8R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3880 
	#CAN_F8R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3881 
	#CAN_F8R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3882 
	#CAN_F8R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3883 
	#CAN_F8R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3884 
	#CAN_F8R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3885 
	#CAN_F8R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3886 
	#CAN_F8R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3887 
	#CAN_F8R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3888 
	#CAN_F8R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3889 
	#CAN_F8R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3890 
	#CAN_F8R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3891 
	#CAN_F8R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3892 
	#CAN_F8R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3893 
	#CAN_F8R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3894 
	#CAN_F8R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3895 
	#CAN_F8R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3896 
	#CAN_F8R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3897 
	#CAN_F8R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3898 
	#CAN_F8R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3899 
	#CAN_F8R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3900 
	#CAN_F8R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3901 
	#CAN_F8R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3902 
	#CAN_F8R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3905 
	#CAN_F9R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3906 
	#CAN_F9R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3907 
	#CAN_F9R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3908 
	#CAN_F9R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3909 
	#CAN_F9R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3910 
	#CAN_F9R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3911 
	#CAN_F9R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3912 
	#CAN_F9R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3913 
	#CAN_F9R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3914 
	#CAN_F9R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3915 
	#CAN_F9R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3916 
	#CAN_F9R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3917 
	#CAN_F9R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3918 
	#CAN_F9R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3919 
	#CAN_F9R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3920 
	#CAN_F9R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3921 
	#CAN_F9R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3922 
	#CAN_F9R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3923 
	#CAN_F9R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3924 
	#CAN_F9R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3925 
	#CAN_F9R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3926 
	#CAN_F9R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3927 
	#CAN_F9R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3928 
	#CAN_F9R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3929 
	#CAN_F9R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3930 
	#CAN_F9R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3931 
	#CAN_F9R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3932 
	#CAN_F9R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3933 
	#CAN_F9R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3934 
	#CAN_F9R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3935 
	#CAN_F9R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3936 
	#CAN_F9R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3939 
	#CAN_F10R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3940 
	#CAN_F10R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3941 
	#CAN_F10R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3942 
	#CAN_F10R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3943 
	#CAN_F10R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3944 
	#CAN_F10R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3945 
	#CAN_F10R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3946 
	#CAN_F10R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3947 
	#CAN_F10R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3948 
	#CAN_F10R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3949 
	#CAN_F10R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3950 
	#CAN_F10R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3951 
	#CAN_F10R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3952 
	#CAN_F10R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3953 
	#CAN_F10R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3954 
	#CAN_F10R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3955 
	#CAN_F10R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3956 
	#CAN_F10R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3957 
	#CAN_F10R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3958 
	#CAN_F10R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3959 
	#CAN_F10R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3960 
	#CAN_F10R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3961 
	#CAN_F10R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3962 
	#CAN_F10R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3963 
	#CAN_F10R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3964 
	#CAN_F10R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3965 
	#CAN_F10R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

3966 
	#CAN_F10R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

3967 
	#CAN_F10R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

3968 
	#CAN_F10R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

3969 
	#CAN_F10R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

3970 
	#CAN_F10R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

3973 
	#CAN_F11R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

3974 
	#CAN_F11R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

3975 
	#CAN_F11R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

3976 
	#CAN_F11R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

3977 
	#CAN_F11R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

3978 
	#CAN_F11R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

3979 
	#CAN_F11R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

3980 
	#CAN_F11R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

3981 
	#CAN_F11R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

3982 
	#CAN_F11R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

3983 
	#CAN_F11R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

3984 
	#CAN_F11R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

3985 
	#CAN_F11R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

3986 
	#CAN_F11R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

3987 
	#CAN_F11R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

3988 
	#CAN_F11R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

3989 
	#CAN_F11R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

3990 
	#CAN_F11R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

3991 
	#CAN_F11R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

3992 
	#CAN_F11R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

3993 
	#CAN_F11R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

3994 
	#CAN_F11R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

3995 
	#CAN_F11R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

3996 
	#CAN_F11R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

3997 
	#CAN_F11R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

3998 
	#CAN_F11R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

3999 
	#CAN_F11R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

4000 
	#CAN_F11R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

4001 
	#CAN_F11R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

4002 
	#CAN_F11R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

4003 
	#CAN_F11R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

4004 
	#CAN_F11R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

4007 
	#CAN_F12R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

4008 
	#CAN_F12R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

4009 
	#CAN_F12R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

4010 
	#CAN_F12R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

4011 
	#CAN_F12R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

4012 
	#CAN_F12R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

4013 
	#CAN_F12R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

4014 
	#CAN_F12R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

4015 
	#CAN_F12R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

4016 
	#CAN_F12R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

4017 
	#CAN_F12R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

4018 
	#CAN_F12R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

4019 
	#CAN_F12R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

4020 
	#CAN_F12R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

4021 
	#CAN_F12R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

4022 
	#CAN_F12R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

4023 
	#CAN_F12R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

4024 
	#CAN_F12R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

4025 
	#CAN_F12R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

4026 
	#CAN_F12R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

4027 
	#CAN_F12R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

4028 
	#CAN_F12R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

4029 
	#CAN_F12R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

4030 
	#CAN_F12R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

4031 
	#CAN_F12R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

4032 
	#CAN_F12R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

4033 
	#CAN_F12R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

4034 
	#CAN_F12R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

4035 
	#CAN_F12R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

4036 
	#CAN_F12R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

4037 
	#CAN_F12R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

4038 
	#CAN_F12R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

4041 
	#CAN_F13R2_FB0
 ((
uöt32_t
)0x00000001Ë

	)

4042 
	#CAN_F13R2_FB1
 ((
uöt32_t
)0x00000002Ë

	)

4043 
	#CAN_F13R2_FB2
 ((
uöt32_t
)0x00000004Ë

	)

4044 
	#CAN_F13R2_FB3
 ((
uöt32_t
)0x00000008Ë

	)

4045 
	#CAN_F13R2_FB4
 ((
uöt32_t
)0x00000010Ë

	)

4046 
	#CAN_F13R2_FB5
 ((
uöt32_t
)0x00000020Ë

	)

4047 
	#CAN_F13R2_FB6
 ((
uöt32_t
)0x00000040Ë

	)

4048 
	#CAN_F13R2_FB7
 ((
uöt32_t
)0x00000080Ë

	)

4049 
	#CAN_F13R2_FB8
 ((
uöt32_t
)0x00000100Ë

	)

4050 
	#CAN_F13R2_FB9
 ((
uöt32_t
)0x00000200Ë

	)

4051 
	#CAN_F13R2_FB10
 ((
uöt32_t
)0x00000400Ë

	)

4052 
	#CAN_F13R2_FB11
 ((
uöt32_t
)0x00000800Ë

	)

4053 
	#CAN_F13R2_FB12
 ((
uöt32_t
)0x00001000Ë

	)

4054 
	#CAN_F13R2_FB13
 ((
uöt32_t
)0x00002000Ë

	)

4055 
	#CAN_F13R2_FB14
 ((
uöt32_t
)0x00004000Ë

	)

4056 
	#CAN_F13R2_FB15
 ((
uöt32_t
)0x00008000Ë

	)

4057 
	#CAN_F13R2_FB16
 ((
uöt32_t
)0x00010000Ë

	)

4058 
	#CAN_F13R2_FB17
 ((
uöt32_t
)0x00020000Ë

	)

4059 
	#CAN_F13R2_FB18
 ((
uöt32_t
)0x00040000Ë

	)

4060 
	#CAN_F13R2_FB19
 ((
uöt32_t
)0x00080000Ë

	)

4061 
	#CAN_F13R2_FB20
 ((
uöt32_t
)0x00100000Ë

	)

4062 
	#CAN_F13R2_FB21
 ((
uöt32_t
)0x00200000Ë

	)

4063 
	#CAN_F13R2_FB22
 ((
uöt32_t
)0x00400000Ë

	)

4064 
	#CAN_F13R2_FB23
 ((
uöt32_t
)0x00800000Ë

	)

4065 
	#CAN_F13R2_FB24
 ((
uöt32_t
)0x01000000Ë

	)

4066 
	#CAN_F13R2_FB25
 ((
uöt32_t
)0x02000000Ë

	)

4067 
	#CAN_F13R2_FB26
 ((
uöt32_t
)0x04000000Ë

	)

4068 
	#CAN_F13R2_FB27
 ((
uöt32_t
)0x08000000Ë

	)

4069 
	#CAN_F13R2_FB28
 ((
uöt32_t
)0x10000000Ë

	)

4070 
	#CAN_F13R2_FB29
 ((
uöt32_t
)0x20000000Ë

	)

4071 
	#CAN_F13R2_FB30
 ((
uöt32_t
)0x40000000Ë

	)

4072 
	#CAN_F13R2_FB31
 ((
uöt32_t
)0x80000000Ë

	)

4074 #i‡
	`deföed
(
STM32F446xx
)

4082 
	#CEC_CR_CECEN
 ((
uöt32_t
)0x00000001Ë

	)

4083 
	#CEC_CR_TXSOM
 ((
uöt32_t
)0x00000002Ë

	)

4084 
	#CEC_CR_TXEOM
 ((
uöt32_t
)0x00000004Ë

	)

4087 
	#CEC_CFGR_SFT
 ((
uöt32_t
)0x00000007Ë

	)

4088 
	#CEC_CFGR_RXTOL
 ((
uöt32_t
)0x00000008Ë

	)

4089 
	#CEC_CFGR_BRESTP
 ((
uöt32_t
)0x00000010Ë

	)

4090 
	#CEC_CFGR_BREGEN
 ((
uöt32_t
)0x00000020Ë

	)

4091 
	#CEC_CFGR_LREGEN
 ((
uöt32_t
)0x00000040Ë

	)

4092 
	#CEC_CFGR_SFTOPT
 ((
uöt32_t
)0x00000100Ë

	)

4093 
	#CEC_CFGR_BRDNOGEN
 ((
uöt32_t
)0x00000080Ë

	)

4094 
	#CEC_CFGR_OAR
 ((
uöt32_t
)0x7FFF0000Ë

	)

4095 
	#CEC_CFGR_LSTN
 ((
uöt32_t
)0x80000000Ë

	)

4098 
	#CEC_TXDR_TXD
 ((
uöt32_t
)0x000000FFË

	)

4101 
	#CEC_TXDR_RXD
 ((
uöt32_t
)0x000000FFË

	)

4104 
	#CEC_ISR_RXBR
 ((
uöt32_t
)0x00000001Ë

	)

4105 
	#CEC_ISR_RXEND
 ((
uöt32_t
)0x00000002Ë

	)

4106 
	#CEC_ISR_RXOVR
 ((
uöt32_t
)0x00000004Ë

	)

4107 
	#CEC_ISR_BRE
 ((
uöt32_t
)0x00000008Ë

	)

4108 
	#CEC_ISR_SBPE
 ((
uöt32_t
)0x00000010Ë

	)

4109 
	#CEC_ISR_LBPE
 ((
uöt32_t
)0x00000020Ë

	)

4110 
	#CEC_ISR_RXACKE
 ((
uöt32_t
)0x00000040Ë

	)

4111 
	#CEC_ISR_ARBLST
 ((
uöt32_t
)0x00000080Ë

	)

4112 
	#CEC_ISR_TXBR
 ((
uöt32_t
)0x00000100Ë

	)

4113 
	#CEC_ISR_TXEND
 ((
uöt32_t
)0x00000200Ë

	)

4114 
	#CEC_ISR_TXUDR
 ((
uöt32_t
)0x00000400Ë

	)

4115 
	#CEC_ISR_TXERR
 ((
uöt32_t
)0x00000800Ë

	)

4116 
	#CEC_ISR_TXACKE
 ((
uöt32_t
)0x00001000Ë

	)

4119 
	#CEC_IER_RXBRIE
 ((
uöt32_t
)0x00000001Ë

	)

4120 
	#CEC_IER_RXENDIE
 ((
uöt32_t
)0x00000002Ë

	)

4121 
	#CEC_IER_RXOVRIE
 ((
uöt32_t
)0x00000004Ë

	)

4122 
	#CEC_IER_BREIEIE
 ((
uöt32_t
)0x00000008Ë

	)

4123 
	#CEC_IER_SBPEIE
 ((
uöt32_t
)0x00000010Ë

	)

4124 
	#CEC_IER_LBPEIE
 ((
uöt32_t
)0x00000020Ë

	)

4125 
	#CEC_IER_RXACKEIE
 ((
uöt32_t
)0x00000040Ë

	)

4126 
	#CEC_IER_ARBLSTIE
 ((
uöt32_t
)0x00000080Ë

	)

4127 
	#CEC_IER_TXBRIE
 ((
uöt32_t
)0x00000100Ë

	)

4128 
	#CEC_IER_TXENDIE
 ((
uöt32_t
)0x00000200Ë

	)

4129 
	#CEC_IER_TXUDRIE
 ((
uöt32_t
)0x00000400Ë

	)

4130 
	#CEC_IER_TXERRIE
 ((
uöt32_t
)0x00000800Ë

	)

4131 
	#CEC_IER_TXACKEIE
 ((
uöt32_t
)0x00001000Ë

	)

4140 
	#CRC_DR_DR
 ((
uöt32_t
)0xFFFFFFFFË

	)

4144 
	#CRC_IDR_IDR
 ((
uöt8_t
)0xFFË

	)

4148 
	#CRC_CR_RESET
 ((
uöt8_t
)0x01Ë

	)

4156 
	#CRYP_CR_ALGODIR
 ((
uöt32_t
)0x00000004)

	)

4158 
	#CRYP_CR_ALGOMODE
 ((
uöt32_t
)0x00080038)

	)

4159 
	#CRYP_CR_ALGOMODE_0
 ((
uöt32_t
)0x00000008)

	)

4160 
	#CRYP_CR_ALGOMODE_1
 ((
uöt32_t
)0x00000010)

	)

4161 
	#CRYP_CR_ALGOMODE_2
 ((
uöt32_t
)0x00000020)

	)

4162 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
uöt32_t
)0x00000000)

	)

4163 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
uöt32_t
)0x00000008)

	)

4164 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
uöt32_t
)0x00000010)

	)

4165 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
uöt32_t
)0x00000018)

	)

4166 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
uöt32_t
)0x00000020)

	)

4167 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
uöt32_t
)0x00000028)

	)

4168 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
uöt32_t
)0x00000030)

	)

4169 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
uöt32_t
)0x00000038)

	)

4171 
	#CRYP_CR_DATATYPE
 ((
uöt32_t
)0x000000C0)

	)

4172 
	#CRYP_CR_DATATYPE_0
 ((
uöt32_t
)0x00000040)

	)

4173 
	#CRYP_CR_DATATYPE_1
 ((
uöt32_t
)0x00000080)

	)

4174 
	#CRYP_CR_KEYSIZE
 ((
uöt32_t
)0x00000300)

	)

4175 
	#CRYP_CR_KEYSIZE_0
 ((
uöt32_t
)0x00000100)

	)

4176 
	#CRYP_CR_KEYSIZE_1
 ((
uöt32_t
)0x00000200)

	)

4177 
	#CRYP_CR_FFLUSH
 ((
uöt32_t
)0x00004000)

	)

4178 
	#CRYP_CR_CRYPEN
 ((
uöt32_t
)0x00008000)

	)

4180 
	#CRYP_CR_GCM_CCMPH
 ((
uöt32_t
)0x00030000)

	)

4181 
	#CRYP_CR_GCM_CCMPH_0
 ((
uöt32_t
)0x00010000)

	)

4182 
	#CRYP_CR_GCM_CCMPH_1
 ((
uöt32_t
)0x00020000)

	)

4183 
	#CRYP_CR_ALGOMODE_3
 ((
uöt32_t
)0x00080000)

	)

4186 
	#CRYP_SR_IFEM
 ((
uöt32_t
)0x00000001)

	)

4187 
	#CRYP_SR_IFNF
 ((
uöt32_t
)0x00000002)

	)

4188 
	#CRYP_SR_OFNE
 ((
uöt32_t
)0x00000004)

	)

4189 
	#CRYP_SR_OFFU
 ((
uöt32_t
)0x00000008)

	)

4190 
	#CRYP_SR_BUSY
 ((
uöt32_t
)0x00000010)

	)

4192 
	#CRYP_DMACR_DIEN
 ((
uöt32_t
)0x00000001)

	)

4193 
	#CRYP_DMACR_DOEN
 ((
uöt32_t
)0x00000002)

	)

4195 
	#CRYP_IMSCR_INIM
 ((
uöt32_t
)0x00000001)

	)

4196 
	#CRYP_IMSCR_OUTIM
 ((
uöt32_t
)0x00000002)

	)

4198 
	#CRYP_RISR_OUTRIS
 ((
uöt32_t
)0x00000001)

	)

4199 
	#CRYP_RISR_INRIS
 ((
uöt32_t
)0x00000002)

	)

4201 
	#CRYP_MISR_INMIS
 ((
uöt32_t
)0x00000001)

	)

4202 
	#CRYP_MISR_OUTMIS
 ((
uöt32_t
)0x00000002)

	)

4210 
	#DAC_CR_EN1
 ((
uöt32_t
)0x00000001Ë

	)

4211 
	#DAC_CR_BOFF1
 ((
uöt32_t
)0x00000002Ë

	)

4212 
	#DAC_CR_TEN1
 ((
uöt32_t
)0x00000004Ë

	)

4214 
	#DAC_CR_TSEL1
 ((
uöt32_t
)0x00000038Ë

	)

4215 
	#DAC_CR_TSEL1_0
 ((
uöt32_t
)0x00000008Ë

	)

4216 
	#DAC_CR_TSEL1_1
 ((
uöt32_t
)0x00000010Ë

	)

4217 
	#DAC_CR_TSEL1_2
 ((
uöt32_t
)0x00000020Ë

	)

4219 
	#DAC_CR_WAVE1
 ((
uöt32_t
)0x000000C0Ë

	)

4220 
	#DAC_CR_WAVE1_0
 ((
uöt32_t
)0x00000040Ë

	)

4221 
	#DAC_CR_WAVE1_1
 ((
uöt32_t
)0x00000080Ë

	)

4223 
	#DAC_CR_MAMP1
 ((
uöt32_t
)0x00000F00Ë

	)

4224 
	#DAC_CR_MAMP1_0
 ((
uöt32_t
)0x00000100Ë

	)

4225 
	#DAC_CR_MAMP1_1
 ((
uöt32_t
)0x00000200Ë

	)

4226 
	#DAC_CR_MAMP1_2
 ((
uöt32_t
)0x00000400Ë

	)

4227 
	#DAC_CR_MAMP1_3
 ((
uöt32_t
)0x00000800Ë

	)

4229 
	#DAC_CR_DMAEN1
 ((
uöt32_t
)0x00001000Ë

	)

4230 
	#DAC_CR_DMAUDRIE1
 ((
uöt32_t
)0x00002000Ë

	)

4231 
	#DAC_CR_EN2
 ((
uöt32_t
)0x00010000Ë

	)

4232 
	#DAC_CR_BOFF2
 ((
uöt32_t
)0x00020000Ë

	)

4233 
	#DAC_CR_TEN2
 ((
uöt32_t
)0x00040000Ë

	)

4235 
	#DAC_CR_TSEL2
 ((
uöt32_t
)0x00380000Ë

	)

4236 
	#DAC_CR_TSEL2_0
 ((
uöt32_t
)0x00080000Ë

	)

4237 
	#DAC_CR_TSEL2_1
 ((
uöt32_t
)0x00100000Ë

	)

4238 
	#DAC_CR_TSEL2_2
 ((
uöt32_t
)0x00200000Ë

	)

4240 
	#DAC_CR_WAVE2
 ((
uöt32_t
)0x00C00000Ë

	)

4241 
	#DAC_CR_WAVE2_0
 ((
uöt32_t
)0x00400000Ë

	)

4242 
	#DAC_CR_WAVE2_1
 ((
uöt32_t
)0x00800000Ë

	)

4244 
	#DAC_CR_MAMP2
 ((
uöt32_t
)0x0F000000Ë

	)

4245 
	#DAC_CR_MAMP2_0
 ((
uöt32_t
)0x01000000Ë

	)

4246 
	#DAC_CR_MAMP2_1
 ((
uöt32_t
)0x02000000Ë

	)

4247 
	#DAC_CR_MAMP2_2
 ((
uöt32_t
)0x04000000Ë

	)

4248 
	#DAC_CR_MAMP2_3
 ((
uöt32_t
)0x08000000Ë

	)

4250 
	#DAC_CR_DMAEN2
 ((
uöt32_t
)0x10000000Ë

	)

4251 
	#DAC_CR_DMAUDRIE2
 ((
uöt32_t
)0x20000000UË

	)

4254 
	#DAC_SWTRIGR_SWTRIG1
 ((
uöt8_t
)0x01Ë

	)

4255 
	#DAC_SWTRIGR_SWTRIG2
 ((
uöt8_t
)0x02Ë

	)

4258 
	#DAC_DHR12R1_DACC1DHR
 ((
uöt16_t
)0x0FFFË

	)

4261 
	#DAC_DHR12L1_DACC1DHR
 ((
uöt16_t
)0xFFF0Ë

	)

4264 
	#DAC_DHR8R1_DACC1DHR
 ((
uöt8_t
)0xFFË

	)

4267 
	#DAC_DHR12R2_DACC2DHR
 ((
uöt16_t
)0x0FFFË

	)

4270 
	#DAC_DHR12L2_DACC2DHR
 ((
uöt16_t
)0xFFF0Ë

	)

4273 
	#DAC_DHR8R2_DACC2DHR
 ((
uöt8_t
)0xFFË

	)

4276 
	#DAC_DHR12RD_DACC1DHR
 ((
uöt32_t
)0x00000FFFË

	)

4277 
	#DAC_DHR12RD_DACC2DHR
 ((
uöt32_t
)0x0FFF0000Ë

	)

4280 
	#DAC_DHR12LD_DACC1DHR
 ((
uöt32_t
)0x0000FFF0Ë

	)

4281 
	#DAC_DHR12LD_DACC2DHR
 ((
uöt32_t
)0xFFF00000Ë

	)

4284 
	#DAC_DHR8RD_DACC1DHR
 ((
uöt16_t
)0x00FFË

	)

4285 
	#DAC_DHR8RD_DACC2DHR
 ((
uöt16_t
)0xFF00Ë

	)

4288 
	#DAC_DOR1_DACC1DOR
 ((
uöt16_t
)0x0FFFË

	)

4291 
	#DAC_DOR2_DACC2DOR
 ((
uöt16_t
)0x0FFFË

	)

4294 
	#DAC_SR_DMAUDR1
 ((
uöt32_t
)0x00002000Ë

	)

4295 
	#DAC_SR_DMAUDR2
 ((
uöt32_t
)0x20000000Ë

	)

4309 
	#DCMI_CR_CAPTURE
 ((
uöt32_t
)0x00000001)

	)

4310 
	#DCMI_CR_CM
 ((
uöt32_t
)0x00000002)

	)

4311 
	#DCMI_CR_CROP
 ((
uöt32_t
)0x00000004)

	)

4312 
	#DCMI_CR_JPEG
 ((
uöt32_t
)0x00000008)

	)

4313 
	#DCMI_CR_ESS
 ((
uöt32_t
)0x00000010)

	)

4314 
	#DCMI_CR_PCKPOL
 ((
uöt32_t
)0x00000020)

	)

4315 
	#DCMI_CR_HSPOL
 ((
uöt32_t
)0x00000040)

	)

4316 
	#DCMI_CR_VSPOL
 ((
uöt32_t
)0x00000080)

	)

4317 
	#DCMI_CR_FCRC_0
 ((
uöt32_t
)0x00000100)

	)

4318 
	#DCMI_CR_FCRC_1
 ((
uöt32_t
)0x00000200)

	)

4319 
	#DCMI_CR_EDM_0
 ((
uöt32_t
)0x00000400)

	)

4320 
	#DCMI_CR_EDM_1
 ((
uöt32_t
)0x00000800)

	)

4321 
	#DCMI_CR_CRE
 ((
uöt32_t
)0x00001000)

	)

4322 
	#DCMI_CR_ENABLE
 ((
uöt32_t
)0x00004000)

	)

4325 
	#DCMI_SR_HSYNC
 ((
uöt32_t
)0x00000001)

	)

4326 
	#DCMI_SR_VSYNC
 ((
uöt32_t
)0x00000002)

	)

4327 
	#DCMI_SR_FNE
 ((
uöt32_t
)0x00000004)

	)

4330 
	#DCMI_RIS_FRAME_RIS
 ((
uöt32_t
)0x00000001)

	)

4331 
	#DCMI_RIS_OVR_RIS
 ((
uöt32_t
)0x00000002)

	)

4332 
	#DCMI_RIS_ERR_RIS
 ((
uöt32_t
)0x00000004)

	)

4333 
	#DCMI_RIS_VSYNC_RIS
 ((
uöt32_t
)0x00000008)

	)

4334 
	#DCMI_RIS_LINE_RIS
 ((
uöt32_t
)0x00000010)

	)

4336 
	#DCMI_RISR_FRAME_RIS
 
DCMI_RIS_FRAME_RIS


	)

4337 
	#DCMI_RISR_OVR_RIS
 
DCMI_RIS_OVR_RIS


	)

4338 
	#DCMI_RISR_ERR_RIS
 
DCMI_RIS_ERR_RIS


	)

4339 
	#DCMI_RISR_VSYNC_RIS
 
DCMI_RIS_VSYNC_RIS


	)

4340 
	#DCMI_RISR_LINE_RIS
 
DCMI_RIS_LINE_RIS


	)

4341 
	#DCMI_RISR_OVF_RIS
 
DCMI_RIS_OVR_RIS


	)

4344 
	#DCMI_IER_FRAME_IE
 ((
uöt32_t
)0x00000001)

	)

4345 
	#DCMI_IER_OVR_IE
 ((
uöt32_t
)0x00000002)

	)

4346 
	#DCMI_IER_ERR_IE
 ((
uöt32_t
)0x00000004)

	)

4347 
	#DCMI_IER_VSYNC_IE
 ((
uöt32_t
)0x00000008)

	)

4348 
	#DCMI_IER_LINE_IE
 ((
uöt32_t
)0x00000010)

	)

4351 
	#DCMI_IER_OVF_IE
 
DCMI_IER_OVR_IE


	)

4354 
	#DCMI_MIS_FRAME_MIS
 ((
uöt32_t
)0x00000001)

	)

4355 
	#DCMI_MIS_OVR_MIS
 ((
uöt32_t
)0x00000002)

	)

4356 
	#DCMI_MIS_ERR_MIS
 ((
uöt32_t
)0x00000004)

	)

4357 
	#DCMI_MIS_VSYNC_MIS
 ((
uöt32_t
)0x00000008)

	)

4358 
	#DCMI_MIS_LINE_MIS
 ((
uöt32_t
)0x00000010)

	)

4361 
	#DCMI_MISR_FRAME_MIS
 
DCMI_MIS_FRAME_MIS


	)

4362 
	#DCMI_MISR_OVF_MIS
 
DCMI_MIS_OVR_MIS


	)

4363 
	#DCMI_MISR_ERR_MIS
 
DCMI_MIS_ERR_MIS


	)

4364 
	#DCMI_MISR_VSYNC_MIS
 
DCMI_MIS_VSYNC_MIS


	)

4365 
	#DCMI_MISR_LINE_MIS
 
DCMI_MIS_LINE_MIS


	)

4368 
	#DCMI_ICR_FRAME_ISC
 ((
uöt32_t
)0x00000001)

	)

4369 
	#DCMI_ICR_OVR_ISC
 ((
uöt32_t
)0x00000002)

	)

4370 
	#DCMI_ICR_ERR_ISC
 ((
uöt32_t
)0x00000004)

	)

4371 
	#DCMI_ICR_VSYNC_ISC
 ((
uöt32_t
)0x00000008)

	)

4372 
	#DCMI_ICR_LINE_ISC
 ((
uöt32_t
)0x00000010)

	)

4375 
	#DCMI_ICR_OVF_ISC
 
DCMI_ICR_OVR_ISC


	)

4378 
	#DCMI_ESCR_FSC
 ((
uöt32_t
)0x000000FF)

	)

4379 
	#DCMI_ESCR_LSC
 ((
uöt32_t
)0x0000FF00)

	)

4380 
	#DCMI_ESCR_LEC
 ((
uöt32_t
)0x00FF0000)

	)

4381 
	#DCMI_ESCR_FEC
 ((
uöt32_t
)0xFF000000)

	)

4384 
	#DCMI_ESUR_FSU
 ((
uöt32_t
)0x000000FF)

	)

4385 
	#DCMI_ESUR_LSU
 ((
uöt32_t
)0x0000FF00)

	)

4386 
	#DCMI_ESUR_LEU
 ((
uöt32_t
)0x00FF0000)

	)

4387 
	#DCMI_ESUR_FEU
 ((
uöt32_t
)0xFF000000)

	)

4390 
	#DCMI_CWSTRT_HOFFCNT
 ((
uöt32_t
)0x00003FFF)

	)

4391 
	#DCMI_CWSTRT_VST
 ((
uöt32_t
)0x1FFF0000)

	)

4394 
	#DCMI_CWSIZE_CAPCNT
 ((
uöt32_t
)0x00003FFF)

	)

4395 
	#DCMI_CWSIZE_VLINE
 ((
uöt32_t
)0x3FFF0000)

	)

4398 
	#DCMI_DR_BYTE0
 ((
uöt32_t
)0x000000FF)

	)

4399 
	#DCMI_DR_BYTE1
 ((
uöt32_t
)0x0000FF00)

	)

4400 
	#DCMI_DR_BYTE2
 ((
uöt32_t
)0x00FF0000)

	)

4401 
	#DCMI_DR_BYTE3
 ((
uöt32_t
)0xFF000000)

	)

4412 
	#DFSDM_CHCFGR1_DFSDMEN
 ((
uöt32_t
)0x80000000Ë

	)

4413 
	#DFSDM_CHCFGR1_CKOUTSRC
 ((
uöt32_t
)0x40000000Ë

	)

4414 
	#DFSDM_CHCFGR1_CKOUTDIV
 ((
uöt32_t
)0x00FF0000Ë

	)

4415 
	#DFSDM_CHCFGR1_DATPACK
 ((
uöt32_t
)0x0000C000Ë

	)

4416 
	#DFSDM_CHCFGR1_DATPACK_1
 ((
uöt32_t
)0x00008000Ë

	)

4417 
	#DFSDM_CHCFGR1_DATPACK_0
 ((
uöt32_t
)0x00004000Ë

	)

4418 
	#DFSDM_CHCFGR1_DATMPX
 ((
uöt32_t
)0x00003000Ë

	)

4419 
	#DFSDM_CHCFGR1_DATMPX_1
 ((
uöt32_t
)0x00002000Ë

	)

4420 
	#DFSDM_CHCFGR1_DATMPX_0
 ((
uöt32_t
)0x00001000Ë

	)

4421 
	#DFSDM_CHCFGR1_CHINSEL
 ((
uöt32_t
)0x00000100Ë

	)

4422 
	#DFSDM_CHCFGR1_CHEN
 ((
uöt32_t
)0x00000080Ë

	)

4423 
	#DFSDM_CHCFGR1_CKABEN
 ((
uöt32_t
)0x00000040Ë

	)

4424 
	#DFSDM_CHCFGR1_SCDEN
 ((
uöt32_t
)0x00000020Ë

	)

4425 
	#DFSDM_CHCFGR1_SPICKSEL
 ((
uöt32_t
)0x0000000CË

	)

4426 
	#DFSDM_CHCFGR1_SPICKSEL_1
 ((
uöt32_t
)0x00000008Ë

	)

4427 
	#DFSDM_CHCFGR1_SPICKSEL_0
 ((
uöt32_t
)0x00000004Ë

	)

4428 
	#DFSDM_CHCFGR1_SITP
 ((
uöt32_t
)0x00000003Ë

	)

4429 
	#DFSDM_CHCFGR1_SITP_1
 ((
uöt32_t
)0x00000002Ë

	)

4430 
	#DFSDM_CHCFGR1_SITP_0
 ((
uöt32_t
)0x00000001Ë

	)

4433 
	#DFSDM_CHCFGR2_OFFSET
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4434 
	#DFSDM_CHCFGR2_DTRBS
 ((
uöt32_t
)0x000000F8Ë

	)

4437 
	#DFSDM_CHAWSCDR_AWFORD
 ((
uöt32_t
)0x00C00000Ë

	)

4438 
	#DFSDM_CHAWSCDR_AWFORD_1
 ((
uöt32_t
)0x00800000Ë

	)

4439 
	#DFSDM_CHAWSCDR_AWFORD_0
 ((
uöt32_t
)0x00400000Ë

	)

4440 
	#DFSDM_CHAWSCDR_AWFOSR
 ((
uöt32_t
)0x001F0000Ë

	)

4441 
	#DFSDM_CHAWSCDR_BKSCD
 ((
uöt32_t
)0x0000F000Ë

	)

4442 
	#DFSDM_CHAWSCDR_SCDT
 ((
uöt32_t
)0x000000FFË

	)

4445 
	#DFSDM_CHWDATR_WDATA
 ((
uöt32_t
)0x0000FFFFË

	)

4448 
	#DFSDM_CHDATINR_INDAT0
 ((
uöt32_t
)0x0000FFFFË

	)

4449 
	#DFSDM_CHDATINR_INDAT1
 ((
uöt32_t
)0xFFFF0000Ë

	)

4454 
	#DFSDM_FLTCR1_AWFSEL
 ((
uöt32_t
)0x40000000Ë

	)

4455 
	#DFSDM_FLTCR1_FAST
 ((
uöt32_t
)0x20000000Ë

	)

4456 
	#DFSDM_FLTCR1_RCH
 ((
uöt32_t
)0x07000000Ë

	)

4457 
	#DFSDM_FLTCR1_RDMAEN
 ((
uöt32_t
)0x00200000Ë

	)

4458 
	#DFSDM_FLTCR1_RSYNC
 ((
uöt32_t
)0x00080000Ë

	)

4459 
	#DFSDM_FLTCR1_RCONT
 ((
uöt32_t
)0x00040000Ë

	)

4460 
	#DFSDM_FLTCR1_RSWSTART
 ((
uöt32_t
)0x00020000Ë

	)

4461 
	#DFSDM_FLTCR1_JEXTEN
 ((
uöt32_t
)0x00006000Ë

	)

4462 
	#DFSDM_FLTCR1_JEXTEN_1
 ((
uöt32_t
)0x00004000Ë

	)

4463 
	#DFSDM_FLTCR1_JEXTEN_0
 ((
uöt32_t
)0x00002000Ë

	)

4464 
	#DFSDM_FLTCR1_JEXTSEL
 ((
uöt32_t
)0x00000700Ë

	)

4465 
	#DFSDM_FLTCR1_JEXTSEL_2
 ((
uöt32_t
)0x00000400Ë

	)

4466 
	#DFSDM_FLTCR1_JEXTSEL_1
 ((
uöt32_t
)0x00000200Ë

	)

4467 
	#DFSDM_FLTCR1_JEXTSEL_0
 ((
uöt32_t
)0x00000100Ë

	)

4468 
	#DFSDM_FLTCR1_JDMAEN
 ((
uöt32_t
)0x00000020Ë

	)

4469 
	#DFSDM_FLTCR1_JSCAN
 ((
uöt32_t
)0x00000010Ë

	)

4470 
	#DFSDM_FLTCR1_JSYNC
 ((
uöt32_t
)0x00000008Ë

	)

4471 
	#DFSDM_FLTCR1_JSWSTART
 ((
uöt32_t
)0x00000002Ë

	)

4472 
	#DFSDM_FLTCR1_DFEN
 ((
uöt32_t
)0x00000001Ë

	)

4475 
	#DFSDM_FLTCR2_AWDCH
 ((
uöt32_t
)0x000F0000Ë

	)

4476 
	#DFSDM_FLTCR2_EXCH
 ((
uöt32_t
)0x00000F00Ë

	)

4477 
	#DFSDM_FLTCR2_CKABIE
 ((
uöt32_t
)0x00000040Ë

	)

4478 
	#DFSDM_FLTCR2_SCDIE
 ((
uöt32_t
)0x00000020Ë

	)

4479 
	#DFSDM_FLTCR2_AWDIE
 ((
uöt32_t
)0x00000010Ë

	)

4480 
	#DFSDM_FLTCR2_ROVRIE
 ((
uöt32_t
)0x00000008Ë

	)

4481 
	#DFSDM_FLTCR2_JOVRIE
 ((
uöt32_t
)0x00000004Ë

	)

4482 
	#DFSDM_FLTCR2_REOCIE
 ((
uöt32_t
)0x00000002Ë

	)

4483 
	#DFSDM_FLTCR2_JEOCIE
 ((
uöt32_t
)0x00000001Ë

	)

4486 
	#DFSDM_FLTISR_SCDF
 ((
uöt32_t
)0x0F000000Ë

	)

4487 
	#DFSDM_FLTISR_CKABF
 ((
uöt32_t
)0x000F0000Ë

	)

4488 
	#DFSDM_FLTISR_RCIP
 ((
uöt32_t
)0x00004000Ë

	)

4489 
	#DFSDM_FLTISR_JCIP
 ((
uöt32_t
)0x00002000Ë

	)

4490 
	#DFSDM_FLTISR_AWDF
 ((
uöt32_t
)0x00000010Ë

	)

4491 
	#DFSDM_FLTISR_ROVRF
 ((
uöt32_t
)0x00000008Ë

	)

4492 
	#DFSDM_FLTISR_JOVRF
 ((
uöt32_t
)0x00000004Ë

	)

4493 
	#DFSDM_FLTISR_REOCF
 ((
uöt32_t
)0x00000002Ë

	)

4494 
	#DFSDM_FLTISR_JEOCF
 ((
uöt32_t
)0x00000001Ë

	)

4497 
	#DFSDM_FLTICR_CLRSCSDF
 ((
uöt32_t
)0x0F000000Ë

	)

4498 
	#DFSDM_FLTICR_CLRCKABF
 ((
uöt32_t
)0x000F0000Ë

	)

4499 
	#DFSDM_FLTICR_CLRROVRF
 ((
uöt32_t
)0x00000008Ë

	)

4500 
	#DFSDM_FLTICR_CLRJOVRF
 ((
uöt32_t
)0x00000004Ë

	)

4503 
	#DFSDM_FLTJCHGR_JCHG
 ((
uöt32_t
)0x000000FFË

	)

4506 
	#DFSDM_FLTFCR_FORD
 ((
uöt32_t
)0xE0000000Ë

	)

4507 
	#DFSDM_FLTFCR_FORD_2
 ((
uöt32_t
)0x80000000Ë

	)

4508 
	#DFSDM_FLTFCR_FORD_1
 ((
uöt32_t
)0x40000000Ë

	)

4509 
	#DFSDM_FLTFCR_FORD_0
 ((
uöt32_t
)0x20000000Ë

	)

4510 
	#DFSDM_FLTFCR_FOSR
 ((
uöt32_t
)0x03FF0000Ë

	)

4511 
	#DFSDM_FLTFCR_IOSR
 ((
uöt32_t
)0x000000FFË

	)

4514 
	#DFSDM_FLTJDATAR_JDATA
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4515 
	#DFSDM_FLTJDATAR_JDATACH
 ((
uöt32_t
)0x00000007Ë

	)

4518 
	#DFSDM_FLTRDATAR_RDATA
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4519 
	#DFSDM_FLTRDATAR_RPEND
 ((
uöt32_t
)0x00000010Ë

	)

4520 
	#DFSDM_FLTRDATAR_RDATACH
 ((
uöt32_t
)0x00000007Ë

	)

4523 
	#DFSDM_FLTAWHTR_AWHT
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4524 
	#DFSDM_FLTAWHTR_BKAWH
 ((
uöt32_t
)0x0000000FË

	)

4527 
	#DFSDM_FLTAWLTR_AWLT
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4528 
	#DFSDM_FLTAWLTR_BKAWL
 ((
uöt32_t
)0x0000000FË

	)

4531 
	#DFSDM_FLTAWSR_AWHTF
 ((
uöt32_t
)0x00000F00Ë

	)

4532 
	#DFSDM_FLTAWSR_AWLTF
 ((
uöt32_t
)0x0000000FË

	)

4535 
	#DFSDM_FLTAWCFR_CLRAWHTF
 ((
uöt32_t
)0x00000F00Ë

	)

4536 
	#DFSDM_FLTAWCFR_CLRAWLTF
 ((
uöt32_t
)0x0000000FË

	)

4539 
	#DFSDM_FLTEXMAX_EXMAX
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4540 
	#DFSDM_FLTEXMAX_EXMAXCH
 ((
uöt32_t
)0x00000007Ë

	)

4543 
	#DFSDM_FLTEXMIN_EXMIN
 ((
uöt32_t
)0xFFFFFF00Ë

	)

4544 
	#DFSDM_FLTEXMIN_EXMINCH
 ((
uöt32_t
)0x00000007Ë

	)

4547 
	#DFSDM_FLTCNVTIMR_CNVCNT
 ((
uöt32_t
)0xFFFFFFF0Ë

	)

4555 
	#DMA_SxCR_CHSEL
 ((
uöt32_t
)0x0E000000)

	)

4556 
	#DMA_SxCR_CHSEL_0
 ((
uöt32_t
)0x02000000)

	)

4557 
	#DMA_SxCR_CHSEL_1
 ((
uöt32_t
)0x04000000)

	)

4558 
	#DMA_SxCR_CHSEL_2
 ((
uöt32_t
)0x08000000)

	)

4559 
	#DMA_SxCR_MBURST
 ((
uöt32_t
)0x01800000)

	)

4560 
	#DMA_SxCR_MBURST_0
 ((
uöt32_t
)0x00800000)

	)

4561 
	#DMA_SxCR_MBURST_1
 ((
uöt32_t
)0x01000000)

	)

4562 
	#DMA_SxCR_PBURST
 ((
uöt32_t
)0x00600000)

	)

4563 
	#DMA_SxCR_PBURST_0
 ((
uöt32_t
)0x00200000)

	)

4564 
	#DMA_SxCR_PBURST_1
 ((
uöt32_t
)0x00400000)

	)

4565 
	#DMA_SxCR_ACK
 ((
uöt32_t
)0x00100000)

	)

4566 
	#DMA_SxCR_CT
 ((
uöt32_t
)0x00080000)

	)

4567 
	#DMA_SxCR_DBM
 ((
uöt32_t
)0x00040000)

	)

4568 
	#DMA_SxCR_PL
 ((
uöt32_t
)0x00030000)

	)

4569 
	#DMA_SxCR_PL_0
 ((
uöt32_t
)0x00010000)

	)

4570 
	#DMA_SxCR_PL_1
 ((
uöt32_t
)0x00020000)

	)

4571 
	#DMA_SxCR_PINCOS
 ((
uöt32_t
)0x00008000)

	)

4572 
	#DMA_SxCR_MSIZE
 ((
uöt32_t
)0x00006000)

	)

4573 
	#DMA_SxCR_MSIZE_0
 ((
uöt32_t
)0x00002000)

	)

4574 
	#DMA_SxCR_MSIZE_1
 ((
uöt32_t
)0x00004000)

	)

4575 
	#DMA_SxCR_PSIZE
 ((
uöt32_t
)0x00001800)

	)

4576 
	#DMA_SxCR_PSIZE_0
 ((
uöt32_t
)0x00000800)

	)

4577 
	#DMA_SxCR_PSIZE_1
 ((
uöt32_t
)0x00001000)

	)

4578 
	#DMA_SxCR_MINC
 ((
uöt32_t
)0x00000400)

	)

4579 
	#DMA_SxCR_PINC
 ((
uöt32_t
)0x00000200)

	)

4580 
	#DMA_SxCR_CIRC
 ((
uöt32_t
)0x00000100)

	)

4581 
	#DMA_SxCR_DIR
 ((
uöt32_t
)0x000000C0)

	)

4582 
	#DMA_SxCR_DIR_0
 ((
uöt32_t
)0x00000040)

	)

4583 
	#DMA_SxCR_DIR_1
 ((
uöt32_t
)0x00000080)

	)

4584 
	#DMA_SxCR_PFCTRL
 ((
uöt32_t
)0x00000020)

	)

4585 
	#DMA_SxCR_TCIE
 ((
uöt32_t
)0x00000010)

	)

4586 
	#DMA_SxCR_HTIE
 ((
uöt32_t
)0x00000008)

	)

4587 
	#DMA_SxCR_TEIE
 ((
uöt32_t
)0x00000004)

	)

4588 
	#DMA_SxCR_DMEIE
 ((
uöt32_t
)0x00000002)

	)

4589 
	#DMA_SxCR_EN
 ((
uöt32_t
)0x00000001)

	)

4592 
	#DMA_SxNDT
 ((
uöt32_t
)0x0000FFFF)

	)

4593 
	#DMA_SxNDT_0
 ((
uöt32_t
)0x00000001)

	)

4594 
	#DMA_SxNDT_1
 ((
uöt32_t
)0x00000002)

	)

4595 
	#DMA_SxNDT_2
 ((
uöt32_t
)0x00000004)

	)

4596 
	#DMA_SxNDT_3
 ((
uöt32_t
)0x00000008)

	)

4597 
	#DMA_SxNDT_4
 ((
uöt32_t
)0x00000010)

	)

4598 
	#DMA_SxNDT_5
 ((
uöt32_t
)0x00000020)

	)

4599 
	#DMA_SxNDT_6
 ((
uöt32_t
)0x00000040)

	)

4600 
	#DMA_SxNDT_7
 ((
uöt32_t
)0x00000080)

	)

4601 
	#DMA_SxNDT_8
 ((
uöt32_t
)0x00000100)

	)

4602 
	#DMA_SxNDT_9
 ((
uöt32_t
)0x00000200)

	)

4603 
	#DMA_SxNDT_10
 ((
uöt32_t
)0x00000400)

	)

4604 
	#DMA_SxNDT_11
 ((
uöt32_t
)0x00000800)

	)

4605 
	#DMA_SxNDT_12
 ((
uöt32_t
)0x00001000)

	)

4606 
	#DMA_SxNDT_13
 ((
uöt32_t
)0x00002000)

	)

4607 
	#DMA_SxNDT_14
 ((
uöt32_t
)0x00004000)

	)

4608 
	#DMA_SxNDT_15
 ((
uöt32_t
)0x00008000)

	)

4611 
	#DMA_SxFCR_FEIE
 ((
uöt32_t
)0x00000080)

	)

4612 
	#DMA_SxFCR_FS
 ((
uöt32_t
)0x00000038)

	)

4613 
	#DMA_SxFCR_FS_0
 ((
uöt32_t
)0x00000008)

	)

4614 
	#DMA_SxFCR_FS_1
 ((
uöt32_t
)0x00000010)

	)

4615 
	#DMA_SxFCR_FS_2
 ((
uöt32_t
)0x00000020)

	)

4616 
	#DMA_SxFCR_DMDIS
 ((
uöt32_t
)0x00000004)

	)

4617 
	#DMA_SxFCR_FTH
 ((
uöt32_t
)0x00000003)

	)

4618 
	#DMA_SxFCR_FTH_0
 ((
uöt32_t
)0x00000001)

	)

4619 
	#DMA_SxFCR_FTH_1
 ((
uöt32_t
)0x00000002)

	)

4622 
	#DMA_LISR_TCIF3
 ((
uöt32_t
)0x08000000)

	)

4623 
	#DMA_LISR_HTIF3
 ((
uöt32_t
)0x04000000)

	)

4624 
	#DMA_LISR_TEIF3
 ((
uöt32_t
)0x02000000)

	)

4625 
	#DMA_LISR_DMEIF3
 ((
uöt32_t
)0x01000000)

	)

4626 
	#DMA_LISR_FEIF3
 ((
uöt32_t
)0x00400000)

	)

4627 
	#DMA_LISR_TCIF2
 ((
uöt32_t
)0x00200000)

	)

4628 
	#DMA_LISR_HTIF2
 ((
uöt32_t
)0x00100000)

	)

4629 
	#DMA_LISR_TEIF2
 ((
uöt32_t
)0x00080000)

	)

4630 
	#DMA_LISR_DMEIF2
 ((
uöt32_t
)0x00040000)

	)

4631 
	#DMA_LISR_FEIF2
 ((
uöt32_t
)0x00010000)

	)

4632 
	#DMA_LISR_TCIF1
 ((
uöt32_t
)0x00000800)

	)

4633 
	#DMA_LISR_HTIF1
 ((
uöt32_t
)0x00000400)

	)

4634 
	#DMA_LISR_TEIF1
 ((
uöt32_t
)0x00000200)

	)

4635 
	#DMA_LISR_DMEIF1
 ((
uöt32_t
)0x00000100)

	)

4636 
	#DMA_LISR_FEIF1
 ((
uöt32_t
)0x00000040)

	)

4637 
	#DMA_LISR_TCIF0
 ((
uöt32_t
)0x00000020)

	)

4638 
	#DMA_LISR_HTIF0
 ((
uöt32_t
)0x00000010)

	)

4639 
	#DMA_LISR_TEIF0
 ((
uöt32_t
)0x00000008)

	)

4640 
	#DMA_LISR_DMEIF0
 ((
uöt32_t
)0x00000004)

	)

4641 
	#DMA_LISR_FEIF0
 ((
uöt32_t
)0x00000001)

	)

4644 
	#DMA_HISR_TCIF7
 ((
uöt32_t
)0x08000000)

	)

4645 
	#DMA_HISR_HTIF7
 ((
uöt32_t
)0x04000000)

	)

4646 
	#DMA_HISR_TEIF7
 ((
uöt32_t
)0x02000000)

	)

4647 
	#DMA_HISR_DMEIF7
 ((
uöt32_t
)0x01000000)

	)

4648 
	#DMA_HISR_FEIF7
 ((
uöt32_t
)0x00400000)

	)

4649 
	#DMA_HISR_TCIF6
 ((
uöt32_t
)0x00200000)

	)

4650 
	#DMA_HISR_HTIF6
 ((
uöt32_t
)0x00100000)

	)

4651 
	#DMA_HISR_TEIF6
 ((
uöt32_t
)0x00080000)

	)

4652 
	#DMA_HISR_DMEIF6
 ((
uöt32_t
)0x00040000)

	)

4653 
	#DMA_HISR_FEIF6
 ((
uöt32_t
)0x00010000)

	)

4654 
	#DMA_HISR_TCIF5
 ((
uöt32_t
)0x00000800)

	)

4655 
	#DMA_HISR_HTIF5
 ((
uöt32_t
)0x00000400)

	)

4656 
	#DMA_HISR_TEIF5
 ((
uöt32_t
)0x00000200)

	)

4657 
	#DMA_HISR_DMEIF5
 ((
uöt32_t
)0x00000100)

	)

4658 
	#DMA_HISR_FEIF5
 ((
uöt32_t
)0x00000040)

	)

4659 
	#DMA_HISR_TCIF4
 ((
uöt32_t
)0x00000020)

	)

4660 
	#DMA_HISR_HTIF4
 ((
uöt32_t
)0x00000010)

	)

4661 
	#DMA_HISR_TEIF4
 ((
uöt32_t
)0x00000008)

	)

4662 
	#DMA_HISR_DMEIF4
 ((
uöt32_t
)0x00000004)

	)

4663 
	#DMA_HISR_FEIF4
 ((
uöt32_t
)0x00000001)

	)

4666 
	#DMA_LIFCR_CTCIF3
 ((
uöt32_t
)0x08000000)

	)

4667 
	#DMA_LIFCR_CHTIF3
 ((
uöt32_t
)0x04000000)

	)

4668 
	#DMA_LIFCR_CTEIF3
 ((
uöt32_t
)0x02000000)

	)

4669 
	#DMA_LIFCR_CDMEIF3
 ((
uöt32_t
)0x01000000)

	)

4670 
	#DMA_LIFCR_CFEIF3
 ((
uöt32_t
)0x00400000)

	)

4671 
	#DMA_LIFCR_CTCIF2
 ((
uöt32_t
)0x00200000)

	)

4672 
	#DMA_LIFCR_CHTIF2
 ((
uöt32_t
)0x00100000)

	)

4673 
	#DMA_LIFCR_CTEIF2
 ((
uöt32_t
)0x00080000)

	)

4674 
	#DMA_LIFCR_CDMEIF2
 ((
uöt32_t
)0x00040000)

	)

4675 
	#DMA_LIFCR_CFEIF2
 ((
uöt32_t
)0x00010000)

	)

4676 
	#DMA_LIFCR_CTCIF1
 ((
uöt32_t
)0x00000800)

	)

4677 
	#DMA_LIFCR_CHTIF1
 ((
uöt32_t
)0x00000400)

	)

4678 
	#DMA_LIFCR_CTEIF1
 ((
uöt32_t
)0x00000200)

	)

4679 
	#DMA_LIFCR_CDMEIF1
 ((
uöt32_t
)0x00000100)

	)

4680 
	#DMA_LIFCR_CFEIF1
 ((
uöt32_t
)0x00000040)

	)

4681 
	#DMA_LIFCR_CTCIF0
 ((
uöt32_t
)0x00000020)

	)

4682 
	#DMA_LIFCR_CHTIF0
 ((
uöt32_t
)0x00000010)

	)

4683 
	#DMA_LIFCR_CTEIF0
 ((
uöt32_t
)0x00000008)

	)

4684 
	#DMA_LIFCR_CDMEIF0
 ((
uöt32_t
)0x00000004)

	)

4685 
	#DMA_LIFCR_CFEIF0
 ((
uöt32_t
)0x00000001)

	)

4688 
	#DMA_HIFCR_CTCIF7
 ((
uöt32_t
)0x08000000)

	)

4689 
	#DMA_HIFCR_CHTIF7
 ((
uöt32_t
)0x04000000)

	)

4690 
	#DMA_HIFCR_CTEIF7
 ((
uöt32_t
)0x02000000)

	)

4691 
	#DMA_HIFCR_CDMEIF7
 ((
uöt32_t
)0x01000000)

	)

4692 
	#DMA_HIFCR_CFEIF7
 ((
uöt32_t
)0x00400000)

	)

4693 
	#DMA_HIFCR_CTCIF6
 ((
uöt32_t
)0x00200000)

	)

4694 
	#DMA_HIFCR_CHTIF6
 ((
uöt32_t
)0x00100000)

	)

4695 
	#DMA_HIFCR_CTEIF6
 ((
uöt32_t
)0x00080000)

	)

4696 
	#DMA_HIFCR_CDMEIF6
 ((
uöt32_t
)0x00040000)

	)

4697 
	#DMA_HIFCR_CFEIF6
 ((
uöt32_t
)0x00010000)

	)

4698 
	#DMA_HIFCR_CTCIF5
 ((
uöt32_t
)0x00000800)

	)

4699 
	#DMA_HIFCR_CHTIF5
 ((
uöt32_t
)0x00000400)

	)

4700 
	#DMA_HIFCR_CTEIF5
 ((
uöt32_t
)0x00000200)

	)

4701 
	#DMA_HIFCR_CDMEIF5
 ((
uöt32_t
)0x00000100)

	)

4702 
	#DMA_HIFCR_CFEIF5
 ((
uöt32_t
)0x00000040)

	)

4703 
	#DMA_HIFCR_CTCIF4
 ((
uöt32_t
)0x00000020)

	)

4704 
	#DMA_HIFCR_CHTIF4
 ((
uöt32_t
)0x00000010)

	)

4705 
	#DMA_HIFCR_CTEIF4
 ((
uöt32_t
)0x00000008)

	)

4706 
	#DMA_HIFCR_CDMEIF4
 ((
uöt32_t
)0x00000004)

	)

4707 
	#DMA_HIFCR_CFEIF4
 ((
uöt32_t
)0x00000001)

	)

4717 
	#DMA2D_CR_START
 ((
uöt32_t
)0x00000001Ë

	)

4718 
	#DMA2D_CR_SUSP
 ((
uöt32_t
)0x00000002Ë

	)

4719 
	#DMA2D_CR_ABORT
 ((
uöt32_t
)0x00000004Ë

	)

4720 
	#DMA2D_CR_TEIE
 ((
uöt32_t
)0x00000100Ë

	)

4721 
	#DMA2D_CR_TCIE
 ((
uöt32_t
)0x00000200Ë

	)

4722 
	#DMA2D_CR_TWIE
 ((
uöt32_t
)0x00000400Ë

	)

4723 
	#DMA2D_CR_CAEIE
 ((
uöt32_t
)0x00000800Ë

	)

4724 
	#DMA2D_CR_CTCIE
 ((
uöt32_t
)0x00001000Ë

	)

4725 
	#DMA2D_CR_CEIE
 ((
uöt32_t
)0x00002000Ë

	)

4726 
	#DMA2D_CR_MODE
 ((
uöt32_t
)0x00030000Ë

	)

4730 
	#DMA2D_ISR_TEIF
 ((
uöt32_t
)0x00000001Ë

	)

4731 
	#DMA2D_ISR_TCIF
 ((
uöt32_t
)0x00000002Ë

	)

4732 
	#DMA2D_ISR_TWIF
 ((
uöt32_t
)0x00000004Ë

	)

4733 
	#DMA2D_ISR_CAEIF
 ((
uöt32_t
)0x00000008Ë

	)

4734 
	#DMA2D_ISR_CTCIF
 ((
uöt32_t
)0x00000010Ë

	)

4735 
	#DMA2D_ISR_CEIF
 ((
uöt32_t
)0x00000020Ë

	)

4739 
	#DMA2D_IFCR_CTEIF
 ((
uöt32_t
)0x00000001Ë

	)

4740 
	#DMA2D_IFCR_CTCIF
 ((
uöt32_t
)0x00000002Ë

	)

4741 
	#DMA2D_IFCR_CTWIF
 ((
uöt32_t
)0x00000004Ë

	)

4742 
	#DMA2D_IFCR_CAECIF
 ((
uöt32_t
)0x00000008Ë

	)

4743 
	#DMA2D_IFCR_CCTCIF
 ((
uöt32_t
)0x00000010Ë

	)

4744 
	#DMA2D_IFCR_CCEIF
 ((
uöt32_t
)0x00000020Ë

	)

4747 
	#DMA2D_IFSR_CTEIF
 
DMA2D_IFCR_CTEIF


	)

4748 
	#DMA2D_IFSR_CTCIF
 
DMA2D_IFCR_CTCIF


	)

4749 
	#DMA2D_IFSR_CTWIF
 
DMA2D_IFCR_CTWIF


	)

4750 
	#DMA2D_IFSR_CCAEIF
 
DMA2D_IFCR_CAECIF


	)

4751 
	#DMA2D_IFSR_CCTCIF
 
DMA2D_IFCR_CCTCIF


	)

4752 
	#DMA2D_IFSR_CCEIF
 
DMA2D_IFCR_CCEIF


	)

4756 
	#DMA2D_FGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4760 
	#DMA2D_FGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4764 
	#DMA2D_BGMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4768 
	#DMA2D_BGOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4772 
	#DMA2D_FGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

4773 
	#DMA2D_FGPFCCR_CM_0
 ((
uöt32_t
)0x00000001Ë

	)

4774 
	#DMA2D_FGPFCCR_CM_1
 ((
uöt32_t
)0x00000002Ë

	)

4775 
	#DMA2D_FGPFCCR_CM_2
 ((
uöt32_t
)0x00000004Ë

	)

4776 
	#DMA2D_FGPFCCR_CM_3
 ((
uöt32_t
)0x00000008Ë

	)

4777 
	#DMA2D_FGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

4778 
	#DMA2D_FGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

4779 
	#DMA2D_FGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

4780 
	#DMA2D_FGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

4781 
	#DMA2D_FGPFCCR_AM_0
 ((
uöt32_t
)0x00010000Ë

	)

4782 
	#DMA2D_FGPFCCR_AM_1
 ((
uöt32_t
)0x00020000Ë

	)

4783 
	#DMA2D_FGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

4787 
	#DMA2D_FGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

4788 
	#DMA2D_FGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

4789 
	#DMA2D_FGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

4793 
	#DMA2D_BGPFCCR_CM
 ((
uöt32_t
)0x0000000FË

	)

4794 
	#DMA2D_BGPFCCR_CM_0
 ((
uöt32_t
)0x00000001Ë

	)

4795 
	#DMA2D_BGPFCCR_CM_1
 ((
uöt32_t
)0x00000002Ë

	)

4796 
	#DMA2D_BGPFCCR_CM_2
 ((
uöt32_t
)0x00000004Ë

	)

4797 
	#DMA2D_FGPFCCR_CM_3
 ((
uöt32_t
)0x00000008Ë

	)

4798 
	#DMA2D_BGPFCCR_CCM
 ((
uöt32_t
)0x00000010Ë

	)

4799 
	#DMA2D_BGPFCCR_START
 ((
uöt32_t
)0x00000020Ë

	)

4800 
	#DMA2D_BGPFCCR_CS
 ((
uöt32_t
)0x0000FF00Ë

	)

4801 
	#DMA2D_BGPFCCR_AM
 ((
uöt32_t
)0x00030000Ë

	)

4802 
	#DMA2D_BGPFCCR_AM_0
 ((
uöt32_t
)0x00010000Ë

	)

4803 
	#DMA2D_BGPFCCR_AM_1
 ((
uöt32_t
)0x00020000Ë

	)

4804 
	#DMA2D_BGPFCCR_ALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

4808 
	#DMA2D_BGCOLR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

4809 
	#DMA2D_BGCOLR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

4810 
	#DMA2D_BGCOLR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

4814 
	#DMA2D_FGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4818 
	#DMA2D_BGCMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4822 
	#DMA2D_OPFCCR_CM
 ((
uöt32_t
)0x00000007Ë

	)

4823 
	#DMA2D_OPFCCR_CM_0
 ((
uöt32_t
)0x00000001Ë

	)

4824 
	#DMA2D_OPFCCR_CM_1
 ((
uöt32_t
)0x00000002Ë

	)

4825 
	#DMA2D_OPFCCR_CM_2
 ((
uöt32_t
)0x00000004Ë

	)

4831 
	#DMA2D_OCOLR_BLUE_1
 ((
uöt32_t
)0x000000FFË

	)

4832 
	#DMA2D_OCOLR_GREEN_1
 ((
uöt32_t
)0x0000FF00Ë

	)

4833 
	#DMA2D_OCOLR_RED_1
 ((
uöt32_t
)0x00FF0000Ë

	)

4834 
	#DMA2D_OCOLR_ALPHA_1
 ((
uöt32_t
)0xFF000000Ë

	)

4837 
	#DMA2D_OCOLR_BLUE_2
 ((
uöt32_t
)0x0000001FË

	)

4838 
	#DMA2D_OCOLR_GREEN_2
 ((
uöt32_t
)0x000007E0Ë

	)

4839 
	#DMA2D_OCOLR_RED_2
 ((
uöt32_t
)0x0000F800Ë

	)

4842 
	#DMA2D_OCOLR_BLUE_3
 ((
uöt32_t
)0x0000001FË

	)

4843 
	#DMA2D_OCOLR_GREEN_3
 ((
uöt32_t
)0x000003E0Ë

	)

4844 
	#DMA2D_OCOLR_RED_3
 ((
uöt32_t
)0x00007C00Ë

	)

4845 
	#DMA2D_OCOLR_ALPHA_3
 ((
uöt32_t
)0x00008000Ë

	)

4848 
	#DMA2D_OCOLR_BLUE_4
 ((
uöt32_t
)0x0000000FË

	)

4849 
	#DMA2D_OCOLR_GREEN_4
 ((
uöt32_t
)0x000000F0Ë

	)

4850 
	#DMA2D_OCOLR_RED_4
 ((
uöt32_t
)0x00000F00Ë

	)

4851 
	#DMA2D_OCOLR_ALPHA_4
 ((
uöt32_t
)0x0000F000Ë

	)

4855 
	#DMA2D_OMAR_MA
 ((
uöt32_t
)0xFFFFFFFFË

	)

4859 
	#DMA2D_OOR_LO
 ((
uöt32_t
)0x00003FFFË

	)

4863 
	#DMA2D_NLR_NL
 ((
uöt32_t
)0x0000FFFFË

	)

4864 
	#DMA2D_NLR_PL
 ((
uöt32_t
)0x3FFF0000Ë

	)

4868 
	#DMA2D_LWR_LW
 ((
uöt32_t
)0x0000FFFFË

	)

4872 
	#DMA2D_AMTCR_EN
 ((
uöt32_t
)0x00000001Ë

	)

4873 
	#DMA2D_AMTCR_DT
 ((
uöt32_t
)0x0000FF00Ë

	)

4888 
	#EXTI_IMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

4889 
	#EXTI_IMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

4890 
	#EXTI_IMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

4891 
	#EXTI_IMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

4892 
	#EXTI_IMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

4893 
	#EXTI_IMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

4894 
	#EXTI_IMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

4895 
	#EXTI_IMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

4896 
	#EXTI_IMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

4897 
	#EXTI_IMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

4898 
	#EXTI_IMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

4899 
	#EXTI_IMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

4900 
	#EXTI_IMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

4901 
	#EXTI_IMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

4902 
	#EXTI_IMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

4903 
	#EXTI_IMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

4904 
	#EXTI_IMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

4905 
	#EXTI_IMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

4906 
	#EXTI_IMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

4907 
	#EXTI_IMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

4908 
	#EXTI_IMR_MR23
 ((
uöt32_t
)0x00800000Ë

	)

4911 
	#EXTI_EMR_MR0
 ((
uöt32_t
)0x00000001Ë

	)

4912 
	#EXTI_EMR_MR1
 ((
uöt32_t
)0x00000002Ë

	)

4913 
	#EXTI_EMR_MR2
 ((
uöt32_t
)0x00000004Ë

	)

4914 
	#EXTI_EMR_MR3
 ((
uöt32_t
)0x00000008Ë

	)

4915 
	#EXTI_EMR_MR4
 ((
uöt32_t
)0x00000010Ë

	)

4916 
	#EXTI_EMR_MR5
 ((
uöt32_t
)0x00000020Ë

	)

4917 
	#EXTI_EMR_MR6
 ((
uöt32_t
)0x00000040Ë

	)

4918 
	#EXTI_EMR_MR7
 ((
uöt32_t
)0x00000080Ë

	)

4919 
	#EXTI_EMR_MR8
 ((
uöt32_t
)0x00000100Ë

	)

4920 
	#EXTI_EMR_MR9
 ((
uöt32_t
)0x00000200Ë

	)

4921 
	#EXTI_EMR_MR10
 ((
uöt32_t
)0x00000400Ë

	)

4922 
	#EXTI_EMR_MR11
 ((
uöt32_t
)0x00000800Ë

	)

4923 
	#EXTI_EMR_MR12
 ((
uöt32_t
)0x00001000Ë

	)

4924 
	#EXTI_EMR_MR13
 ((
uöt32_t
)0x00002000Ë

	)

4925 
	#EXTI_EMR_MR14
 ((
uöt32_t
)0x00004000Ë

	)

4926 
	#EXTI_EMR_MR15
 ((
uöt32_t
)0x00008000Ë

	)

4927 
	#EXTI_EMR_MR16
 ((
uöt32_t
)0x00010000Ë

	)

4928 
	#EXTI_EMR_MR17
 ((
uöt32_t
)0x00020000Ë

	)

4929 
	#EXTI_EMR_MR18
 ((
uöt32_t
)0x00040000Ë

	)

4930 
	#EXTI_EMR_MR19
 ((
uöt32_t
)0x00080000Ë

	)

4931 
	#EXTI_EMR_MR23
 ((
uöt32_t
)0x00800000Ë

	)

4934 
	#EXTI_RTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

4935 
	#EXTI_RTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

4936 
	#EXTI_RTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

4937 
	#EXTI_RTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

4938 
	#EXTI_RTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

4939 
	#EXTI_RTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

4940 
	#EXTI_RTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

4941 
	#EXTI_RTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

4942 
	#EXTI_RTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

4943 
	#EXTI_RTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

4944 
	#EXTI_RTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

4945 
	#EXTI_RTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

4946 
	#EXTI_RTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

4947 
	#EXTI_RTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

4948 
	#EXTI_RTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

4949 
	#EXTI_RTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

4950 
	#EXTI_RTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

4951 
	#EXTI_RTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

4952 
	#EXTI_RTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

4953 
	#EXTI_RTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

4954 
	#EXTI_RTSR_TR23
 ((
uöt32_t
)0x00800000Ë

	)

4957 
	#EXTI_FTSR_TR0
 ((
uöt32_t
)0x00000001Ë

	)

4958 
	#EXTI_FTSR_TR1
 ((
uöt32_t
)0x00000002Ë

	)

4959 
	#EXTI_FTSR_TR2
 ((
uöt32_t
)0x00000004Ë

	)

4960 
	#EXTI_FTSR_TR3
 ((
uöt32_t
)0x00000008Ë

	)

4961 
	#EXTI_FTSR_TR4
 ((
uöt32_t
)0x00000010Ë

	)

4962 
	#EXTI_FTSR_TR5
 ((
uöt32_t
)0x00000020Ë

	)

4963 
	#EXTI_FTSR_TR6
 ((
uöt32_t
)0x00000040Ë

	)

4964 
	#EXTI_FTSR_TR7
 ((
uöt32_t
)0x00000080Ë

	)

4965 
	#EXTI_FTSR_TR8
 ((
uöt32_t
)0x00000100Ë

	)

4966 
	#EXTI_FTSR_TR9
 ((
uöt32_t
)0x00000200Ë

	)

4967 
	#EXTI_FTSR_TR10
 ((
uöt32_t
)0x00000400Ë

	)

4968 
	#EXTI_FTSR_TR11
 ((
uöt32_t
)0x00000800Ë

	)

4969 
	#EXTI_FTSR_TR12
 ((
uöt32_t
)0x00001000Ë

	)

4970 
	#EXTI_FTSR_TR13
 ((
uöt32_t
)0x00002000Ë

	)

4971 
	#EXTI_FTSR_TR14
 ((
uöt32_t
)0x00004000Ë

	)

4972 
	#EXTI_FTSR_TR15
 ((
uöt32_t
)0x00008000Ë

	)

4973 
	#EXTI_FTSR_TR16
 ((
uöt32_t
)0x00010000Ë

	)

4974 
	#EXTI_FTSR_TR17
 ((
uöt32_t
)0x00020000Ë

	)

4975 
	#EXTI_FTSR_TR18
 ((
uöt32_t
)0x00040000Ë

	)

4976 
	#EXTI_FTSR_TR19
 ((
uöt32_t
)0x00080000Ë

	)

4977 
	#EXTI_FTSR_TR23
 ((
uöt32_t
)0x00800000Ë

	)

4980 
	#EXTI_SWIER_SWIER0
 ((
uöt32_t
)0x00000001Ë

	)

4981 
	#EXTI_SWIER_SWIER1
 ((
uöt32_t
)0x00000002Ë

	)

4982 
	#EXTI_SWIER_SWIER2
 ((
uöt32_t
)0x00000004Ë

	)

4983 
	#EXTI_SWIER_SWIER3
 ((
uöt32_t
)0x00000008Ë

	)

4984 
	#EXTI_SWIER_SWIER4
 ((
uöt32_t
)0x00000010Ë

	)

4985 
	#EXTI_SWIER_SWIER5
 ((
uöt32_t
)0x00000020Ë

	)

4986 
	#EXTI_SWIER_SWIER6
 ((
uöt32_t
)0x00000040Ë

	)

4987 
	#EXTI_SWIER_SWIER7
 ((
uöt32_t
)0x00000080Ë

	)

4988 
	#EXTI_SWIER_SWIER8
 ((
uöt32_t
)0x00000100Ë

	)

4989 
	#EXTI_SWIER_SWIER9
 ((
uöt32_t
)0x00000200Ë

	)

4990 
	#EXTI_SWIER_SWIER10
 ((
uöt32_t
)0x00000400Ë

	)

4991 
	#EXTI_SWIER_SWIER11
 ((
uöt32_t
)0x00000800Ë

	)

4992 
	#EXTI_SWIER_SWIER12
 ((
uöt32_t
)0x00001000Ë

	)

4993 
	#EXTI_SWIER_SWIER13
 ((
uöt32_t
)0x00002000Ë

	)

4994 
	#EXTI_SWIER_SWIER14
 ((
uöt32_t
)0x00004000Ë

	)

4995 
	#EXTI_SWIER_SWIER15
 ((
uöt32_t
)0x00008000Ë

	)

4996 
	#EXTI_SWIER_SWIER16
 ((
uöt32_t
)0x00010000Ë

	)

4997 
	#EXTI_SWIER_SWIER17
 ((
uöt32_t
)0x00020000Ë

	)

4998 
	#EXTI_SWIER_SWIER18
 ((
uöt32_t
)0x00040000Ë

	)

4999 
	#EXTI_SWIER_SWIER19
 ((
uöt32_t
)0x00080000Ë

	)

5000 
	#EXTI_SWIER_SWIER23
 ((
uöt32_t
)0x00800000Ë

	)

5003 
	#EXTI_PR_PR0
 ((
uöt32_t
)0x00000001Ë

	)

5004 
	#EXTI_PR_PR1
 ((
uöt32_t
)0x00000002Ë

	)

5005 
	#EXTI_PR_PR2
 ((
uöt32_t
)0x00000004Ë

	)

5006 
	#EXTI_PR_PR3
 ((
uöt32_t
)0x00000008Ë

	)

5007 
	#EXTI_PR_PR4
 ((
uöt32_t
)0x00000010Ë

	)

5008 
	#EXTI_PR_PR5
 ((
uöt32_t
)0x00000020Ë

	)

5009 
	#EXTI_PR_PR6
 ((
uöt32_t
)0x00000040Ë

	)

5010 
	#EXTI_PR_PR7
 ((
uöt32_t
)0x00000080Ë

	)

5011 
	#EXTI_PR_PR8
 ((
uöt32_t
)0x00000100Ë

	)

5012 
	#EXTI_PR_PR9
 ((
uöt32_t
)0x00000200Ë

	)

5013 
	#EXTI_PR_PR10
 ((
uöt32_t
)0x00000400Ë

	)

5014 
	#EXTI_PR_PR11
 ((
uöt32_t
)0x00000800Ë

	)

5015 
	#EXTI_PR_PR12
 ((
uöt32_t
)0x00001000Ë

	)

5016 
	#EXTI_PR_PR13
 ((
uöt32_t
)0x00002000Ë

	)

5017 
	#EXTI_PR_PR14
 ((
uöt32_t
)0x00004000Ë

	)

5018 
	#EXTI_PR_PR15
 ((
uöt32_t
)0x00008000Ë

	)

5019 
	#EXTI_PR_PR16
 ((
uöt32_t
)0x00010000Ë

	)

5020 
	#EXTI_PR_PR17
 ((
uöt32_t
)0x00020000Ë

	)

5021 
	#EXTI_PR_PR18
 ((
uöt32_t
)0x00040000Ë

	)

5022 
	#EXTI_PR_PR19
 ((
uöt32_t
)0x00080000Ë

	)

5023 
	#EXTI_PR_PR23
 ((
uöt32_t
)0x00800000Ë

	)

5031 
	#FLASH_ACR_LATENCY
 ((
uöt32_t
)0x0000000F)

	)

5032 
	#FLASH_ACR_LATENCY_0WS
 ((
uöt32_t
)0x00000000)

	)

5033 
	#FLASH_ACR_LATENCY_1WS
 ((
uöt32_t
)0x00000001)

	)

5034 
	#FLASH_ACR_LATENCY_2WS
 ((
uöt32_t
)0x00000002)

	)

5035 
	#FLASH_ACR_LATENCY_3WS
 ((
uöt32_t
)0x00000003)

	)

5036 
	#FLASH_ACR_LATENCY_4WS
 ((
uöt32_t
)0x00000004)

	)

5037 
	#FLASH_ACR_LATENCY_5WS
 ((
uöt32_t
)0x00000005)

	)

5038 
	#FLASH_ACR_LATENCY_6WS
 ((
uöt32_t
)0x00000006)

	)

5039 
	#FLASH_ACR_LATENCY_7WS
 ((
uöt32_t
)0x00000007)

	)

5040 
	#FLASH_ACR_LATENCY_8WS
 ((
uöt32_t
)0x00000008)

	)

5041 
	#FLASH_ACR_LATENCY_9WS
 ((
uöt32_t
)0x00000009)

	)

5042 
	#FLASH_ACR_LATENCY_10WS
 ((
uöt32_t
)0x0000000A)

	)

5043 
	#FLASH_ACR_LATENCY_11WS
 ((
uöt32_t
)0x0000000B)

	)

5044 
	#FLASH_ACR_LATENCY_12WS
 ((
uöt32_t
)0x0000000C)

	)

5045 
	#FLASH_ACR_LATENCY_13WS
 ((
uöt32_t
)0x0000000D)

	)

5046 
	#FLASH_ACR_LATENCY_14WS
 ((
uöt32_t
)0x0000000E)

	)

5047 
	#FLASH_ACR_LATENCY_15WS
 ((
uöt32_t
)0x0000000F)

	)

5049 
	#FLASH_ACR_PRFTEN
 ((
uöt32_t
)0x00000100)

	)

5050 
	#FLASH_ACR_ICEN
 ((
uöt32_t
)0x00000200)

	)

5051 
	#FLASH_ACR_DCEN
 ((
uöt32_t
)0x00000400)

	)

5052 
	#FLASH_ACR_ICRST
 ((
uöt32_t
)0x00000800)

	)

5053 
	#FLASH_ACR_DCRST
 ((
uöt32_t
)0x00001000)

	)

5054 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
uöt32_t
)0x40023C00)

	)

5055 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023C03)

	)

5058 
	#FLASH_SR_EOP
 ((
uöt32_t
)0x00000001)

	)

5059 
	#FLASH_SR_SOP
 ((
uöt32_t
)0x00000002)

	)

5060 
	#FLASH_SR_WRPERR
 ((
uöt32_t
)0x00000010)

	)

5061 
	#FLASH_SR_PGAERR
 ((
uöt32_t
)0x00000020)

	)

5062 
	#FLASH_SR_PGPERR
 ((
uöt32_t
)0x00000040)

	)

5063 
	#FLASH_SR_PGSERR
 ((
uöt32_t
)0x00000080)

	)

5064 
	#FLASH_SR_BSY
 ((
uöt32_t
)0x00010000)

	)

5067 
	#FLASH_CR_PG
 ((
uöt32_t
)0x00000001)

	)

5068 
	#FLASH_CR_SER
 ((
uöt32_t
)0x00000002)

	)

5069 
	#FLASH_CR_MER
 ((
uöt32_t
)0x00000004)

	)

5070 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

5071 
	#FLASH_CR_SNB
 ((
uöt32_t
)0x000000F8)

	)

5072 
	#FLASH_CR_SNB_0
 ((
uöt32_t
)0x00000008)

	)

5073 
	#FLASH_CR_SNB_1
 ((
uöt32_t
)0x00000010)

	)

5074 
	#FLASH_CR_SNB_2
 ((
uöt32_t
)0x00000020)

	)

5075 
	#FLASH_CR_SNB_3
 ((
uöt32_t
)0x00000040)

	)

5076 
	#FLASH_CR_SNB_4
 ((
uöt32_t
)0x00000040)

	)

5077 
	#FLASH_CR_PSIZE
 ((
uöt32_t
)0x00000300)

	)

5078 
	#FLASH_CR_PSIZE_0
 ((
uöt32_t
)0x00000100)

	)

5079 
	#FLASH_CR_PSIZE_1
 ((
uöt32_t
)0x00000200)

	)

5080 
	#FLASH_CR_MER2
 ((
uöt32_t
)0x00008000)

	)

5081 
	#FLASH_CR_STRT
 ((
uöt32_t
)0x00010000)

	)

5082 
	#FLASH_CR_EOPIE
 ((
uöt32_t
)0x01000000)

	)

5083 
	#FLASH_CR_LOCK
 ((
uöt32_t
)0x80000000)

	)

5086 
	#FLASH_OPTCR_OPTLOCK
 ((
uöt32_t
)0x00000001)

	)

5087 
	#FLASH_OPTCR_OPTSTRT
 ((
uöt32_t
)0x00000002)

	)

5088 
	#FLASH_OPTCR_BOR_LEV_0
 ((
uöt32_t
)0x00000004)

	)

5089 
	#FLASH_OPTCR_BOR_LEV_1
 ((
uöt32_t
)0x00000008)

	)

5090 
	#FLASH_OPTCR_BOR_LEV
 ((
uöt32_t
)0x0000000C)

	)

5091 
	#FLASH_OPTCR_BFB2
 ((
uöt32_t
)0x00000010)

	)

5093 
	#FLASH_OPTCR_WDG_SW
 ((
uöt32_t
)0x00000020)

	)

5094 
	#FLASH_OPTCR_nRST_STOP
 ((
uöt32_t
)0x00000040)

	)

5095 
	#FLASH_OPTCR_nRST_STDBY
 ((
uöt32_t
)0x00000080)

	)

5096 
	#FLASH_OPTCR_RDP
 ((
uöt32_t
)0x0000FF00)

	)

5097 
	#FLASH_OPTCR_RDP_0
 ((
uöt32_t
)0x00000100)

	)

5098 
	#FLASH_OPTCR_RDP_1
 ((
uöt32_t
)0x00000200)

	)

5099 
	#FLASH_OPTCR_RDP_2
 ((
uöt32_t
)0x00000400)

	)

5100 
	#FLASH_OPTCR_RDP_3
 ((
uöt32_t
)0x00000800)

	)

5101 
	#FLASH_OPTCR_RDP_4
 ((
uöt32_t
)0x00001000)

	)

5102 
	#FLASH_OPTCR_RDP_5
 ((
uöt32_t
)0x00002000)

	)

5103 
	#FLASH_OPTCR_RDP_6
 ((
uöt32_t
)0x00004000)

	)

5104 
	#FLASH_OPTCR_RDP_7
 ((
uöt32_t
)0x00008000)

	)

5105 
	#FLASH_OPTCR_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

5106 
	#FLASH_OPTCR_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

5107 
	#FLASH_OPTCR_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

5108 
	#FLASH_OPTCR_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

5109 
	#FLASH_OPTCR_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

5110 
	#FLASH_OPTCR_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

5111 
	#FLASH_OPTCR_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

5112 
	#FLASH_OPTCR_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

5113 
	#FLASH_OPTCR_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

5114 
	#FLASH_OPTCR_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

5115 
	#FLASH_OPTCR_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

5116 
	#FLASH_OPTCR_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

5117 
	#FLASH_OPTCR_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

5119 
	#FLASH_OPTCR_DB1M
 ((
uöt32_t
)0x40000000)

	)

5120 
	#FLASH_OPTCR_SPRMOD
 ((
uöt32_t
)0x80000000)

	)

5123 
	#FLASH_OPTCR1_nWRP
 ((
uöt32_t
)0x0FFF0000)

	)

5124 
	#FLASH_OPTCR1_nWRP_0
 ((
uöt32_t
)0x00010000)

	)

5125 
	#FLASH_OPTCR1_nWRP_1
 ((
uöt32_t
)0x00020000)

	)

5126 
	#FLASH_OPTCR1_nWRP_2
 ((
uöt32_t
)0x00040000)

	)

5127 
	#FLASH_OPTCR1_nWRP_3
 ((
uöt32_t
)0x00080000)

	)

5128 
	#FLASH_OPTCR1_nWRP_4
 ((
uöt32_t
)0x00100000)

	)

5129 
	#FLASH_OPTCR1_nWRP_5
 ((
uöt32_t
)0x00200000)

	)

5130 
	#FLASH_OPTCR1_nWRP_6
 ((
uöt32_t
)0x00400000)

	)

5131 
	#FLASH_OPTCR1_nWRP_7
 ((
uöt32_t
)0x00800000)

	)

5132 
	#FLASH_OPTCR1_nWRP_8
 ((
uöt32_t
)0x01000000)

	)

5133 
	#FLASH_OPTCR1_nWRP_9
 ((
uöt32_t
)0x02000000)

	)

5134 
	#FLASH_OPTCR1_nWRP_10
 ((
uöt32_t
)0x04000000)

	)

5135 
	#FLASH_OPTCR1_nWRP_11
 ((
uöt32_t
)0x08000000)

	)

5137 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

5144 
	#FSMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5145 
	#FSMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5147 
	#FSMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5148 
	#FSMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5149 
	#FSMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5151 
	#FSMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5152 
	#FSMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5153 
	#FSMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5155 
	#FSMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5156 
	#FSMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5157 
	#FSMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5158 
	#FSMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5159 
	#FSMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5160 
	#FSMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5161 
	#FSMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5162 
	#FSMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5163 
	#FSMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5164 
	#FSMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5167 
	#FSMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5168 
	#FSMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5170 
	#FSMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5171 
	#FSMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5172 
	#FSMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5174 
	#FSMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5175 
	#FSMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5176 
	#FSMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5178 
	#FSMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5179 
	#FSMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5180 
	#FSMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5181 
	#FSMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5182 
	#FSMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5183 
	#FSMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5184 
	#FSMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5185 
	#FSMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5186 
	#FSMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5187 
	#FSMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5190 
	#FSMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5191 
	#FSMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5193 
	#FSMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5194 
	#FSMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5195 
	#FSMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5197 
	#FSMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5198 
	#FSMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5199 
	#FSMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5201 
	#FSMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5202 
	#FSMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5203 
	#FSMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5204 
	#FSMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5205 
	#FSMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5206 
	#FSMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5207 
	#FSMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5208 
	#FSMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5209 
	#FSMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5210 
	#FSMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5213 
	#FSMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5214 
	#FSMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5216 
	#FSMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5217 
	#FSMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5218 
	#FSMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5220 
	#FSMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5221 
	#FSMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5222 
	#FSMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5224 
	#FSMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5225 
	#FSMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5226 
	#FSMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5227 
	#FSMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5228 
	#FSMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5229 
	#FSMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5230 
	#FSMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5231 
	#FSMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5232 
	#FSMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5233 
	#FSMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5236 
	#FSMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5237 
	#FSMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5238 
	#FSMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5239 
	#FSMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5240 
	#FSMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5242 
	#FSMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5243 
	#FSMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5244 
	#FSMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5245 
	#FSMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5246 
	#FSMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5248 
	#FSMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5249 
	#FSMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5250 
	#FSMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5251 
	#FSMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5252 
	#FSMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5254 
	#FSMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5255 
	#FSMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5256 
	#FSMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5257 
	#FSMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5258 
	#FSMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5260 
	#FSMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5261 
	#FSMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5262 
	#FSMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5263 
	#FSMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5264 
	#FSMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5266 
	#FSMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5267 
	#FSMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5268 
	#FSMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5269 
	#FSMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5270 
	#FSMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5272 
	#FSMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5273 
	#FSMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5274 
	#FSMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5277 
	#FSMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5278 
	#FSMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5279 
	#FSMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5280 
	#FSMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5281 
	#FSMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5283 
	#FSMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5284 
	#FSMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5285 
	#FSMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5286 
	#FSMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5287 
	#FSMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5289 
	#FSMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5290 
	#FSMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5291 
	#FSMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5292 
	#FSMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5293 
	#FSMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5295 
	#FSMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5296 
	#FSMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5297 
	#FSMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5298 
	#FSMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5299 
	#FSMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5301 
	#FSMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5302 
	#FSMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5303 
	#FSMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5304 
	#FSMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5305 
	#FSMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5307 
	#FSMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5308 
	#FSMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5309 
	#FSMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5310 
	#FSMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5311 
	#FSMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5313 
	#FSMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5314 
	#FSMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5315 
	#FSMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5318 
	#FSMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5319 
	#FSMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5320 
	#FSMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5321 
	#FSMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5322 
	#FSMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5324 
	#FSMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5325 
	#FSMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5326 
	#FSMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5327 
	#FSMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5328 
	#FSMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5330 
	#FSMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5331 
	#FSMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5332 
	#FSMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5333 
	#FSMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5334 
	#FSMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5336 
	#FSMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5337 
	#FSMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5338 
	#FSMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5339 
	#FSMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5340 
	#FSMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5342 
	#FSMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5343 
	#FSMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5344 
	#FSMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5345 
	#FSMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5346 
	#FSMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5348 
	#FSMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5349 
	#FSMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5350 
	#FSMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5351 
	#FSMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5352 
	#FSMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5354 
	#FSMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5355 
	#FSMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5356 
	#FSMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5359 
	#FSMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5360 
	#FSMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5361 
	#FSMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5362 
	#FSMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5363 
	#FSMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5365 
	#FSMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5366 
	#FSMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5367 
	#FSMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5368 
	#FSMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5369 
	#FSMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5371 
	#FSMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5372 
	#FSMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5373 
	#FSMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5374 
	#FSMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5375 
	#FSMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5377 
	#FSMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5378 
	#FSMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5379 
	#FSMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5380 
	#FSMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5381 
	#FSMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5383 
	#FSMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

5384 
	#FSMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

5385 
	#FSMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

5386 
	#FSMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

5387 
	#FSMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

5389 
	#FSMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

5390 
	#FSMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

5391 
	#FSMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

5392 
	#FSMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

5393 
	#FSMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

5395 
	#FSMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5396 
	#FSMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5397 
	#FSMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5400 
	#FSMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5401 
	#FSMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5402 
	#FSMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5403 
	#FSMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5404 
	#FSMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5406 
	#FSMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5407 
	#FSMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5408 
	#FSMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5409 
	#FSMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5410 
	#FSMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5412 
	#FSMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5413 
	#FSMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5414 
	#FSMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5415 
	#FSMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5416 
	#FSMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5418 
	#FSMC_BWTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5419 
	#FSMC_BWTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5420 
	#FSMC_BWTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5421 
	#FSMC_BWTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5422 
	#FSMC_BWTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5424 
	#FSMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5425 
	#FSMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5426 
	#FSMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5429 
	#FSMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5430 
	#FSMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5431 
	#FSMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5432 
	#FSMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5433 
	#FSMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5435 
	#FSMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5436 
	#FSMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5437 
	#FSMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5438 
	#FSMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5439 
	#FSMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5441 
	#FSMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5442 
	#FSMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5443 
	#FSMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5444 
	#FSMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5445 
	#FSMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5447 
	#FSMC_BWTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5448 
	#FSMC_BWTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5449 
	#FSMC_BWTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5450 
	#FSMC_BWTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5451 
	#FSMC_BWTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5453 
	#FSMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5454 
	#FSMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5455 
	#FSMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5458 
	#FSMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5459 
	#FSMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5460 
	#FSMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5461 
	#FSMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5462 
	#FSMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5464 
	#FSMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5465 
	#FSMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5466 
	#FSMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5467 
	#FSMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5468 
	#FSMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5470 
	#FSMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5471 
	#FSMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5472 
	#FSMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5473 
	#FSMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5474 
	#FSMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5476 
	#FSMC_BWTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5477 
	#FSMC_BWTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5478 
	#FSMC_BWTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5479 
	#FSMC_BWTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5480 
	#FSMC_BWTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5482 
	#FSMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5483 
	#FSMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5484 
	#FSMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5487 
	#FSMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

5488 
	#FSMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

5489 
	#FSMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

5490 
	#FSMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

5491 
	#FSMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

5493 
	#FSMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

5494 
	#FSMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

5495 
	#FSMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

5496 
	#FSMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

5497 
	#FSMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

5499 
	#FSMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

5500 
	#FSMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

5501 
	#FSMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

5502 
	#FSMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

5503 
	#FSMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

5505 
	#FSMC_BWTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

5506 
	#FSMC_BWTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

5507 
	#FSMC_BWTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

5508 
	#FSMC_BWTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

5509 
	#FSMC_BWTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

5511 
	#FSMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

5512 
	#FSMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

5513 
	#FSMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

5516 
	#FSMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5517 
	#FSMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5518 
	#FSMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5520 
	#FSMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5521 
	#FSMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5522 
	#FSMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5524 
	#FSMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5526 
	#FSMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5527 
	#FSMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5528 
	#FSMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5529 
	#FSMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5530 
	#FSMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5532 
	#FSMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5533 
	#FSMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5534 
	#FSMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5535 
	#FSMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5536 
	#FSMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5538 
	#FSMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5539 
	#FSMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5540 
	#FSMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5541 
	#FSMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5544 
	#FSMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5545 
	#FSMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5546 
	#FSMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5548 
	#FSMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5549 
	#FSMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5550 
	#FSMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5552 
	#FSMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5554 
	#FSMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5555 
	#FSMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5556 
	#FSMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5557 
	#FSMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5558 
	#FSMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5560 
	#FSMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5561 
	#FSMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5562 
	#FSMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5563 
	#FSMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5564 
	#FSMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5566 
	#FSMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5567 
	#FSMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5568 
	#FSMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5569 
	#FSMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5572 
	#FSMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

5573 
	#FSMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

5574 
	#FSMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

5576 
	#FSMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

5577 
	#FSMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5578 
	#FSMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5580 
	#FSMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

5582 
	#FSMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

5583 
	#FSMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

5584 
	#FSMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

5585 
	#FSMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

5586 
	#FSMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

5588 
	#FSMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

5589 
	#FSMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

5590 
	#FSMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

5591 
	#FSMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

5592 
	#FSMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

5594 
	#FSMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

5595 
	#FSMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

5596 
	#FSMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

5597 
	#FSMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

5600 
	#FSMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

5601 
	#FSMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

5602 
	#FSMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

5603 
	#FSMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

5604 
	#FSMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

5605 
	#FSMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

5606 
	#FSMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5609 
	#FSMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

5610 
	#FSMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

5611 
	#FSMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

5612 
	#FSMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

5613 
	#FSMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

5614 
	#FSMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

5615 
	#FSMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5618 
	#FSMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

5619 
	#FSMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

5620 
	#FSMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

5621 
	#FSMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

5622 
	#FSMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

5623 
	#FSMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

5624 
	#FSMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

5627 
	#FSMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

5628 
	#FSMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5629 
	#FSMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5630 
	#FSMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5631 
	#FSMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5632 
	#FSMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5633 
	#FSMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5634 
	#FSMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5635 
	#FSMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5637 
	#FSMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5638 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5639 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5640 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5641 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5642 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5643 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5644 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5645 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5647 
	#FSMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5648 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5649 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5650 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5651 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5652 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5653 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5654 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5655 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5657 
	#FSMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5658 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5659 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5660 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5661 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5662 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5663 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5664 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5665 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5668 
	#FSMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

5669 
	#FSMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5670 
	#FSMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5671 
	#FSMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5672 
	#FSMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5673 
	#FSMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5674 
	#FSMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5675 
	#FSMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5676 
	#FSMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5678 
	#FSMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5679 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5680 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5681 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5682 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5683 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5684 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5685 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5686 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5688 
	#FSMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5689 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5690 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5691 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5692 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5693 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5694 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5695 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5696 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5698 
	#FSMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5699 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5700 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5701 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5702 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5703 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5704 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5705 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5706 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5709 
	#FSMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

5710 
	#FSMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5711 
	#FSMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5712 
	#FSMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5713 
	#FSMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5714 
	#FSMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5715 
	#FSMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5716 
	#FSMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5717 
	#FSMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5719 
	#FSMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5720 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5721 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5722 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5723 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5724 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5725 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5726 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5727 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5729 
	#FSMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5730 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5731 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5732 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5733 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5734 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5735 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5736 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5737 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5739 
	#FSMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5740 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5741 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5742 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5743 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5744 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5745 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5746 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5747 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5750 
	#FSMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

5751 
	#FSMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

5752 
	#FSMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

5753 
	#FSMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

5754 
	#FSMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

5755 
	#FSMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

5756 
	#FSMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

5757 
	#FSMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

5758 
	#FSMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

5760 
	#FSMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

5761 
	#FSMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

5762 
	#FSMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

5763 
	#FSMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

5764 
	#FSMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

5765 
	#FSMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

5766 
	#FSMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

5767 
	#FSMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

5768 
	#FSMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

5770 
	#FSMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

5771 
	#FSMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

5772 
	#FSMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

5773 
	#FSMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

5774 
	#FSMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

5775 
	#FSMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

5776 
	#FSMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

5777 
	#FSMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

5778 
	#FSMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

5780 
	#FSMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

5781 
	#FSMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

5782 
	#FSMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

5783 
	#FSMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

5784 
	#FSMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

5785 
	#FSMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

5786 
	#FSMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

5787 
	#FSMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

5788 
	#FSMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

5791 
	#FSMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

5792 
	#FSMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

5793 
	#FSMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

5794 
	#FSMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

5795 
	#FSMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

5796 
	#FSMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

5797 
	#FSMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

5798 
	#FSMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

5799 
	#FSMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

5801 
	#FSMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

5802 
	#FSMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

5803 
	#FSMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

5804 
	#FSMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

5805 
	#FSMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

5806 
	#FSMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

5807 
	#FSMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

5808 
	#FSMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

5809 
	#FSMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

5811 
	#FSMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

5812 
	#FSMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

5813 
	#FSMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

5814 
	#FSMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

5815 
	#FSMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

5816 
	#FSMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

5817 
	#FSMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

5818 
	#FSMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

5819 
	#FSMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

5821 
	#FSMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

5822 
	#FSMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

5823 
	#FSMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

5824 
	#FSMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

5825 
	#FSMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

5826 
	#FSMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

5827 
	#FSMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

5828 
	#FSMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

5829 
	#FSMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

5832 
	#FSMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

5833 
	#FSMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5834 
	#FSMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5835 
	#FSMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5836 
	#FSMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5837 
	#FSMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5838 
	#FSMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5839 
	#FSMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5840 
	#FSMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5842 
	#FSMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5843 
	#FSMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5844 
	#FSMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5845 
	#FSMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5846 
	#FSMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5847 
	#FSMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5848 
	#FSMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5849 
	#FSMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5850 
	#FSMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5852 
	#FSMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5853 
	#FSMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5854 
	#FSMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5855 
	#FSMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5856 
	#FSMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5857 
	#FSMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5858 
	#FSMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5859 
	#FSMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5860 
	#FSMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5862 
	#FSMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5863 
	#FSMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5864 
	#FSMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5865 
	#FSMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5866 
	#FSMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5867 
	#FSMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5868 
	#FSMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5869 
	#FSMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5870 
	#FSMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5873 
	#FSMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

5874 
	#FSMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

5875 
	#FSMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

5876 
	#FSMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

5877 
	#FSMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

5878 
	#FSMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

5879 
	#FSMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

5880 
	#FSMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

5881 
	#FSMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

5883 
	#FSMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

5884 
	#FSMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

5885 
	#FSMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

5886 
	#FSMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

5887 
	#FSMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

5888 
	#FSMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

5889 
	#FSMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

5890 
	#FSMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

5891 
	#FSMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

5893 
	#FSMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

5894 
	#FSMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

5895 
	#FSMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

5896 
	#FSMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

5897 
	#FSMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

5898 
	#FSMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

5899 
	#FSMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

5900 
	#FSMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

5901 
	#FSMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

5903 
	#FSMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

5904 
	#FSMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

5905 
	#FSMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

5906 
	#FSMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

5907 
	#FSMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

5908 
	#FSMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

5909 
	#FSMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

5910 
	#FSMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

5911 
	#FSMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

5914 
	#FSMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

5917 
	#FSMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

5920 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

5927 
	#FMC_BCR1_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5928 
	#FMC_BCR1_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5930 
	#FMC_BCR1_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5931 
	#FMC_BCR1_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5932 
	#FMC_BCR1_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5934 
	#FMC_BCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5935 
	#FMC_BCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5936 
	#FMC_BCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5938 
	#FMC_BCR1_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5939 
	#FMC_BCR1_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5940 
	#FMC_BCR1_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5941 
	#FMC_BCR1_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5942 
	#FMC_BCR1_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5943 
	#FMC_BCR1_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5944 
	#FMC_BCR1_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5945 
	#FMC_BCR1_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5946 
	#FMC_BCR1_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5947 
	#FMC_BCR1_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5948 
	#FMC_BCR1_CCLKEN
 ((
uöt32_t
)0x00100000Ë

	)

5951 
	#FMC_BCR2_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5952 
	#FMC_BCR2_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5954 
	#FMC_BCR2_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5955 
	#FMC_BCR2_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5956 
	#FMC_BCR2_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5958 
	#FMC_BCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5959 
	#FMC_BCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5960 
	#FMC_BCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5962 
	#FMC_BCR2_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5963 
	#FMC_BCR2_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5964 
	#FMC_BCR2_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5965 
	#FMC_BCR2_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5966 
	#FMC_BCR2_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5967 
	#FMC_BCR2_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5968 
	#FMC_BCR2_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5969 
	#FMC_BCR2_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5970 
	#FMC_BCR2_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5971 
	#FMC_BCR2_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5974 
	#FMC_BCR3_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5975 
	#FMC_BCR3_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

5977 
	#FMC_BCR3_MTYP
 ((
uöt32_t
)0x0000000CË

	)

5978 
	#FMC_BCR3_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

5979 
	#FMC_BCR3_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

5981 
	#FMC_BCR3_MWID
 ((
uöt32_t
)0x00000030Ë

	)

5982 
	#FMC_BCR3_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

5983 
	#FMC_BCR3_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

5985 
	#FMC_BCR3_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

5986 
	#FMC_BCR3_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

5987 
	#FMC_BCR3_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

5988 
	#FMC_BCR3_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

5989 
	#FMC_BCR3_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

5990 
	#FMC_BCR3_WREN
 ((
uöt32_t
)0x00001000Ë

	)

5991 
	#FMC_BCR3_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

5992 
	#FMC_BCR3_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

5993 
	#FMC_BCR3_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

5994 
	#FMC_BCR3_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

5997 
	#FMC_BCR4_MBKEN
 ((
uöt32_t
)0x00000001Ë

	)

5998 
	#FMC_BCR4_MUXEN
 ((
uöt32_t
)0x00000002Ë

	)

6000 
	#FMC_BCR4_MTYP
 ((
uöt32_t
)0x0000000CË

	)

6001 
	#FMC_BCR4_MTYP_0
 ((
uöt32_t
)0x00000004Ë

	)

6002 
	#FMC_BCR4_MTYP_1
 ((
uöt32_t
)0x00000008Ë

	)

6004 
	#FMC_BCR4_MWID
 ((
uöt32_t
)0x00000030Ë

	)

6005 
	#FMC_BCR4_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6006 
	#FMC_BCR4_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6008 
	#FMC_BCR4_FACCEN
 ((
uöt32_t
)0x00000040Ë

	)

6009 
	#FMC_BCR4_BURSTEN
 ((
uöt32_t
)0x00000100Ë

	)

6010 
	#FMC_BCR4_WAITPOL
 ((
uöt32_t
)0x00000200Ë

	)

6011 
	#FMC_BCR4_WRAPMOD
 ((
uöt32_t
)0x00000400Ë

	)

6012 
	#FMC_BCR4_WAITCFG
 ((
uöt32_t
)0x00000800Ë

	)

6013 
	#FMC_BCR4_WREN
 ((
uöt32_t
)0x00001000Ë

	)

6014 
	#FMC_BCR4_WAITEN
 ((
uöt32_t
)0x00002000Ë

	)

6015 
	#FMC_BCR4_EXTMOD
 ((
uöt32_t
)0x00004000Ë

	)

6016 
	#FMC_BCR4_ASYNCWAIT
 ((
uöt32_t
)0x00008000Ë

	)

6017 
	#FMC_BCR4_CBURSTRW
 ((
uöt32_t
)0x00080000Ë

	)

6020 
	#FMC_BTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6021 
	#FMC_BTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6022 
	#FMC_BTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6023 
	#FMC_BTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6024 
	#FMC_BTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6026 
	#FMC_BTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6027 
	#FMC_BTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6028 
	#FMC_BTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6029 
	#FMC_BTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6030 
	#FMC_BTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6032 
	#FMC_BTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6033 
	#FMC_BTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6034 
	#FMC_BTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6035 
	#FMC_BTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6036 
	#FMC_BTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6037 
	#FMC_BTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6038 
	#FMC_BTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6039 
	#FMC_BTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6040 
	#FMC_BTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6042 
	#FMC_BTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6043 
	#FMC_BTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6044 
	#FMC_BTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6045 
	#FMC_BTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6046 
	#FMC_BTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6048 
	#FMC_BTR1_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6049 
	#FMC_BTR1_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6050 
	#FMC_BTR1_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6051 
	#FMC_BTR1_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6052 
	#FMC_BTR1_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6054 
	#FMC_BTR1_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6055 
	#FMC_BTR1_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6056 
	#FMC_BTR1_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6057 
	#FMC_BTR1_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6058 
	#FMC_BTR1_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6060 
	#FMC_BTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6061 
	#FMC_BTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6062 
	#FMC_BTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6065 
	#FMC_BTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6066 
	#FMC_BTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6067 
	#FMC_BTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6068 
	#FMC_BTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6069 
	#FMC_BTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6071 
	#FMC_BTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6072 
	#FMC_BTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6073 
	#FMC_BTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6074 
	#FMC_BTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6075 
	#FMC_BTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6077 
	#FMC_BTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6078 
	#FMC_BTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6079 
	#FMC_BTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6080 
	#FMC_BTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6081 
	#FMC_BTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6082 
	#FMC_BTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6083 
	#FMC_BTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6084 
	#FMC_BTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6085 
	#FMC_BTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6087 
	#FMC_BTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6088 
	#FMC_BTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6089 
	#FMC_BTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6090 
	#FMC_BTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6091 
	#FMC_BTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6093 
	#FMC_BTR2_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6094 
	#FMC_BTR2_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6095 
	#FMC_BTR2_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6096 
	#FMC_BTR2_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6097 
	#FMC_BTR2_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6099 
	#FMC_BTR2_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6100 
	#FMC_BTR2_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6101 
	#FMC_BTR2_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6102 
	#FMC_BTR2_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6103 
	#FMC_BTR2_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6105 
	#FMC_BTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6106 
	#FMC_BTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6107 
	#FMC_BTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6110 
	#FMC_BTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6111 
	#FMC_BTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6112 
	#FMC_BTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6113 
	#FMC_BTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6114 
	#FMC_BTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6116 
	#FMC_BTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6117 
	#FMC_BTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6118 
	#FMC_BTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6119 
	#FMC_BTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6120 
	#FMC_BTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6122 
	#FMC_BTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6123 
	#FMC_BTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6124 
	#FMC_BTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6125 
	#FMC_BTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6126 
	#FMC_BTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6127 
	#FMC_BTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6128 
	#FMC_BTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6129 
	#FMC_BTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6130 
	#FMC_BTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6132 
	#FMC_BTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6133 
	#FMC_BTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6134 
	#FMC_BTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6135 
	#FMC_BTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6136 
	#FMC_BTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6138 
	#FMC_BTR3_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6139 
	#FMC_BTR3_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6140 
	#FMC_BTR3_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6141 
	#FMC_BTR3_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6142 
	#FMC_BTR3_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6144 
	#FMC_BTR3_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6145 
	#FMC_BTR3_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6146 
	#FMC_BTR3_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6147 
	#FMC_BTR3_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6148 
	#FMC_BTR3_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6150 
	#FMC_BTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6151 
	#FMC_BTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6152 
	#FMC_BTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6155 
	#FMC_BTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6156 
	#FMC_BTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6157 
	#FMC_BTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6158 
	#FMC_BTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6159 
	#FMC_BTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6161 
	#FMC_BTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6162 
	#FMC_BTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6163 
	#FMC_BTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6164 
	#FMC_BTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6165 
	#FMC_BTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6167 
	#FMC_BTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6168 
	#FMC_BTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6169 
	#FMC_BTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6170 
	#FMC_BTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6171 
	#FMC_BTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6172 
	#FMC_BTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6173 
	#FMC_BTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6174 
	#FMC_BTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6175 
	#FMC_BTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6177 
	#FMC_BTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6178 
	#FMC_BTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6179 
	#FMC_BTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6180 
	#FMC_BTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6181 
	#FMC_BTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6183 
	#FMC_BTR4_CLKDIV
 ((
uöt32_t
)0x00F00000Ë

	)

6184 
	#FMC_BTR4_CLKDIV_0
 ((
uöt32_t
)0x00100000Ë

	)

6185 
	#FMC_BTR4_CLKDIV_1
 ((
uöt32_t
)0x00200000Ë

	)

6186 
	#FMC_BTR4_CLKDIV_2
 ((
uöt32_t
)0x00400000Ë

	)

6187 
	#FMC_BTR4_CLKDIV_3
 ((
uöt32_t
)0x00800000Ë

	)

6189 
	#FMC_BTR4_DATLAT
 ((
uöt32_t
)0x0F000000Ë

	)

6190 
	#FMC_BTR4_DATLAT_0
 ((
uöt32_t
)0x01000000Ë

	)

6191 
	#FMC_BTR4_DATLAT_1
 ((
uöt32_t
)0x02000000Ë

	)

6192 
	#FMC_BTR4_DATLAT_2
 ((
uöt32_t
)0x04000000Ë

	)

6193 
	#FMC_BTR4_DATLAT_3
 ((
uöt32_t
)0x08000000Ë

	)

6195 
	#FMC_BTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6196 
	#FMC_BTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6197 
	#FMC_BTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6200 
	#FMC_BWTR1_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6201 
	#FMC_BWTR1_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6202 
	#FMC_BWTR1_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6203 
	#FMC_BWTR1_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6204 
	#FMC_BWTR1_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6206 
	#FMC_BWTR1_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6207 
	#FMC_BWTR1_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6208 
	#FMC_BWTR1_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6209 
	#FMC_BWTR1_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6210 
	#FMC_BWTR1_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6212 
	#FMC_BWTR1_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6213 
	#FMC_BWTR1_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6214 
	#FMC_BWTR1_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6215 
	#FMC_BWTR1_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6216 
	#FMC_BWTR1_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6217 
	#FMC_BWTR1_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6218 
	#FMC_BWTR1_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6219 
	#FMC_BWTR1_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6220 
	#FMC_BWTR1_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6222 
	#FMC_BWTR1_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6223 
	#FMC_BWTR1_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6224 
	#FMC_BWTR1_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6225 
	#FMC_BWTR1_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6226 
	#FMC_BWTR1_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6228 
	#FMC_BWTR1_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6229 
	#FMC_BWTR1_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6230 
	#FMC_BWTR1_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6233 
	#FMC_BWTR2_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6234 
	#FMC_BWTR2_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6235 
	#FMC_BWTR2_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6236 
	#FMC_BWTR2_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6237 
	#FMC_BWTR2_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6239 
	#FMC_BWTR2_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6240 
	#FMC_BWTR2_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6241 
	#FMC_BWTR2_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6242 
	#FMC_BWTR2_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6243 
	#FMC_BWTR2_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6245 
	#FMC_BWTR2_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6246 
	#FMC_BWTR2_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6247 
	#FMC_BWTR2_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6248 
	#FMC_BWTR2_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6249 
	#FMC_BWTR2_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6250 
	#FMC_BWTR2_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6251 
	#FMC_BWTR2_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6252 
	#FMC_BWTR2_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6253 
	#FMC_BWTR2_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6255 
	#FMC_BWTR2_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6256 
	#FMC_BWTR2_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6257 
	#FMC_BWTR2_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6258 
	#FMC_BWTR2_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6259 
	#FMC_BWTR2_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6261 
	#FMC_BWTR2_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6262 
	#FMC_BWTR2_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6263 
	#FMC_BWTR2_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6266 
	#FMC_BWTR3_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6267 
	#FMC_BWTR3_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6268 
	#FMC_BWTR3_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6269 
	#FMC_BWTR3_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6270 
	#FMC_BWTR3_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6272 
	#FMC_BWTR3_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6273 
	#FMC_BWTR3_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6274 
	#FMC_BWTR3_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6275 
	#FMC_BWTR3_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6276 
	#FMC_BWTR3_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6278 
	#FMC_BWTR3_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6279 
	#FMC_BWTR3_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6280 
	#FMC_BWTR3_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6281 
	#FMC_BWTR3_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6282 
	#FMC_BWTR3_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6283 
	#FMC_BWTR3_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6284 
	#FMC_BWTR3_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6285 
	#FMC_BWTR3_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6286 
	#FMC_BWTR3_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6288 
	#FMC_BWTR3_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6289 
	#FMC_BWTR3_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6290 
	#FMC_BWTR3_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6291 
	#FMC_BWTR3_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6292 
	#FMC_BWTR3_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6294 
	#FMC_BWTR3_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6295 
	#FMC_BWTR3_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6296 
	#FMC_BWTR3_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6299 
	#FMC_BWTR4_ADDSET
 ((
uöt32_t
)0x0000000FË

	)

6300 
	#FMC_BWTR4_ADDSET_0
 ((
uöt32_t
)0x00000001Ë

	)

6301 
	#FMC_BWTR4_ADDSET_1
 ((
uöt32_t
)0x00000002Ë

	)

6302 
	#FMC_BWTR4_ADDSET_2
 ((
uöt32_t
)0x00000004Ë

	)

6303 
	#FMC_BWTR4_ADDSET_3
 ((
uöt32_t
)0x00000008Ë

	)

6305 
	#FMC_BWTR4_ADDHLD
 ((
uöt32_t
)0x000000F0Ë

	)

6306 
	#FMC_BWTR4_ADDHLD_0
 ((
uöt32_t
)0x00000010Ë

	)

6307 
	#FMC_BWTR4_ADDHLD_1
 ((
uöt32_t
)0x00000020Ë

	)

6308 
	#FMC_BWTR4_ADDHLD_2
 ((
uöt32_t
)0x00000040Ë

	)

6309 
	#FMC_BWTR4_ADDHLD_3
 ((
uöt32_t
)0x00000080Ë

	)

6311 
	#FMC_BWTR4_DATAST
 ((
uöt32_t
)0x0000FF00Ë

	)

6312 
	#FMC_BWTR4_DATAST_0
 ((
uöt32_t
)0x00000100Ë

	)

6313 
	#FMC_BWTR4_DATAST_1
 ((
uöt32_t
)0x00000200Ë

	)

6314 
	#FMC_BWTR4_DATAST_2
 ((
uöt32_t
)0x00000400Ë

	)

6315 
	#FMC_BWTR4_DATAST_3
 ((
uöt32_t
)0x00000800Ë

	)

6316 
	#FMC_BWTR4_DATAST_4
 ((
uöt32_t
)0x00001000Ë

	)

6317 
	#FMC_BWTR4_DATAST_5
 ((
uöt32_t
)0x00002000Ë

	)

6318 
	#FMC_BWTR4_DATAST_6
 ((
uöt32_t
)0x00004000Ë

	)

6319 
	#FMC_BWTR4_DATAST_7
 ((
uöt32_t
)0x00008000Ë

	)

6321 
	#FMC_BWTR4_BUSTURN
 ((
uöt32_t
)0x000F0000Ë

	)

6322 
	#FMC_BWTR4_BUSTURN_0
 ((
uöt32_t
)0x00010000Ë

	)

6323 
	#FMC_BWTR4_BUSTURN_1
 ((
uöt32_t
)0x00020000Ë

	)

6324 
	#FMC_BWTR4_BUSTURN_2
 ((
uöt32_t
)0x00040000Ë

	)

6325 
	#FMC_BWTR4_BUSTURN_3
 ((
uöt32_t
)0x00080000Ë

	)

6327 
	#FMC_BWTR4_ACCMOD
 ((
uöt32_t
)0x30000000Ë

	)

6328 
	#FMC_BWTR4_ACCMOD_0
 ((
uöt32_t
)0x10000000Ë

	)

6329 
	#FMC_BWTR4_ACCMOD_1
 ((
uöt32_t
)0x20000000Ë

	)

6332 
	#FMC_PCR2_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

6333 
	#FMC_PCR2_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

6334 
	#FMC_PCR2_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

6336 
	#FMC_PCR2_PWID
 ((
uöt32_t
)0x00000030Ë

	)

6337 
	#FMC_PCR2_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6338 
	#FMC_PCR2_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6340 
	#FMC_PCR2_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

6342 
	#FMC_PCR2_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

6343 
	#FMC_PCR2_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

6344 
	#FMC_PCR2_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

6345 
	#FMC_PCR2_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

6346 
	#FMC_PCR2_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

6348 
	#FMC_PCR2_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

6349 
	#FMC_PCR2_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

6350 
	#FMC_PCR2_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

6351 
	#FMC_PCR2_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

6352 
	#FMC_PCR2_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

6354 
	#FMC_PCR2_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

6355 
	#FMC_PCR2_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

6356 
	#FMC_PCR2_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

6357 
	#FMC_PCR2_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

6360 
	#FMC_PCR3_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

6361 
	#FMC_PCR3_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

6362 
	#FMC_PCR3_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

6364 
	#FMC_PCR3_PWID
 ((
uöt32_t
)0x00000030Ë

	)

6365 
	#FMC_PCR3_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6366 
	#FMC_PCR3_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6368 
	#FMC_PCR3_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

6370 
	#FMC_PCR3_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

6371 
	#FMC_PCR3_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

6372 
	#FMC_PCR3_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

6373 
	#FMC_PCR3_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

6374 
	#FMC_PCR3_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

6376 
	#FMC_PCR3_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

6377 
	#FMC_PCR3_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

6378 
	#FMC_PCR3_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

6379 
	#FMC_PCR3_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

6380 
	#FMC_PCR3_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

6382 
	#FMC_PCR3_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

6383 
	#FMC_PCR3_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

6384 
	#FMC_PCR3_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

6385 
	#FMC_PCR3_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

6388 
	#FMC_PCR4_PWAITEN
 ((
uöt32_t
)0x00000002Ë

	)

6389 
	#FMC_PCR4_PBKEN
 ((
uöt32_t
)0x00000004Ë

	)

6390 
	#FMC_PCR4_PTYP
 ((
uöt32_t
)0x00000008Ë

	)

6392 
	#FMC_PCR4_PWID
 ((
uöt32_t
)0x00000030Ë

	)

6393 
	#FMC_PCR4_PWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6394 
	#FMC_PCR4_PWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6396 
	#FMC_PCR4_ECCEN
 ((
uöt32_t
)0x00000040Ë

	)

6398 
	#FMC_PCR4_TCLR
 ((
uöt32_t
)0x00001E00Ë

	)

6399 
	#FMC_PCR4_TCLR_0
 ((
uöt32_t
)0x00000200Ë

	)

6400 
	#FMC_PCR4_TCLR_1
 ((
uöt32_t
)0x00000400Ë

	)

6401 
	#FMC_PCR4_TCLR_2
 ((
uöt32_t
)0x00000800Ë

	)

6402 
	#FMC_PCR4_TCLR_3
 ((
uöt32_t
)0x00001000Ë

	)

6404 
	#FMC_PCR4_TAR
 ((
uöt32_t
)0x0001E000Ë

	)

6405 
	#FMC_PCR4_TAR_0
 ((
uöt32_t
)0x00002000Ë

	)

6406 
	#FMC_PCR4_TAR_1
 ((
uöt32_t
)0x00004000Ë

	)

6407 
	#FMC_PCR4_TAR_2
 ((
uöt32_t
)0x00008000Ë

	)

6408 
	#FMC_PCR4_TAR_3
 ((
uöt32_t
)0x00010000Ë

	)

6410 
	#FMC_PCR4_ECCPS
 ((
uöt32_t
)0x000E0000Ë

	)

6411 
	#FMC_PCR4_ECCPS_0
 ((
uöt32_t
)0x00020000Ë

	)

6412 
	#FMC_PCR4_ECCPS_1
 ((
uöt32_t
)0x00040000Ë

	)

6413 
	#FMC_PCR4_ECCPS_2
 ((
uöt32_t
)0x00080000Ë

	)

6416 
	#FMC_SR2_IRS
 ((
uöt8_t
)0x01Ë

	)

6417 
	#FMC_SR2_ILS
 ((
uöt8_t
)0x02Ë

	)

6418 
	#FMC_SR2_IFS
 ((
uöt8_t
)0x04Ë

	)

6419 
	#FMC_SR2_IREN
 ((
uöt8_t
)0x08Ë

	)

6420 
	#FMC_SR2_ILEN
 ((
uöt8_t
)0x10Ë

	)

6421 
	#FMC_SR2_IFEN
 ((
uöt8_t
)0x20Ë

	)

6422 
	#FMC_SR2_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6425 
	#FMC_SR3_IRS
 ((
uöt8_t
)0x01Ë

	)

6426 
	#FMC_SR3_ILS
 ((
uöt8_t
)0x02Ë

	)

6427 
	#FMC_SR3_IFS
 ((
uöt8_t
)0x04Ë

	)

6428 
	#FMC_SR3_IREN
 ((
uöt8_t
)0x08Ë

	)

6429 
	#FMC_SR3_ILEN
 ((
uöt8_t
)0x10Ë

	)

6430 
	#FMC_SR3_IFEN
 ((
uöt8_t
)0x20Ë

	)

6431 
	#FMC_SR3_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6434 
	#FMC_SR4_IRS
 ((
uöt8_t
)0x01Ë

	)

6435 
	#FMC_SR4_ILS
 ((
uöt8_t
)0x02Ë

	)

6436 
	#FMC_SR4_IFS
 ((
uöt8_t
)0x04Ë

	)

6437 
	#FMC_SR4_IREN
 ((
uöt8_t
)0x08Ë

	)

6438 
	#FMC_SR4_ILEN
 ((
uöt8_t
)0x10Ë

	)

6439 
	#FMC_SR4_IFEN
 ((
uöt8_t
)0x20Ë

	)

6440 
	#FMC_SR4_FEMPT
 ((
uöt8_t
)0x40Ë

	)

6443 
	#FMC_PMEM2_MEMSET2
 ((
uöt32_t
)0x000000FFË

	)

6444 
	#FMC_PMEM2_MEMSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

6445 
	#FMC_PMEM2_MEMSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

6446 
	#FMC_PMEM2_MEMSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

6447 
	#FMC_PMEM2_MEMSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

6448 
	#FMC_PMEM2_MEMSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

6449 
	#FMC_PMEM2_MEMSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

6450 
	#FMC_PMEM2_MEMSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

6451 
	#FMC_PMEM2_MEMSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

6453 
	#FMC_PMEM2_MEMWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

6454 
	#FMC_PMEM2_MEMWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

6455 
	#FMC_PMEM2_MEMWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

6456 
	#FMC_PMEM2_MEMWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

6457 
	#FMC_PMEM2_MEMWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

6458 
	#FMC_PMEM2_MEMWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

6459 
	#FMC_PMEM2_MEMWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

6460 
	#FMC_PMEM2_MEMWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

6461 
	#FMC_PMEM2_MEMWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

6463 
	#FMC_PMEM2_MEMHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

6464 
	#FMC_PMEM2_MEMHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

6465 
	#FMC_PMEM2_MEMHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

6466 
	#FMC_PMEM2_MEMHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

6467 
	#FMC_PMEM2_MEMHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

6468 
	#FMC_PMEM2_MEMHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

6469 
	#FMC_PMEM2_MEMHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

6470 
	#FMC_PMEM2_MEMHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

6471 
	#FMC_PMEM2_MEMHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

6473 
	#FMC_PMEM2_MEMHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

6474 
	#FMC_PMEM2_MEMHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

6475 
	#FMC_PMEM2_MEMHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

6476 
	#FMC_PMEM2_MEMHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

6477 
	#FMC_PMEM2_MEMHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

6478 
	#FMC_PMEM2_MEMHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

6479 
	#FMC_PMEM2_MEMHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

6480 
	#FMC_PMEM2_MEMHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

6481 
	#FMC_PMEM2_MEMHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

6484 
	#FMC_PMEM3_MEMSET3
 ((
uöt32_t
)0x000000FFË

	)

6485 
	#FMC_PMEM3_MEMSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

6486 
	#FMC_PMEM3_MEMSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

6487 
	#FMC_PMEM3_MEMSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

6488 
	#FMC_PMEM3_MEMSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

6489 
	#FMC_PMEM3_MEMSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

6490 
	#FMC_PMEM3_MEMSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

6491 
	#FMC_PMEM3_MEMSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

6492 
	#FMC_PMEM3_MEMSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

6494 
	#FMC_PMEM3_MEMWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

6495 
	#FMC_PMEM3_MEMWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

6496 
	#FMC_PMEM3_MEMWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

6497 
	#FMC_PMEM3_MEMWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

6498 
	#FMC_PMEM3_MEMWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

6499 
	#FMC_PMEM3_MEMWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

6500 
	#FMC_PMEM3_MEMWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

6501 
	#FMC_PMEM3_MEMWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

6502 
	#FMC_PMEM3_MEMWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

6504 
	#FMC_PMEM3_MEMHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

6505 
	#FMC_PMEM3_MEMHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

6506 
	#FMC_PMEM3_MEMHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

6507 
	#FMC_PMEM3_MEMHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

6508 
	#FMC_PMEM3_MEMHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

6509 
	#FMC_PMEM3_MEMHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

6510 
	#FMC_PMEM3_MEMHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

6511 
	#FMC_PMEM3_MEMHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

6512 
	#FMC_PMEM3_MEMHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

6514 
	#FMC_PMEM3_MEMHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

6515 
	#FMC_PMEM3_MEMHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

6516 
	#FMC_PMEM3_MEMHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

6517 
	#FMC_PMEM3_MEMHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

6518 
	#FMC_PMEM3_MEMHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

6519 
	#FMC_PMEM3_MEMHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

6520 
	#FMC_PMEM3_MEMHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

6521 
	#FMC_PMEM3_MEMHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

6522 
	#FMC_PMEM3_MEMHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

6525 
	#FMC_PMEM4_MEMSET4
 ((
uöt32_t
)0x000000FFË

	)

6526 
	#FMC_PMEM4_MEMSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6527 
	#FMC_PMEM4_MEMSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6528 
	#FMC_PMEM4_MEMSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6529 
	#FMC_PMEM4_MEMSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6530 
	#FMC_PMEM4_MEMSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6531 
	#FMC_PMEM4_MEMSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6532 
	#FMC_PMEM4_MEMSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6533 
	#FMC_PMEM4_MEMSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6535 
	#FMC_PMEM4_MEMWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6536 
	#FMC_PMEM4_MEMWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6537 
	#FMC_PMEM4_MEMWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6538 
	#FMC_PMEM4_MEMWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6539 
	#FMC_PMEM4_MEMWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6540 
	#FMC_PMEM4_MEMWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6541 
	#FMC_PMEM4_MEMWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6542 
	#FMC_PMEM4_MEMWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6543 
	#FMC_PMEM4_MEMWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6545 
	#FMC_PMEM4_MEMHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6546 
	#FMC_PMEM4_MEMHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6547 
	#FMC_PMEM4_MEMHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6548 
	#FMC_PMEM4_MEMHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6549 
	#FMC_PMEM4_MEMHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6550 
	#FMC_PMEM4_MEMHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6551 
	#FMC_PMEM4_MEMHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6552 
	#FMC_PMEM4_MEMHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6553 
	#FMC_PMEM4_MEMHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6555 
	#FMC_PMEM4_MEMHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6556 
	#FMC_PMEM4_MEMHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6557 
	#FMC_PMEM4_MEMHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6558 
	#FMC_PMEM4_MEMHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6559 
	#FMC_PMEM4_MEMHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6560 
	#FMC_PMEM4_MEMHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6561 
	#FMC_PMEM4_MEMHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6562 
	#FMC_PMEM4_MEMHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6563 
	#FMC_PMEM4_MEMHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6566 
	#FMC_PATT2_ATTSET2
 ((
uöt32_t
)0x000000FFË

	)

6567 
	#FMC_PATT2_ATTSET2_0
 ((
uöt32_t
)0x00000001Ë

	)

6568 
	#FMC_PATT2_ATTSET2_1
 ((
uöt32_t
)0x00000002Ë

	)

6569 
	#FMC_PATT2_ATTSET2_2
 ((
uöt32_t
)0x00000004Ë

	)

6570 
	#FMC_PATT2_ATTSET2_3
 ((
uöt32_t
)0x00000008Ë

	)

6571 
	#FMC_PATT2_ATTSET2_4
 ((
uöt32_t
)0x00000010Ë

	)

6572 
	#FMC_PATT2_ATTSET2_5
 ((
uöt32_t
)0x00000020Ë

	)

6573 
	#FMC_PATT2_ATTSET2_6
 ((
uöt32_t
)0x00000040Ë

	)

6574 
	#FMC_PATT2_ATTSET2_7
 ((
uöt32_t
)0x00000080Ë

	)

6576 
	#FMC_PATT2_ATTWAIT2
 ((
uöt32_t
)0x0000FF00Ë

	)

6577 
	#FMC_PATT2_ATTWAIT2_0
 ((
uöt32_t
)0x00000100Ë

	)

6578 
	#FMC_PATT2_ATTWAIT2_1
 ((
uöt32_t
)0x00000200Ë

	)

6579 
	#FMC_PATT2_ATTWAIT2_2
 ((
uöt32_t
)0x00000400Ë

	)

6580 
	#FMC_PATT2_ATTWAIT2_3
 ((
uöt32_t
)0x00000800Ë

	)

6581 
	#FMC_PATT2_ATTWAIT2_4
 ((
uöt32_t
)0x00001000Ë

	)

6582 
	#FMC_PATT2_ATTWAIT2_5
 ((
uöt32_t
)0x00002000Ë

	)

6583 
	#FMC_PATT2_ATTWAIT2_6
 ((
uöt32_t
)0x00004000Ë

	)

6584 
	#FMC_PATT2_ATTWAIT2_7
 ((
uöt32_t
)0x00008000Ë

	)

6586 
	#FMC_PATT2_ATTHOLD2
 ((
uöt32_t
)0x00FF0000Ë

	)

6587 
	#FMC_PATT2_ATTHOLD2_0
 ((
uöt32_t
)0x00010000Ë

	)

6588 
	#FMC_PATT2_ATTHOLD2_1
 ((
uöt32_t
)0x00020000Ë

	)

6589 
	#FMC_PATT2_ATTHOLD2_2
 ((
uöt32_t
)0x00040000Ë

	)

6590 
	#FMC_PATT2_ATTHOLD2_3
 ((
uöt32_t
)0x00080000Ë

	)

6591 
	#FMC_PATT2_ATTHOLD2_4
 ((
uöt32_t
)0x00100000Ë

	)

6592 
	#FMC_PATT2_ATTHOLD2_5
 ((
uöt32_t
)0x00200000Ë

	)

6593 
	#FMC_PATT2_ATTHOLD2_6
 ((
uöt32_t
)0x00400000Ë

	)

6594 
	#FMC_PATT2_ATTHOLD2_7
 ((
uöt32_t
)0x00800000Ë

	)

6596 
	#FMC_PATT2_ATTHIZ2
 ((
uöt32_t
)0xFF000000Ë

	)

6597 
	#FMC_PATT2_ATTHIZ2_0
 ((
uöt32_t
)0x01000000Ë

	)

6598 
	#FMC_PATT2_ATTHIZ2_1
 ((
uöt32_t
)0x02000000Ë

	)

6599 
	#FMC_PATT2_ATTHIZ2_2
 ((
uöt32_t
)0x04000000Ë

	)

6600 
	#FMC_PATT2_ATTHIZ2_3
 ((
uöt32_t
)0x08000000Ë

	)

6601 
	#FMC_PATT2_ATTHIZ2_4
 ((
uöt32_t
)0x10000000Ë

	)

6602 
	#FMC_PATT2_ATTHIZ2_5
 ((
uöt32_t
)0x20000000Ë

	)

6603 
	#FMC_PATT2_ATTHIZ2_6
 ((
uöt32_t
)0x40000000Ë

	)

6604 
	#FMC_PATT2_ATTHIZ2_7
 ((
uöt32_t
)0x80000000Ë

	)

6607 
	#FMC_PATT3_ATTSET3
 ((
uöt32_t
)0x000000FFË

	)

6608 
	#FMC_PATT3_ATTSET3_0
 ((
uöt32_t
)0x00000001Ë

	)

6609 
	#FMC_PATT3_ATTSET3_1
 ((
uöt32_t
)0x00000002Ë

	)

6610 
	#FMC_PATT3_ATTSET3_2
 ((
uöt32_t
)0x00000004Ë

	)

6611 
	#FMC_PATT3_ATTSET3_3
 ((
uöt32_t
)0x00000008Ë

	)

6612 
	#FMC_PATT3_ATTSET3_4
 ((
uöt32_t
)0x00000010Ë

	)

6613 
	#FMC_PATT3_ATTSET3_5
 ((
uöt32_t
)0x00000020Ë

	)

6614 
	#FMC_PATT3_ATTSET3_6
 ((
uöt32_t
)0x00000040Ë

	)

6615 
	#FMC_PATT3_ATTSET3_7
 ((
uöt32_t
)0x00000080Ë

	)

6617 
	#FMC_PATT3_ATTWAIT3
 ((
uöt32_t
)0x0000FF00Ë

	)

6618 
	#FMC_PATT3_ATTWAIT3_0
 ((
uöt32_t
)0x00000100Ë

	)

6619 
	#FMC_PATT3_ATTWAIT3_1
 ((
uöt32_t
)0x00000200Ë

	)

6620 
	#FMC_PATT3_ATTWAIT3_2
 ((
uöt32_t
)0x00000400Ë

	)

6621 
	#FMC_PATT3_ATTWAIT3_3
 ((
uöt32_t
)0x00000800Ë

	)

6622 
	#FMC_PATT3_ATTWAIT3_4
 ((
uöt32_t
)0x00001000Ë

	)

6623 
	#FMC_PATT3_ATTWAIT3_5
 ((
uöt32_t
)0x00002000Ë

	)

6624 
	#FMC_PATT3_ATTWAIT3_6
 ((
uöt32_t
)0x00004000Ë

	)

6625 
	#FMC_PATT3_ATTWAIT3_7
 ((
uöt32_t
)0x00008000Ë

	)

6627 
	#FMC_PATT3_ATTHOLD3
 ((
uöt32_t
)0x00FF0000Ë

	)

6628 
	#FMC_PATT3_ATTHOLD3_0
 ((
uöt32_t
)0x00010000Ë

	)

6629 
	#FMC_PATT3_ATTHOLD3_1
 ((
uöt32_t
)0x00020000Ë

	)

6630 
	#FMC_PATT3_ATTHOLD3_2
 ((
uöt32_t
)0x00040000Ë

	)

6631 
	#FMC_PATT3_ATTHOLD3_3
 ((
uöt32_t
)0x00080000Ë

	)

6632 
	#FMC_PATT3_ATTHOLD3_4
 ((
uöt32_t
)0x00100000Ë

	)

6633 
	#FMC_PATT3_ATTHOLD3_5
 ((
uöt32_t
)0x00200000Ë

	)

6634 
	#FMC_PATT3_ATTHOLD3_6
 ((
uöt32_t
)0x00400000Ë

	)

6635 
	#FMC_PATT3_ATTHOLD3_7
 ((
uöt32_t
)0x00800000Ë

	)

6637 
	#FMC_PATT3_ATTHIZ3
 ((
uöt32_t
)0xFF000000Ë

	)

6638 
	#FMC_PATT3_ATTHIZ3_0
 ((
uöt32_t
)0x01000000Ë

	)

6639 
	#FMC_PATT3_ATTHIZ3_1
 ((
uöt32_t
)0x02000000Ë

	)

6640 
	#FMC_PATT3_ATTHIZ3_2
 ((
uöt32_t
)0x04000000Ë

	)

6641 
	#FMC_PATT3_ATTHIZ3_3
 ((
uöt32_t
)0x08000000Ë

	)

6642 
	#FMC_PATT3_ATTHIZ3_4
 ((
uöt32_t
)0x10000000Ë

	)

6643 
	#FMC_PATT3_ATTHIZ3_5
 ((
uöt32_t
)0x20000000Ë

	)

6644 
	#FMC_PATT3_ATTHIZ3_6
 ((
uöt32_t
)0x40000000Ë

	)

6645 
	#FMC_PATT3_ATTHIZ3_7
 ((
uöt32_t
)0x80000000Ë

	)

6648 
	#FMC_PATT4_ATTSET4
 ((
uöt32_t
)0x000000FFË

	)

6649 
	#FMC_PATT4_ATTSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6650 
	#FMC_PATT4_ATTSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6651 
	#FMC_PATT4_ATTSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6652 
	#FMC_PATT4_ATTSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6653 
	#FMC_PATT4_ATTSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6654 
	#FMC_PATT4_ATTSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6655 
	#FMC_PATT4_ATTSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6656 
	#FMC_PATT4_ATTSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6658 
	#FMC_PATT4_ATTWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6659 
	#FMC_PATT4_ATTWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6660 
	#FMC_PATT4_ATTWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6661 
	#FMC_PATT4_ATTWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6662 
	#FMC_PATT4_ATTWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6663 
	#FMC_PATT4_ATTWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6664 
	#FMC_PATT4_ATTWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6665 
	#FMC_PATT4_ATTWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6666 
	#FMC_PATT4_ATTWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6668 
	#FMC_PATT4_ATTHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6669 
	#FMC_PATT4_ATTHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6670 
	#FMC_PATT4_ATTHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6671 
	#FMC_PATT4_ATTHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6672 
	#FMC_PATT4_ATTHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6673 
	#FMC_PATT4_ATTHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6674 
	#FMC_PATT4_ATTHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6675 
	#FMC_PATT4_ATTHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6676 
	#FMC_PATT4_ATTHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6678 
	#FMC_PATT4_ATTHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6679 
	#FMC_PATT4_ATTHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6680 
	#FMC_PATT4_ATTHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6681 
	#FMC_PATT4_ATTHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6682 
	#FMC_PATT4_ATTHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6683 
	#FMC_PATT4_ATTHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6684 
	#FMC_PATT4_ATTHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6685 
	#FMC_PATT4_ATTHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6686 
	#FMC_PATT4_ATTHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6689 
	#FMC_PIO4_IOSET4
 ((
uöt32_t
)0x000000FFË

	)

6690 
	#FMC_PIO4_IOSET4_0
 ((
uöt32_t
)0x00000001Ë

	)

6691 
	#FMC_PIO4_IOSET4_1
 ((
uöt32_t
)0x00000002Ë

	)

6692 
	#FMC_PIO4_IOSET4_2
 ((
uöt32_t
)0x00000004Ë

	)

6693 
	#FMC_PIO4_IOSET4_3
 ((
uöt32_t
)0x00000008Ë

	)

6694 
	#FMC_PIO4_IOSET4_4
 ((
uöt32_t
)0x00000010Ë

	)

6695 
	#FMC_PIO4_IOSET4_5
 ((
uöt32_t
)0x00000020Ë

	)

6696 
	#FMC_PIO4_IOSET4_6
 ((
uöt32_t
)0x00000040Ë

	)

6697 
	#FMC_PIO4_IOSET4_7
 ((
uöt32_t
)0x00000080Ë

	)

6699 
	#FMC_PIO4_IOWAIT4
 ((
uöt32_t
)0x0000FF00Ë

	)

6700 
	#FMC_PIO4_IOWAIT4_0
 ((
uöt32_t
)0x00000100Ë

	)

6701 
	#FMC_PIO4_IOWAIT4_1
 ((
uöt32_t
)0x00000200Ë

	)

6702 
	#FMC_PIO4_IOWAIT4_2
 ((
uöt32_t
)0x00000400Ë

	)

6703 
	#FMC_PIO4_IOWAIT4_3
 ((
uöt32_t
)0x00000800Ë

	)

6704 
	#FMC_PIO4_IOWAIT4_4
 ((
uöt32_t
)0x00001000Ë

	)

6705 
	#FMC_PIO4_IOWAIT4_5
 ((
uöt32_t
)0x00002000Ë

	)

6706 
	#FMC_PIO4_IOWAIT4_6
 ((
uöt32_t
)0x00004000Ë

	)

6707 
	#FMC_PIO4_IOWAIT4_7
 ((
uöt32_t
)0x00008000Ë

	)

6709 
	#FMC_PIO4_IOHOLD4
 ((
uöt32_t
)0x00FF0000Ë

	)

6710 
	#FMC_PIO4_IOHOLD4_0
 ((
uöt32_t
)0x00010000Ë

	)

6711 
	#FMC_PIO4_IOHOLD4_1
 ((
uöt32_t
)0x00020000Ë

	)

6712 
	#FMC_PIO4_IOHOLD4_2
 ((
uöt32_t
)0x00040000Ë

	)

6713 
	#FMC_PIO4_IOHOLD4_3
 ((
uöt32_t
)0x00080000Ë

	)

6714 
	#FMC_PIO4_IOHOLD4_4
 ((
uöt32_t
)0x00100000Ë

	)

6715 
	#FMC_PIO4_IOHOLD4_5
 ((
uöt32_t
)0x00200000Ë

	)

6716 
	#FMC_PIO4_IOHOLD4_6
 ((
uöt32_t
)0x00400000Ë

	)

6717 
	#FMC_PIO4_IOHOLD4_7
 ((
uöt32_t
)0x00800000Ë

	)

6719 
	#FMC_PIO4_IOHIZ4
 ((
uöt32_t
)0xFF000000Ë

	)

6720 
	#FMC_PIO4_IOHIZ4_0
 ((
uöt32_t
)0x01000000Ë

	)

6721 
	#FMC_PIO4_IOHIZ4_1
 ((
uöt32_t
)0x02000000Ë

	)

6722 
	#FMC_PIO4_IOHIZ4_2
 ((
uöt32_t
)0x04000000Ë

	)

6723 
	#FMC_PIO4_IOHIZ4_3
 ((
uöt32_t
)0x08000000Ë

	)

6724 
	#FMC_PIO4_IOHIZ4_4
 ((
uöt32_t
)0x10000000Ë

	)

6725 
	#FMC_PIO4_IOHIZ4_5
 ((
uöt32_t
)0x20000000Ë

	)

6726 
	#FMC_PIO4_IOHIZ4_6
 ((
uöt32_t
)0x40000000Ë

	)

6727 
	#FMC_PIO4_IOHIZ4_7
 ((
uöt32_t
)0x80000000Ë

	)

6730 
	#FMC_ECCR2_ECC2
 ((
uöt32_t
)0xFFFFFFFFË

	)

6733 
	#FMC_ECCR3_ECC3
 ((
uöt32_t
)0xFFFFFFFFË

	)

6736 
	#FMC_SDCR1_NC
 ((
uöt32_t
)0x00000003Ë

	)

6737 
	#FMC_SDCR1_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

6738 
	#FMC_SDCR1_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

6740 
	#FMC_SDCR1_NR
 ((
uöt32_t
)0x0000000CË

	)

6741 
	#FMC_SDCR1_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

6742 
	#FMC_SDCR1_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

6744 
	#FMC_SDCR1_MWID
 ((
uöt32_t
)0x00000030Ë

	)

6745 
	#FMC_SDCR1_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6746 
	#FMC_SDCR1_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6748 
	#FMC_SDCR1_NB
 ((
uöt32_t
)0x00000040Ë

	)

6750 
	#FMC_SDCR1_CAS
 ((
uöt32_t
)0x00000180Ë

	)

6751 
	#FMC_SDCR1_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

6752 
	#FMC_SDCR1_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

6754 
	#FMC_SDCR1_WP
 ((
uöt32_t
)0x00000200Ë

	)

6756 
	#FMC_SDCR1_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

6757 
	#FMC_SDCR1_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

6758 
	#FMC_SDCR1_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

6760 
	#FMC_SDCR1_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

6762 
	#FMC_SDCR1_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

6763 
	#FMC_SDCR1_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

6764 
	#FMC_SDCR1_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

6767 
	#FMC_SDCR2_NC
 ((
uöt32_t
)0x00000003Ë

	)

6768 
	#FMC_SDCR2_NC_0
 ((
uöt32_t
)0x00000001Ë

	)

6769 
	#FMC_SDCR2_NC_1
 ((
uöt32_t
)0x00000002Ë

	)

6771 
	#FMC_SDCR2_NR
 ((
uöt32_t
)0x0000000CË

	)

6772 
	#FMC_SDCR2_NR_0
 ((
uöt32_t
)0x00000004Ë

	)

6773 
	#FMC_SDCR2_NR_1
 ((
uöt32_t
)0x00000008Ë

	)

6775 
	#FMC_SDCR2_MWID
 ((
uöt32_t
)0x00000030Ë

	)

6776 
	#FMC_SDCR2_MWID_0
 ((
uöt32_t
)0x00000010Ë

	)

6777 
	#FMC_SDCR2_MWID_1
 ((
uöt32_t
)0x00000020Ë

	)

6779 
	#FMC_SDCR2_NB
 ((
uöt32_t
)0x00000040Ë

	)

6781 
	#FMC_SDCR2_CAS
 ((
uöt32_t
)0x00000180Ë

	)

6782 
	#FMC_SDCR2_CAS_0
 ((
uöt32_t
)0x00000080Ë

	)

6783 
	#FMC_SDCR2_CAS_1
 ((
uöt32_t
)0x00000100Ë

	)

6785 
	#FMC_SDCR2_WP
 ((
uöt32_t
)0x00000200Ë

	)

6787 
	#FMC_SDCR2_SDCLK
 ((
uöt32_t
)0x00000C00Ë

	)

6788 
	#FMC_SDCR2_SDCLK_0
 ((
uöt32_t
)0x00000400Ë

	)

6789 
	#FMC_SDCR2_SDCLK_1
 ((
uöt32_t
)0x00000800Ë

	)

6791 
	#FMC_SDCR2_RBURST
 ((
uöt32_t
)0x00001000Ë

	)

6793 
	#FMC_SDCR2_RPIPE
 ((
uöt32_t
)0x00006000Ë

	)

6794 
	#FMC_SDCR2_RPIPE_0
 ((
uöt32_t
)0x00002000Ë

	)

6795 
	#FMC_SDCR2_RPIPE_1
 ((
uöt32_t
)0x00004000Ë

	)

6798 
	#FMC_SDTR1_TMRD
 ((
uöt32_t
)0x0000000FË

	)

6799 
	#FMC_SDTR1_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

6800 
	#FMC_SDTR1_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

6801 
	#FMC_SDTR1_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

6802 
	#FMC_SDTR1_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

6804 
	#FMC_SDTR1_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

6805 
	#FMC_SDTR1_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

6806 
	#FMC_SDTR1_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

6807 
	#FMC_SDTR1_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

6808 
	#FMC_SDTR1_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

6810 
	#FMC_SDTR1_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

6811 
	#FMC_SDTR1_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

6812 
	#FMC_SDTR1_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

6813 
	#FMC_SDTR1_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

6814 
	#FMC_SDTR1_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

6816 
	#FMC_SDTR1_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

6817 
	#FMC_SDTR1_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

6818 
	#FMC_SDTR1_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

6819 
	#FMC_SDTR1_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

6821 
	#FMC_SDTR1_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

6822 
	#FMC_SDTR1_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

6823 
	#FMC_SDTR1_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

6824 
	#FMC_SDTR1_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

6826 
	#FMC_SDTR1_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

6827 
	#FMC_SDTR1_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

6828 
	#FMC_SDTR1_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

6829 
	#FMC_SDTR1_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

6831 
	#FMC_SDTR1_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

6832 
	#FMC_SDTR1_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

6833 
	#FMC_SDTR1_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

6834 
	#FMC_SDTR1_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

6837 
	#FMC_SDTR2_TMRD
 ((
uöt32_t
)0x0000000FË

	)

6838 
	#FMC_SDTR2_TMRD_0
 ((
uöt32_t
)0x00000001Ë

	)

6839 
	#FMC_SDTR2_TMRD_1
 ((
uöt32_t
)0x00000002Ë

	)

6840 
	#FMC_SDTR2_TMRD_2
 ((
uöt32_t
)0x00000004Ë

	)

6841 
	#FMC_SDTR2_TMRD_3
 ((
uöt32_t
)0x00000008Ë

	)

6843 
	#FMC_SDTR2_TXSR
 ((
uöt32_t
)0x000000F0Ë

	)

6844 
	#FMC_SDTR2_TXSR_0
 ((
uöt32_t
)0x00000010Ë

	)

6845 
	#FMC_SDTR2_TXSR_1
 ((
uöt32_t
)0x00000020Ë

	)

6846 
	#FMC_SDTR2_TXSR_2
 ((
uöt32_t
)0x00000040Ë

	)

6847 
	#FMC_SDTR2_TXSR_3
 ((
uöt32_t
)0x00000080Ë

	)

6849 
	#FMC_SDTR2_TRAS
 ((
uöt32_t
)0x00000F00Ë

	)

6850 
	#FMC_SDTR2_TRAS_0
 ((
uöt32_t
)0x00000100Ë

	)

6851 
	#FMC_SDTR2_TRAS_1
 ((
uöt32_t
)0x00000200Ë

	)

6852 
	#FMC_SDTR2_TRAS_2
 ((
uöt32_t
)0x00000400Ë

	)

6853 
	#FMC_SDTR2_TRAS_3
 ((
uöt32_t
)0x00000800Ë

	)

6855 
	#FMC_SDTR2_TRC
 ((
uöt32_t
)0x0000F000Ë

	)

6856 
	#FMC_SDTR2_TRC_0
 ((
uöt32_t
)0x00001000Ë

	)

6857 
	#FMC_SDTR2_TRC_1
 ((
uöt32_t
)0x00002000Ë

	)

6858 
	#FMC_SDTR2_TRC_2
 ((
uöt32_t
)0x00004000Ë

	)

6860 
	#FMC_SDTR2_TWR
 ((
uöt32_t
)0x000F0000Ë

	)

6861 
	#FMC_SDTR2_TWR_0
 ((
uöt32_t
)0x00010000Ë

	)

6862 
	#FMC_SDTR2_TWR_1
 ((
uöt32_t
)0x00020000Ë

	)

6863 
	#FMC_SDTR2_TWR_2
 ((
uöt32_t
)0x00040000Ë

	)

6865 
	#FMC_SDTR2_TRP
 ((
uöt32_t
)0x00F00000Ë

	)

6866 
	#FMC_SDTR2_TRP_0
 ((
uöt32_t
)0x00100000Ë

	)

6867 
	#FMC_SDTR2_TRP_1
 ((
uöt32_t
)0x00200000Ë

	)

6868 
	#FMC_SDTR2_TRP_2
 ((
uöt32_t
)0x00400000Ë

	)

6870 
	#FMC_SDTR2_TRCD
 ((
uöt32_t
)0x0F000000Ë

	)

6871 
	#FMC_SDTR2_TRCD_0
 ((
uöt32_t
)0x01000000Ë

	)

6872 
	#FMC_SDTR2_TRCD_1
 ((
uöt32_t
)0x02000000Ë

	)

6873 
	#FMC_SDTR2_TRCD_2
 ((
uöt32_t
)0x04000000Ë

	)

6876 
	#FMC_SDCMR_MODE
 ((
uöt32_t
)0x00000007Ë

	)

6877 
	#FMC_SDCMR_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

6878 
	#FMC_SDCMR_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

6879 
	#FMC_SDCMR_MODE_2
 ((
uöt32_t
)0x00000003Ë

	)

6881 
	#FMC_SDCMR_CTB2
 ((
uöt32_t
)0x00000008Ë

	)

6883 
	#FMC_SDCMR_CTB1
 ((
uöt32_t
)0x00000010Ë

	)

6885 
	#FMC_SDCMR_NRFS
 ((
uöt32_t
)0x000001E0Ë

	)

6886 
	#FMC_SDCMR_NRFS_0
 ((
uöt32_t
)0x00000020Ë

	)

6887 
	#FMC_SDCMR_NRFS_1
 ((
uöt32_t
)0x00000040Ë

	)

6888 
	#FMC_SDCMR_NRFS_2
 ((
uöt32_t
)0x00000080Ë

	)

6889 
	#FMC_SDCMR_NRFS_3
 ((
uöt32_t
)0x00000100Ë

	)

6891 
	#FMC_SDCMR_MRD
 ((
uöt32_t
)0x003FFE00Ë

	)

6894 
	#FMC_SDRTR_CRE
 ((
uöt32_t
)0x00000001Ë

	)

6896 
	#FMC_SDRTR_COUNT
 ((
uöt32_t
)0x00003FFEË

	)

6898 
	#FMC_SDRTR_REIE
 ((
uöt32_t
)0x00004000Ë

	)

6901 
	#FMC_SDSR_RE
 ((
uöt32_t
)0x00000001Ë

	)

6903 
	#FMC_SDSR_MODES1
 ((
uöt32_t
)0x00000006Ë

	)

6904 
	#FMC_SDSR_MODES1_0
 ((
uöt32_t
)0x00000002Ë

	)

6905 
	#FMC_SDSR_MODES1_1
 ((
uöt32_t
)0x00000004Ë

	)

6907 
	#FMC_SDSR_MODES2
 ((
uöt32_t
)0x00000018Ë

	)

6908 
	#FMC_SDSR_MODES2_0
 ((
uöt32_t
)0x00000008Ë

	)

6909 
	#FMC_SDSR_MODES2_1
 ((
uöt32_t
)0x00000010Ë

	)

6911 
	#FMC_SDSR_BUSY
 ((
uöt32_t
)0x00000020Ë

	)

6921 
	#GPIO_MODER_MODER0
 ((
uöt32_t
)0x00000003)

	)

6922 
	#GPIO_MODER_MODER0_0
 ((
uöt32_t
)0x00000001)

	)

6923 
	#GPIO_MODER_MODER0_1
 ((
uöt32_t
)0x00000002)

	)

6925 
	#GPIO_MODER_MODER1
 ((
uöt32_t
)0x0000000C)

	)

6926 
	#GPIO_MODER_MODER1_0
 ((
uöt32_t
)0x00000004)

	)

6927 
	#GPIO_MODER_MODER1_1
 ((
uöt32_t
)0x00000008)

	)

6929 
	#GPIO_MODER_MODER2
 ((
uöt32_t
)0x00000030)

	)

6930 
	#GPIO_MODER_MODER2_0
 ((
uöt32_t
)0x00000010)

	)

6931 
	#GPIO_MODER_MODER2_1
 ((
uöt32_t
)0x00000020)

	)

6933 
	#GPIO_MODER_MODER3
 ((
uöt32_t
)0x000000C0)

	)

6934 
	#GPIO_MODER_MODER3_0
 ((
uöt32_t
)0x00000040)

	)

6935 
	#GPIO_MODER_MODER3_1
 ((
uöt32_t
)0x00000080)

	)

6937 
	#GPIO_MODER_MODER4
 ((
uöt32_t
)0x00000300)

	)

6938 
	#GPIO_MODER_MODER4_0
 ((
uöt32_t
)0x00000100)

	)

6939 
	#GPIO_MODER_MODER4_1
 ((
uöt32_t
)0x00000200)

	)

6941 
	#GPIO_MODER_MODER5
 ((
uöt32_t
)0x00000C00)

	)

6942 
	#GPIO_MODER_MODER5_0
 ((
uöt32_t
)0x00000400)

	)

6943 
	#GPIO_MODER_MODER5_1
 ((
uöt32_t
)0x00000800)

	)

6945 
	#GPIO_MODER_MODER6
 ((
uöt32_t
)0x00003000)

	)

6946 
	#GPIO_MODER_MODER6_0
 ((
uöt32_t
)0x00001000)

	)

6947 
	#GPIO_MODER_MODER6_1
 ((
uöt32_t
)0x00002000)

	)

6949 
	#GPIO_MODER_MODER7
 ((
uöt32_t
)0x0000C000)

	)

6950 
	#GPIO_MODER_MODER7_0
 ((
uöt32_t
)0x00004000)

	)

6951 
	#GPIO_MODER_MODER7_1
 ((
uöt32_t
)0x00008000)

	)

6953 
	#GPIO_MODER_MODER8
 ((
uöt32_t
)0x00030000)

	)

6954 
	#GPIO_MODER_MODER8_0
 ((
uöt32_t
)0x00010000)

	)

6955 
	#GPIO_MODER_MODER8_1
 ((
uöt32_t
)0x00020000)

	)

6957 
	#GPIO_MODER_MODER9
 ((
uöt32_t
)0x000C0000)

	)

6958 
	#GPIO_MODER_MODER9_0
 ((
uöt32_t
)0x00040000)

	)

6959 
	#GPIO_MODER_MODER9_1
 ((
uöt32_t
)0x00080000)

	)

6961 
	#GPIO_MODER_MODER10
 ((
uöt32_t
)0x00300000)

	)

6962 
	#GPIO_MODER_MODER10_0
 ((
uöt32_t
)0x00100000)

	)

6963 
	#GPIO_MODER_MODER10_1
 ((
uöt32_t
)0x00200000)

	)

6965 
	#GPIO_MODER_MODER11
 ((
uöt32_t
)0x00C00000)

	)

6966 
	#GPIO_MODER_MODER11_0
 ((
uöt32_t
)0x00400000)

	)

6967 
	#GPIO_MODER_MODER11_1
 ((
uöt32_t
)0x00800000)

	)

6969 
	#GPIO_MODER_MODER12
 ((
uöt32_t
)0x03000000)

	)

6970 
	#GPIO_MODER_MODER12_0
 ((
uöt32_t
)0x01000000)

	)

6971 
	#GPIO_MODER_MODER12_1
 ((
uöt32_t
)0x02000000)

	)

6973 
	#GPIO_MODER_MODER13
 ((
uöt32_t
)0x0C000000)

	)

6974 
	#GPIO_MODER_MODER13_0
 ((
uöt32_t
)0x04000000)

	)

6975 
	#GPIO_MODER_MODER13_1
 ((
uöt32_t
)0x08000000)

	)

6977 
	#GPIO_MODER_MODER14
 ((
uöt32_t
)0x30000000)

	)

6978 
	#GPIO_MODER_MODER14_0
 ((
uöt32_t
)0x10000000)

	)

6979 
	#GPIO_MODER_MODER14_1
 ((
uöt32_t
)0x20000000)

	)

6981 
	#GPIO_MODER_MODER15
 ((
uöt32_t
)0xC0000000)

	)

6982 
	#GPIO_MODER_MODER15_0
 ((
uöt32_t
)0x40000000)

	)

6983 
	#GPIO_MODER_MODER15_1
 ((
uöt32_t
)0x80000000)

	)

6986 
	#GPIO_OTYPER_OT_0
 ((
uöt32_t
)0x00000001)

	)

6987 
	#GPIO_OTYPER_OT_1
 ((
uöt32_t
)0x00000002)

	)

6988 
	#GPIO_OTYPER_OT_2
 ((
uöt32_t
)0x00000004)

	)

6989 
	#GPIO_OTYPER_OT_3
 ((
uöt32_t
)0x00000008)

	)

6990 
	#GPIO_OTYPER_OT_4
 ((
uöt32_t
)0x00000010)

	)

6991 
	#GPIO_OTYPER_OT_5
 ((
uöt32_t
)0x00000020)

	)

6992 
	#GPIO_OTYPER_OT_6
 ((
uöt32_t
)0x00000040)

	)

6993 
	#GPIO_OTYPER_OT_7
 ((
uöt32_t
)0x00000080)

	)

6994 
	#GPIO_OTYPER_OT_8
 ((
uöt32_t
)0x00000100)

	)

6995 
	#GPIO_OTYPER_OT_9
 ((
uöt32_t
)0x00000200)

	)

6996 
	#GPIO_OTYPER_OT_10
 ((
uöt32_t
)0x00000400)

	)

6997 
	#GPIO_OTYPER_OT_11
 ((
uöt32_t
)0x00000800)

	)

6998 
	#GPIO_OTYPER_OT_12
 ((
uöt32_t
)0x00001000)

	)

6999 
	#GPIO_OTYPER_OT_13
 ((
uöt32_t
)0x00002000)

	)

7000 
	#GPIO_OTYPER_OT_14
 ((
uöt32_t
)0x00004000)

	)

7001 
	#GPIO_OTYPER_OT_15
 ((
uöt32_t
)0x00008000)

	)

7004 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
uöt32_t
)0x00000003)

	)

7005 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
uöt32_t
)0x00000001)

	)

7006 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
uöt32_t
)0x00000002)

	)

7008 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
uöt32_t
)0x0000000C)

	)

7009 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
uöt32_t
)0x00000004)

	)

7010 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
uöt32_t
)0x00000008)

	)

7012 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
uöt32_t
)0x00000030)

	)

7013 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
uöt32_t
)0x00000010)

	)

7014 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
uöt32_t
)0x00000020)

	)

7016 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
uöt32_t
)0x000000C0)

	)

7017 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
uöt32_t
)0x00000040)

	)

7018 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
uöt32_t
)0x00000080)

	)

7020 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
uöt32_t
)0x00000300)

	)

7021 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
uöt32_t
)0x00000100)

	)

7022 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
uöt32_t
)0x00000200)

	)

7024 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
uöt32_t
)0x00000C00)

	)

7025 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
uöt32_t
)0x00000400)

	)

7026 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
uöt32_t
)0x00000800)

	)

7028 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
uöt32_t
)0x00003000)

	)

7029 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
uöt32_t
)0x00001000)

	)

7030 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
uöt32_t
)0x00002000)

	)

7032 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
uöt32_t
)0x0000C000)

	)

7033 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
uöt32_t
)0x00004000)

	)

7034 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
uöt32_t
)0x00008000)

	)

7036 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
uöt32_t
)0x00030000)

	)

7037 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
uöt32_t
)0x00010000)

	)

7038 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
uöt32_t
)0x00020000)

	)

7040 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
uöt32_t
)0x000C0000)

	)

7041 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
uöt32_t
)0x00040000)

	)

7042 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
uöt32_t
)0x00080000)

	)

7044 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
uöt32_t
)0x00300000)

	)

7045 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
uöt32_t
)0x00100000)

	)

7046 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
uöt32_t
)0x00200000)

	)

7048 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
uöt32_t
)0x00C00000)

	)

7049 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
uöt32_t
)0x00400000)

	)

7050 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
uöt32_t
)0x00800000)

	)

7052 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
uöt32_t
)0x03000000)

	)

7053 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
uöt32_t
)0x01000000)

	)

7054 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
uöt32_t
)0x02000000)

	)

7056 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
uöt32_t
)0x0C000000)

	)

7057 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
uöt32_t
)0x04000000)

	)

7058 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
uöt32_t
)0x08000000)

	)

7060 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
uöt32_t
)0x30000000)

	)

7061 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
uöt32_t
)0x10000000)

	)

7062 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
uöt32_t
)0x20000000)

	)

7064 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
uöt32_t
)0xC0000000)

	)

7065 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
uöt32_t
)0x40000000)

	)

7066 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
uöt32_t
)0x80000000)

	)

7069 
	#GPIO_PUPDR_PUPDR0
 ((
uöt32_t
)0x00000003)

	)

7070 
	#GPIO_PUPDR_PUPDR0_0
 ((
uöt32_t
)0x00000001)

	)

7071 
	#GPIO_PUPDR_PUPDR0_1
 ((
uöt32_t
)0x00000002)

	)

7073 
	#GPIO_PUPDR_PUPDR1
 ((
uöt32_t
)0x0000000C)

	)

7074 
	#GPIO_PUPDR_PUPDR1_0
 ((
uöt32_t
)0x00000004)

	)

7075 
	#GPIO_PUPDR_PUPDR1_1
 ((
uöt32_t
)0x00000008)

	)

7077 
	#GPIO_PUPDR_PUPDR2
 ((
uöt32_t
)0x00000030)

	)

7078 
	#GPIO_PUPDR_PUPDR2_0
 ((
uöt32_t
)0x00000010)

	)

7079 
	#GPIO_PUPDR_PUPDR2_1
 ((
uöt32_t
)0x00000020)

	)

7081 
	#GPIO_PUPDR_PUPDR3
 ((
uöt32_t
)0x000000C0)

	)

7082 
	#GPIO_PUPDR_PUPDR3_0
 ((
uöt32_t
)0x00000040)

	)

7083 
	#GPIO_PUPDR_PUPDR3_1
 ((
uöt32_t
)0x00000080)

	)

7085 
	#GPIO_PUPDR_PUPDR4
 ((
uöt32_t
)0x00000300)

	)

7086 
	#GPIO_PUPDR_PUPDR4_0
 ((
uöt32_t
)0x00000100)

	)

7087 
	#GPIO_PUPDR_PUPDR4_1
 ((
uöt32_t
)0x00000200)

	)

7089 
	#GPIO_PUPDR_PUPDR5
 ((
uöt32_t
)0x00000C00)

	)

7090 
	#GPIO_PUPDR_PUPDR5_0
 ((
uöt32_t
)0x00000400)

	)

7091 
	#GPIO_PUPDR_PUPDR5_1
 ((
uöt32_t
)0x00000800)

	)

7093 
	#GPIO_PUPDR_PUPDR6
 ((
uöt32_t
)0x00003000)

	)

7094 
	#GPIO_PUPDR_PUPDR6_0
 ((
uöt32_t
)0x00001000)

	)

7095 
	#GPIO_PUPDR_PUPDR6_1
 ((
uöt32_t
)0x00002000)

	)

7097 
	#GPIO_PUPDR_PUPDR7
 ((
uöt32_t
)0x0000C000)

	)

7098 
	#GPIO_PUPDR_PUPDR7_0
 ((
uöt32_t
)0x00004000)

	)

7099 
	#GPIO_PUPDR_PUPDR7_1
 ((
uöt32_t
)0x00008000)

	)

7101 
	#GPIO_PUPDR_PUPDR8
 ((
uöt32_t
)0x00030000)

	)

7102 
	#GPIO_PUPDR_PUPDR8_0
 ((
uöt32_t
)0x00010000)

	)

7103 
	#GPIO_PUPDR_PUPDR8_1
 ((
uöt32_t
)0x00020000)

	)

7105 
	#GPIO_PUPDR_PUPDR9
 ((
uöt32_t
)0x000C0000)

	)

7106 
	#GPIO_PUPDR_PUPDR9_0
 ((
uöt32_t
)0x00040000)

	)

7107 
	#GPIO_PUPDR_PUPDR9_1
 ((
uöt32_t
)0x00080000)

	)

7109 
	#GPIO_PUPDR_PUPDR10
 ((
uöt32_t
)0x00300000)

	)

7110 
	#GPIO_PUPDR_PUPDR10_0
 ((
uöt32_t
)0x00100000)

	)

7111 
	#GPIO_PUPDR_PUPDR10_1
 ((
uöt32_t
)0x00200000)

	)

7113 
	#GPIO_PUPDR_PUPDR11
 ((
uöt32_t
)0x00C00000)

	)

7114 
	#GPIO_PUPDR_PUPDR11_0
 ((
uöt32_t
)0x00400000)

	)

7115 
	#GPIO_PUPDR_PUPDR11_1
 ((
uöt32_t
)0x00800000)

	)

7117 
	#GPIO_PUPDR_PUPDR12
 ((
uöt32_t
)0x03000000)

	)

7118 
	#GPIO_PUPDR_PUPDR12_0
 ((
uöt32_t
)0x01000000)

	)

7119 
	#GPIO_PUPDR_PUPDR12_1
 ((
uöt32_t
)0x02000000)

	)

7121 
	#GPIO_PUPDR_PUPDR13
 ((
uöt32_t
)0x0C000000)

	)

7122 
	#GPIO_PUPDR_PUPDR13_0
 ((
uöt32_t
)0x04000000)

	)

7123 
	#GPIO_PUPDR_PUPDR13_1
 ((
uöt32_t
)0x08000000)

	)

7125 
	#GPIO_PUPDR_PUPDR14
 ((
uöt32_t
)0x30000000)

	)

7126 
	#GPIO_PUPDR_PUPDR14_0
 ((
uöt32_t
)0x10000000)

	)

7127 
	#GPIO_PUPDR_PUPDR14_1
 ((
uöt32_t
)0x20000000)

	)

7129 
	#GPIO_PUPDR_PUPDR15
 ((
uöt32_t
)0xC0000000)

	)

7130 
	#GPIO_PUPDR_PUPDR15_0
 ((
uöt32_t
)0x40000000)

	)

7131 
	#GPIO_PUPDR_PUPDR15_1
 ((
uöt32_t
)0x80000000)

	)

7134 
	#GPIO_IDR_IDR_0
 ((
uöt32_t
)0x00000001)

	)

7135 
	#GPIO_IDR_IDR_1
 ((
uöt32_t
)0x00000002)

	)

7136 
	#GPIO_IDR_IDR_2
 ((
uöt32_t
)0x00000004)

	)

7137 
	#GPIO_IDR_IDR_3
 ((
uöt32_t
)0x00000008)

	)

7138 
	#GPIO_IDR_IDR_4
 ((
uöt32_t
)0x00000010)

	)

7139 
	#GPIO_IDR_IDR_5
 ((
uöt32_t
)0x00000020)

	)

7140 
	#GPIO_IDR_IDR_6
 ((
uöt32_t
)0x00000040)

	)

7141 
	#GPIO_IDR_IDR_7
 ((
uöt32_t
)0x00000080)

	)

7142 
	#GPIO_IDR_IDR_8
 ((
uöt32_t
)0x00000100)

	)

7143 
	#GPIO_IDR_IDR_9
 ((
uöt32_t
)0x00000200)

	)

7144 
	#GPIO_IDR_IDR_10
 ((
uöt32_t
)0x00000400)

	)

7145 
	#GPIO_IDR_IDR_11
 ((
uöt32_t
)0x00000800)

	)

7146 
	#GPIO_IDR_IDR_12
 ((
uöt32_t
)0x00001000)

	)

7147 
	#GPIO_IDR_IDR_13
 ((
uöt32_t
)0x00002000)

	)

7148 
	#GPIO_IDR_IDR_14
 ((
uöt32_t
)0x00004000)

	)

7149 
	#GPIO_IDR_IDR_15
 ((
uöt32_t
)0x00008000)

	)

7151 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

7152 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

7153 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

7154 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

7155 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

7156 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

7157 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

7158 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

7159 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

7160 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

7161 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

7162 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

7163 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

7164 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

7165 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

7166 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

7169 
	#GPIO_ODR_ODR_0
 ((
uöt32_t
)0x00000001)

	)

7170 
	#GPIO_ODR_ODR_1
 ((
uöt32_t
)0x00000002)

	)

7171 
	#GPIO_ODR_ODR_2
 ((
uöt32_t
)0x00000004)

	)

7172 
	#GPIO_ODR_ODR_3
 ((
uöt32_t
)0x00000008)

	)

7173 
	#GPIO_ODR_ODR_4
 ((
uöt32_t
)0x00000010)

	)

7174 
	#GPIO_ODR_ODR_5
 ((
uöt32_t
)0x00000020)

	)

7175 
	#GPIO_ODR_ODR_6
 ((
uöt32_t
)0x00000040)

	)

7176 
	#GPIO_ODR_ODR_7
 ((
uöt32_t
)0x00000080)

	)

7177 
	#GPIO_ODR_ODR_8
 ((
uöt32_t
)0x00000100)

	)

7178 
	#GPIO_ODR_ODR_9
 ((
uöt32_t
)0x00000200)

	)

7179 
	#GPIO_ODR_ODR_10
 ((
uöt32_t
)0x00000400)

	)

7180 
	#GPIO_ODR_ODR_11
 ((
uöt32_t
)0x00000800)

	)

7181 
	#GPIO_ODR_ODR_12
 ((
uöt32_t
)0x00001000)

	)

7182 
	#GPIO_ODR_ODR_13
 ((
uöt32_t
)0x00002000)

	)

7183 
	#GPIO_ODR_ODR_14
 ((
uöt32_t
)0x00004000)

	)

7184 
	#GPIO_ODR_ODR_15
 ((
uöt32_t
)0x00008000)

	)

7186 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

7187 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

7188 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

7189 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

7190 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

7191 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

7192 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

7193 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

7194 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

7195 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

7196 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

7197 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

7198 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

7199 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

7200 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

7201 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

7204 
	#GPIO_BSRR_BS_0
 ((
uöt32_t
)0x00000001)

	)

7205 
	#GPIO_BSRR_BS_1
 ((
uöt32_t
)0x00000002)

	)

7206 
	#GPIO_BSRR_BS_2
 ((
uöt32_t
)0x00000004)

	)

7207 
	#GPIO_BSRR_BS_3
 ((
uöt32_t
)0x00000008)

	)

7208 
	#GPIO_BSRR_BS_4
 ((
uöt32_t
)0x00000010)

	)

7209 
	#GPIO_BSRR_BS_5
 ((
uöt32_t
)0x00000020)

	)

7210 
	#GPIO_BSRR_BS_6
 ((
uöt32_t
)0x00000040)

	)

7211 
	#GPIO_BSRR_BS_7
 ((
uöt32_t
)0x00000080)

	)

7212 
	#GPIO_BSRR_BS_8
 ((
uöt32_t
)0x00000100)

	)

7213 
	#GPIO_BSRR_BS_9
 ((
uöt32_t
)0x00000200)

	)

7214 
	#GPIO_BSRR_BS_10
 ((
uöt32_t
)0x00000400)

	)

7215 
	#GPIO_BSRR_BS_11
 ((
uöt32_t
)0x00000800)

	)

7216 
	#GPIO_BSRR_BS_12
 ((
uöt32_t
)0x00001000)

	)

7217 
	#GPIO_BSRR_BS_13
 ((
uöt32_t
)0x00002000)

	)

7218 
	#GPIO_BSRR_BS_14
 ((
uöt32_t
)0x00004000)

	)

7219 
	#GPIO_BSRR_BS_15
 ((
uöt32_t
)0x00008000)

	)

7220 
	#GPIO_BSRR_BR_0
 ((
uöt32_t
)0x00010000)

	)

7221 
	#GPIO_BSRR_BR_1
 ((
uöt32_t
)0x00020000)

	)

7222 
	#GPIO_BSRR_BR_2
 ((
uöt32_t
)0x00040000)

	)

7223 
	#GPIO_BSRR_BR_3
 ((
uöt32_t
)0x00080000)

	)

7224 
	#GPIO_BSRR_BR_4
 ((
uöt32_t
)0x00100000)

	)

7225 
	#GPIO_BSRR_BR_5
 ((
uöt32_t
)0x00200000)

	)

7226 
	#GPIO_BSRR_BR_6
 ((
uöt32_t
)0x00400000)

	)

7227 
	#GPIO_BSRR_BR_7
 ((
uöt32_t
)0x00800000)

	)

7228 
	#GPIO_BSRR_BR_8
 ((
uöt32_t
)0x01000000)

	)

7229 
	#GPIO_BSRR_BR_9
 ((
uöt32_t
)0x02000000)

	)

7230 
	#GPIO_BSRR_BR_10
 ((
uöt32_t
)0x04000000)

	)

7231 
	#GPIO_BSRR_BR_11
 ((
uöt32_t
)0x08000000)

	)

7232 
	#GPIO_BSRR_BR_12
 ((
uöt32_t
)0x10000000)

	)

7233 
	#GPIO_BSRR_BR_13
 ((
uöt32_t
)0x20000000)

	)

7234 
	#GPIO_BSRR_BR_14
 ((
uöt32_t
)0x40000000)

	)

7235 
	#GPIO_BSRR_BR_15
 ((
uöt32_t
)0x80000000)

	)

7243 
	#HASH_CR_INIT
 ((
uöt32_t
)0x00000004)

	)

7244 
	#HASH_CR_DMAE
 ((
uöt32_t
)0x00000008)

	)

7245 
	#HASH_CR_DATATYPE
 ((
uöt32_t
)0x00000030)

	)

7246 
	#HASH_CR_DATATYPE_0
 ((
uöt32_t
)0x00000010)

	)

7247 
	#HASH_CR_DATATYPE_1
 ((
uöt32_t
)0x00000020)

	)

7248 
	#HASH_CR_MODE
 ((
uöt32_t
)0x00000040)

	)

7249 
	#HASH_CR_ALGO
 ((
uöt32_t
)0x00040080)

	)

7250 
	#HASH_CR_ALGO_0
 ((
uöt32_t
)0x00000080)

	)

7251 
	#HASH_CR_ALGO_1
 ((
uöt32_t
)0x00040000)

	)

7252 
	#HASH_CR_NBW
 ((
uöt32_t
)0x00000F00)

	)

7253 
	#HASH_CR_NBW_0
 ((
uöt32_t
)0x00000100)

	)

7254 
	#HASH_CR_NBW_1
 ((
uöt32_t
)0x00000200)

	)

7255 
	#HASH_CR_NBW_2
 ((
uöt32_t
)0x00000400)

	)

7256 
	#HASH_CR_NBW_3
 ((
uöt32_t
)0x00000800)

	)

7257 
	#HASH_CR_DINNE
 ((
uöt32_t
)0x00001000)

	)

7258 
	#HASH_CR_MDMAT
 ((
uöt32_t
)0x00002000)

	)

7259 
	#HASH_CR_LKEY
 ((
uöt32_t
)0x00010000)

	)

7262 
	#HASH_STR_NBW
 ((
uöt32_t
)0x0000001F)

	)

7263 
	#HASH_STR_NBW_0
 ((
uöt32_t
)0x00000001)

	)

7264 
	#HASH_STR_NBW_1
 ((
uöt32_t
)0x00000002)

	)

7265 
	#HASH_STR_NBW_2
 ((
uöt32_t
)0x00000004)

	)

7266 
	#HASH_STR_NBW_3
 ((
uöt32_t
)0x00000008)

	)

7267 
	#HASH_STR_NBW_4
 ((
uöt32_t
)0x00000010)

	)

7268 
	#HASH_STR_DCAL
 ((
uöt32_t
)0x00000100)

	)

7271 
	#HASH_IMR_DINIM
 ((
uöt32_t
)0x00000001)

	)

7272 
	#HASH_IMR_DCIM
 ((
uöt32_t
)0x00000002)

	)

7275 
	#HASH_SR_DINIS
 ((
uöt32_t
)0x00000001)

	)

7276 
	#HASH_SR_DCIS
 ((
uöt32_t
)0x00000002)

	)

7277 
	#HASH_SR_DMAS
 ((
uöt32_t
)0x00000004)

	)

7278 
	#HASH_SR_BUSY
 ((
uöt32_t
)0x00000008)

	)

7286 
	#I2C_CR1_PE
 ((
uöt16_t
)0x0001Ë

	)

7287 
	#I2C_CR1_SMBUS
 ((
uöt16_t
)0x0002Ë

	)

7288 
	#I2C_CR1_SMBTYPE
 ((
uöt16_t
)0x0008Ë

	)

7289 
	#I2C_CR1_ENARP
 ((
uöt16_t
)0x0010Ë

	)

7290 
	#I2C_CR1_ENPEC
 ((
uöt16_t
)0x0020Ë

	)

7291 
	#I2C_CR1_ENGC
 ((
uöt16_t
)0x0040Ë

	)

7292 
	#I2C_CR1_NOSTRETCH
 ((
uöt16_t
)0x0080Ë

	)

7293 
	#I2C_CR1_START
 ((
uöt16_t
)0x0100Ë

	)

7294 
	#I2C_CR1_STOP
 ((
uöt16_t
)0x0200Ë

	)

7295 
	#I2C_CR1_ACK
 ((
uöt16_t
)0x0400Ë

	)

7296 
	#I2C_CR1_POS
 ((
uöt16_t
)0x0800Ë

	)

7297 
	#I2C_CR1_PEC
 ((
uöt16_t
)0x1000Ë

	)

7298 
	#I2C_CR1_ALERT
 ((
uöt16_t
)0x2000Ë

	)

7299 
	#I2C_CR1_SWRST
 ((
uöt16_t
)0x8000Ë

	)

7302 
	#I2C_CR2_FREQ
 ((
uöt16_t
)0x003FË

	)

7303 
	#I2C_CR2_FREQ_0
 ((
uöt16_t
)0x0001Ë

	)

7304 
	#I2C_CR2_FREQ_1
 ((
uöt16_t
)0x0002Ë

	)

7305 
	#I2C_CR2_FREQ_2
 ((
uöt16_t
)0x0004Ë

	)

7306 
	#I2C_CR2_FREQ_3
 ((
uöt16_t
)0x0008Ë

	)

7307 
	#I2C_CR2_FREQ_4
 ((
uöt16_t
)0x0010Ë

	)

7308 
	#I2C_CR2_FREQ_5
 ((
uöt16_t
)0x0020Ë

	)

7310 
	#I2C_CR2_ITERREN
 ((
uöt16_t
)0x0100Ë

	)

7311 
	#I2C_CR2_ITEVTEN
 ((
uöt16_t
)0x0200Ë

	)

7312 
	#I2C_CR2_ITBUFEN
 ((
uöt16_t
)0x0400Ë

	)

7313 
	#I2C_CR2_DMAEN
 ((
uöt16_t
)0x0800Ë

	)

7314 
	#I2C_CR2_LAST
 ((
uöt16_t
)0x1000Ë

	)

7317 
	#I2C_OAR1_ADD1_7
 ((
uöt16_t
)0x00FEË

	)

7318 
	#I2C_OAR1_ADD8_9
 ((
uöt16_t
)0x0300Ë

	)

7320 
	#I2C_OAR1_ADD0
 ((
uöt16_t
)0x0001Ë

	)

7321 
	#I2C_OAR1_ADD1
 ((
uöt16_t
)0x0002Ë

	)

7322 
	#I2C_OAR1_ADD2
 ((
uöt16_t
)0x0004Ë

	)

7323 
	#I2C_OAR1_ADD3
 ((
uöt16_t
)0x0008Ë

	)

7324 
	#I2C_OAR1_ADD4
 ((
uöt16_t
)0x0010Ë

	)

7325 
	#I2C_OAR1_ADD5
 ((
uöt16_t
)0x0020Ë

	)

7326 
	#I2C_OAR1_ADD6
 ((
uöt16_t
)0x0040Ë

	)

7327 
	#I2C_OAR1_ADD7
 ((
uöt16_t
)0x0080Ë

	)

7328 
	#I2C_OAR1_ADD8
 ((
uöt16_t
)0x0100Ë

	)

7329 
	#I2C_OAR1_ADD9
 ((
uöt16_t
)0x0200Ë

	)

7331 
	#I2C_OAR1_ADDMODE
 ((
uöt16_t
)0x8000Ë

	)

7334 
	#I2C_OAR2_ENDUAL
 ((
uöt8_t
)0x01Ë

	)

7335 
	#I2C_OAR2_ADD2
 ((
uöt8_t
)0xFEË

	)

7338 
	#I2C_DR_DR
 ((
uöt8_t
)0xFFË

	)

7341 
	#I2C_SR1_SB
 ((
uöt16_t
)0x0001Ë

	)

7342 
	#I2C_SR1_ADDR
 ((
uöt16_t
)0x0002Ë

	)

7343 
	#I2C_SR1_BTF
 ((
uöt16_t
)0x0004Ë

	)

7344 
	#I2C_SR1_ADD10
 ((
uöt16_t
)0x0008Ë

	)

7345 
	#I2C_SR1_STOPF
 ((
uöt16_t
)0x0010Ë

	)

7346 
	#I2C_SR1_RXNE
 ((
uöt16_t
)0x0040Ë

	)

7347 
	#I2C_SR1_TXE
 ((
uöt16_t
)0x0080Ë

	)

7348 
	#I2C_SR1_BERR
 ((
uöt16_t
)0x0100Ë

	)

7349 
	#I2C_SR1_ARLO
 ((
uöt16_t
)0x0200Ë

	)

7350 
	#I2C_SR1_AF
 ((
uöt16_t
)0x0400Ë

	)

7351 
	#I2C_SR1_OVR
 ((
uöt16_t
)0x0800Ë

	)

7352 
	#I2C_SR1_PECERR
 ((
uöt16_t
)0x1000Ë

	)

7353 
	#I2C_SR1_TIMEOUT
 ((
uöt16_t
)0x4000Ë

	)

7354 
	#I2C_SR1_SMBALERT
 ((
uöt16_t
)0x8000Ë

	)

7357 
	#I2C_SR2_MSL
 ((
uöt16_t
)0x0001Ë

	)

7358 
	#I2C_SR2_BUSY
 ((
uöt16_t
)0x0002Ë

	)

7359 
	#I2C_SR2_TRA
 ((
uöt16_t
)0x0004Ë

	)

7360 
	#I2C_SR2_GENCALL
 ((
uöt16_t
)0x0010Ë

	)

7361 
	#I2C_SR2_SMBDEFAULT
 ((
uöt16_t
)0x0020Ë

	)

7362 
	#I2C_SR2_SMBHOST
 ((
uöt16_t
)0x0040Ë

	)

7363 
	#I2C_SR2_DUALF
 ((
uöt16_t
)0x0080Ë

	)

7364 
	#I2C_SR2_PEC
 ((
uöt16_t
)0xFF00Ë

	)

7367 
	#I2C_CCR_CCR
 ((
uöt16_t
)0x0FFFË

	)

7368 
	#I2C_CCR_DUTY
 ((
uöt16_t
)0x4000Ë

	)

7369 
	#I2C_CCR_FS
 ((
uöt16_t
)0x8000Ë

	)

7372 
	#I2C_TRISE_TRISE
 ((
uöt8_t
)0x3FË

	)

7375 
	#I2C_FLTR_DNF
 ((
uöt8_t
)0x0FË

	)

7376 
	#I2C_FLTR_ANOFF
 ((
uöt8_t
)0x10Ë

	)

7378 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

7385 
	#FMPI2C_CR1_PE
 ((
uöt32_t
)0x00000001Ë

	)

7386 
	#FMPI2C_CR1_TXIE
 ((
uöt32_t
)0x00000002Ë

	)

7387 
	#FMPI2C_CR1_RXIE
 ((
uöt32_t
)0x00000004Ë

	)

7388 
	#FMPI2C_CR1_ADDRIE
 ((
uöt32_t
)0x00000008Ë

	)

7389 
	#FMPI2C_CR1_NACKIE
 ((
uöt32_t
)0x00000010Ë

	)

7390 
	#FMPI2C_CR1_STOPIE
 ((
uöt32_t
)0x00000020Ë

	)

7391 
	#FMPI2C_CR1_TCIE
 ((
uöt32_t
)0x00000040Ë

	)

7392 
	#FMPI2C_CR1_ERRIE
 ((
uöt32_t
)0x00000080Ë

	)

7393 
	#FMPI2C_CR1_DFN
 ((
uöt32_t
)0x00000F00Ë

	)

7394 
	#FMPI2C_CR1_ANFOFF
 ((
uöt32_t
)0x00001000Ë

	)

7395 
	#FMPI2C_CR1_TXDMAEN
 ((
uöt32_t
)0x00004000Ë

	)

7396 
	#FMPI2C_CR1_RXDMAEN
 ((
uöt32_t
)0x00008000Ë

	)

7397 
	#FMPI2C_CR1_SBC
 ((
uöt32_t
)0x00010000Ë

	)

7398 
	#FMPI2C_CR1_NOSTRETCH
 ((
uöt32_t
)0x00020000Ë

	)

7399 
	#FMPI2C_CR1_GCEN
 ((
uöt32_t
)0x00080000Ë

	)

7400 
	#FMPI2C_CR1_SMBHEN
 ((
uöt32_t
)0x00100000Ë

	)

7401 
	#FMPI2C_CR1_SMBDEN
 ((
uöt32_t
)0x00200000Ë

	)

7402 
	#FMPI2C_CR1_ALERTEN
 ((
uöt32_t
)0x00400000Ë

	)

7403 
	#FMPI2C_CR1_PECEN
 ((
uöt32_t
)0x00800000Ë

	)

7406 
	#FMPI2C_CR2_SADD
 ((
uöt32_t
)0x000003FFË

	)

7407 
	#FMPI2C_CR2_RD_WRN
 ((
uöt32_t
)0x00000400Ë

	)

7408 
	#FMPI2C_CR2_ADD10
 ((
uöt32_t
)0x00000800Ë

	)

7409 
	#FMPI2C_CR2_HEAD10R
 ((
uöt32_t
)0x00001000Ë

	)

7410 
	#FMPI2C_CR2_START
 ((
uöt32_t
)0x00002000Ë

	)

7411 
	#FMPI2C_CR2_STOP
 ((
uöt32_t
)0x00004000Ë

	)

7412 
	#FMPI2C_CR2_NACK
 ((
uöt32_t
)0x00008000Ë

	)

7413 
	#FMPI2C_CR2_NBYTES
 ((
uöt32_t
)0x00FF0000Ë

	)

7414 
	#FMPI2C_CR2_RELOAD
 ((
uöt32_t
)0x01000000Ë

	)

7415 
	#FMPI2C_CR2_AUTOEND
 ((
uöt32_t
)0x02000000Ë

	)

7416 
	#FMPI2C_CR2_PECBYTE
 ((
uöt32_t
)0x04000000Ë

	)

7419 
	#FMPI2C_OAR1_OA1
 ((
uöt32_t
)0x000003FFË

	)

7420 
	#FMPI2C_OAR1_OA1MODE
 ((
uöt32_t
)0x00000400Ë

	)

7421 
	#FMPI2C_OAR1_OA1EN
 ((
uöt32_t
)0x00008000Ë

	)

7424 
	#FMPI2C_OAR2_OA2
 ((
uöt32_t
)0x000000FEË

	)

7425 
	#FMPI2C_OAR2_OA2MSK
 ((
uöt32_t
)0x00000700Ë

	)

7426 
	#FMPI2C_OAR2_OA2EN
 ((
uöt32_t
)0x00008000Ë

	)

7429 
	#FMPI2C_TIMINGR_SCLL
 ((
uöt32_t
)0x000000FFË

	)

7430 
	#FMPI2C_TIMINGR_SCLH
 ((
uöt32_t
)0x0000FF00Ë

	)

7431 
	#FMPI2C_TIMINGR_SDADEL
 ((
uöt32_t
)0x000F0000Ë

	)

7432 
	#FMPI2C_TIMINGR_SCLDEL
 ((
uöt32_t
)0x00F00000Ë

	)

7433 
	#FMPI2C_TIMINGR_PRESC
 ((
uöt32_t
)0xF0000000Ë

	)

7436 
	#FMPI2C_TIMEOUTR_TIMEOUTA
 ((
uöt32_t
)0x00000FFFË

	)

7437 
	#FMPI2C_TIMEOUTR_TIDLE
 ((
uöt32_t
)0x00001000Ë

	)

7438 
	#FMPI2C_TIMEOUTR_TIMOUTEN
 ((
uöt32_t
)0x00008000Ë

	)

7439 
	#FMPI2C_TIMEOUTR_TIMEOUTB
 ((
uöt32_t
)0x0FFF0000Ë

	)

7440 
	#FMPI2C_TIMEOUTR_TEXTEN
 ((
uöt32_t
)0x80000000Ë

	)

7443 
	#FMPI2C_ISR_TXE
 ((
uöt32_t
)0x00000001Ë

	)

7444 
	#FMPI2C_ISR_TXIS
 ((
uöt32_t
)0x00000002Ë

	)

7445 
	#FMPI2C_ISR_RXNE
 ((
uöt32_t
)0x00000004Ë

	)

7446 
	#FMPI2C_ISR_ADDR
 ((
uöt32_t
)0x00000008Ë

	)

7447 
	#FMPI2C_ISR_NACKF
 ((
uöt32_t
)0x00000010Ë

	)

7448 
	#FMPI2C_ISR_STOPF
 ((
uöt32_t
)0x00000020Ë

	)

7449 
	#FMPI2C_ISR_TC
 ((
uöt32_t
)0x00000040Ë

	)

7450 
	#FMPI2C_ISR_TCR
 ((
uöt32_t
)0x00000080Ë

	)

7451 
	#FMPI2C_ISR_BERR
 ((
uöt32_t
)0x00000100Ë

	)

7452 
	#FMPI2C_ISR_ARLO
 ((
uöt32_t
)0x00000200Ë

	)

7453 
	#FMPI2C_ISR_OVR
 ((
uöt32_t
)0x00000400Ë

	)

7454 
	#FMPI2C_ISR_PECERR
 ((
uöt32_t
)0x00000800Ë

	)

7455 
	#FMPI2C_ISR_TIMEOUT
 ((
uöt32_t
)0x00001000Ë

	)

7456 
	#FMPI2C_ISR_ALERT
 ((
uöt32_t
)0x00002000Ë

	)

7457 
	#FMPI2C_ISR_BUSY
 ((
uöt32_t
)0x00008000Ë

	)

7458 
	#FMPI2C_ISR_DIR
 ((
uöt32_t
)0x00010000Ë

	)

7459 
	#FMPI2C_ISR_ADDCODE
 ((
uöt32_t
)0x00FE0000Ë

	)

7462 
	#FMPI2C_ICR_ADDRCF
 ((
uöt32_t
)0x00000008Ë

	)

7463 
	#FMPI2C_ICR_NACKCF
 ((
uöt32_t
)0x00000010Ë

	)

7464 
	#FMPI2C_ICR_STOPCF
 ((
uöt32_t
)0x00000020Ë

	)

7465 
	#FMPI2C_ICR_BERRCF
 ((
uöt32_t
)0x00000100Ë

	)

7466 
	#FMPI2C_ICR_ARLOCF
 ((
uöt32_t
)0x00000200Ë

	)

7467 
	#FMPI2C_ICR_OVRCF
 ((
uöt32_t
)0x00000400Ë

	)

7468 
	#FMPI2C_ICR_PECCF
 ((
uöt32_t
)0x00000800Ë

	)

7469 
	#FMPI2C_ICR_TIMOUTCF
 ((
uöt32_t
)0x00001000Ë

	)

7470 
	#FMPI2C_ICR_ALERTCF
 ((
uöt32_t
)0x00002000Ë

	)

7473 
	#FMPI2C_PECR_PEC
 ((
uöt32_t
)0x000000FFË

	)

7476 
	#FMPI2C_RXDR_RXDATA
 ((
uöt32_t
)0x000000FFË

	)

7479 
	#FMPI2C_TXDR_TXDATA
 ((
uöt32_t
)0x000000FFË

	)

7487 
	#IWDG_KR_KEY
 ((
uöt16_t
)0xFFFFË

	)

7490 
	#IWDG_PR_PR
 ((
uöt8_t
)0x07Ë

	)

7491 
	#IWDG_PR_PR_0
 ((
uöt8_t
)0x01Ë

	)

7492 
	#IWDG_PR_PR_1
 ((
uöt8_t
)0x02Ë

	)

7493 
	#IWDG_PR_PR_2
 ((
uöt8_t
)0x04Ë

	)

7496 
	#IWDG_RLR_RL
 ((
uöt16_t
)0x0FFFË

	)

7499 
	#IWDG_SR_PVU
 ((
uöt8_t
)0x01Ë

	)

7500 
	#IWDG_SR_RVU
 ((
uöt8_t
)0x02Ë

	)

7510 
	#LTDC_SSCR_VSH
 ((
uöt32_t
)0x000007FFË

	)

7511 
	#LTDC_SSCR_HSW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7515 
	#LTDC_BPCR_AVBP
 ((
uöt32_t
)0x000007FFË

	)

7516 
	#LTDC_BPCR_AHBP
 ((
uöt32_t
)0x0FFF0000Ë

	)

7520 
	#LTDC_AWCR_AAH
 ((
uöt32_t
)0x000007FFË

	)

7521 
	#LTDC_AWCR_AAW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7525 
	#LTDC_TWCR_TOTALH
 ((
uöt32_t
)0x000007FFË

	)

7526 
	#LTDC_TWCR_TOTALW
 ((
uöt32_t
)0x0FFF0000Ë

	)

7530 
	#LTDC_GCR_LTDCEN
 ((
uöt32_t
)0x00000001Ë

	)

7531 
	#LTDC_GCR_DBW
 ((
uöt32_t
)0x00000070Ë

	)

7532 
	#LTDC_GCR_DGW
 ((
uöt32_t
)0x00000700Ë

	)

7533 
	#LTDC_GCR_DRW
 ((
uöt32_t
)0x00007000Ë

	)

7534 
	#LTDC_GCR_DEN
 ((
uöt32_t
)0x00010000Ë

	)

7535 
	#LTDC_GCR_PCPOL
 ((
uöt32_t
)0x10000000Ë

	)

7536 
	#LTDC_GCR_DEPOL
 ((
uöt32_t
)0x20000000Ë

	)

7537 
	#LTDC_GCR_VSPOL
 ((
uöt32_t
)0x40000000Ë

	)

7538 
	#LTDC_GCR_HSPOL
 ((
uöt32_t
)0x80000000Ë

	)

7541 
	#LTDC_GCR_DTEN
 
LTDC_GCR_DEN


	)

7545 
	#LTDC_SRCR_IMR
 ((
uöt32_t
)0x00000001Ë

	)

7546 
	#LTDC_SRCR_VBR
 ((
uöt32_t
)0x00000002Ë

	)

7550 
	#LTDC_BCCR_BCBLUE
 ((
uöt32_t
)0x000000FFË

	)

7551 
	#LTDC_BCCR_BCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7552 
	#LTDC_BCCR_BCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7556 
	#LTDC_IER_LIE
 ((
uöt32_t
)0x00000001Ë

	)

7557 
	#LTDC_IER_FUIE
 ((
uöt32_t
)0x00000002Ë

	)

7558 
	#LTDC_IER_TERRIE
 ((
uöt32_t
)0x00000004Ë

	)

7559 
	#LTDC_IER_RRIE
 ((
uöt32_t
)0x00000008Ë

	)

7563 
	#LTDC_ISR_LIF
 ((
uöt32_t
)0x00000001Ë

	)

7564 
	#LTDC_ISR_FUIF
 ((
uöt32_t
)0x00000002Ë

	)

7565 
	#LTDC_ISR_TERRIF
 ((
uöt32_t
)0x00000004Ë

	)

7566 
	#LTDC_ISR_RRIF
 ((
uöt32_t
)0x00000008Ë

	)

7570 
	#LTDC_ICR_CLIF
 ((
uöt32_t
)0x00000001Ë

	)

7571 
	#LTDC_ICR_CFUIF
 ((
uöt32_t
)0x00000002Ë

	)

7572 
	#LTDC_ICR_CTERRIF
 ((
uöt32_t
)0x00000004Ë

	)

7573 
	#LTDC_ICR_CRRIF
 ((
uöt32_t
)0x00000008Ë

	)

7577 
	#LTDC_LIPCR_LIPOS
 ((
uöt32_t
)0x000007FFË

	)

7581 
	#LTDC_CPSR_CYPOS
 ((
uöt32_t
)0x0000FFFFË

	)

7582 
	#LTDC_CPSR_CXPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7586 
	#LTDC_CDSR_VDES
 ((
uöt32_t
)0x00000001Ë

	)

7587 
	#LTDC_CDSR_HDES
 ((
uöt32_t
)0x00000002Ë

	)

7588 
	#LTDC_CDSR_VSYNCS
 ((
uöt32_t
)0x00000004Ë

	)

7589 
	#LTDC_CDSR_HSYNCS
 ((
uöt32_t
)0x00000008Ë

	)

7593 
	#LTDC_LxCR_LEN
 ((
uöt32_t
)0x00000001Ë

	)

7594 
	#LTDC_LxCR_COLKEN
 ((
uöt32_t
)0x00000002Ë

	)

7595 
	#LTDC_LxCR_CLUTEN
 ((
uöt32_t
)0x00000010Ë

	)

7599 
	#LTDC_LxWHPCR_WHSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

7600 
	#LTDC_LxWHPCR_WHSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7604 
	#LTDC_LxWVPCR_WVSTPOS
 ((
uöt32_t
)0x00000FFFË

	)

7605 
	#LTDC_LxWVPCR_WVSPPOS
 ((
uöt32_t
)0xFFFF0000Ë

	)

7609 
	#LTDC_LxCKCR_CKBLUE
 ((
uöt32_t
)0x000000FFË

	)

7610 
	#LTDC_LxCKCR_CKGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7611 
	#LTDC_LxCKCR_CKRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7615 
	#LTDC_LxPFCR_PF
 ((
uöt32_t
)0x00000007Ë

	)

7619 
	#LTDC_LxCACR_CONSTA
 ((
uöt32_t
)0x000000FFË

	)

7623 
	#LTDC_LxDCCR_DCBLUE
 ((
uöt32_t
)0x000000FFË

	)

7624 
	#LTDC_LxDCCR_DCGREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7625 
	#LTDC_LxDCCR_DCRED
 ((
uöt32_t
)0x00FF0000Ë

	)

7626 
	#LTDC_LxDCCR_DCALPHA
 ((
uöt32_t
)0xFF000000Ë

	)

7630 
	#LTDC_LxBFCR_BF2
 ((
uöt32_t
)0x00000007Ë

	)

7631 
	#LTDC_LxBFCR_BF1
 ((
uöt32_t
)0x00000700Ë

	)

7635 
	#LTDC_LxCFBAR_CFBADD
 ((
uöt32_t
)0xFFFFFFFFË

	)

7639 
	#LTDC_LxCFBLR_CFBLL
 ((
uöt32_t
)0x00001FFFË

	)

7640 
	#LTDC_LxCFBLR_CFBP
 ((
uöt32_t
)0x1FFF0000Ë

	)

7644 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
uöt32_t
)0x000007FFË

	)

7648 
	#LTDC_LxCLUTWR_BLUE
 ((
uöt32_t
)0x000000FFË

	)

7649 
	#LTDC_LxCLUTWR_GREEN
 ((
uöt32_t
)0x0000FF00Ë

	)

7650 
	#LTDC_LxCLUTWR_RED
 ((
uöt32_t
)0x00FF0000Ë

	)

7651 
	#LTDC_LxCLUTWR_CLUTADD
 ((
uöt32_t
)0xFF000000Ë

	)

7653 #i‡
	`deföed
(
STM32F469_479xx
)

7660 
	#DSI_VR
 ((
uöt32_t
)0x3133302AË

	)

7663 
	#DSI_CR_EN
 ((
uöt32_t
)0x00000001Ë

	)

7666 
	#DSI_CCR_TXECKDIV
 ((
uöt32_t
)0x000000FFË

	)

7667 
	#DSI_CCR_TXECKDIV0
 ((
uöt32_t
)0x00000001)

	)

7668 
	#DSI_CCR_TXECKDIV1
 ((
uöt32_t
)0x00000002)

	)

7669 
	#DSI_CCR_TXECKDIV2
 ((
uöt32_t
)0x00000004)

	)

7670 
	#DSI_CCR_TXECKDIV3
 ((
uöt32_t
)0x00000008)

	)

7671 
	#DSI_CCR_TXECKDIV4
 ((
uöt32_t
)0x00000010)

	)

7672 
	#DSI_CCR_TXECKDIV5
 ((
uöt32_t
)0x00000020)

	)

7673 
	#DSI_CCR_TXECKDIV6
 ((
uöt32_t
)0x00000040)

	)

7674 
	#DSI_CCR_TXECKDIV7
 ((
uöt32_t
)0x00000080)

	)

7676 
	#DSI_CCR_TOCKDIV
 ((
uöt32_t
)0x0000FF00Ë

	)

7677 
	#DSI_CCR_TOCKDIV0
 ((
uöt32_t
)0x00000100)

	)

7678 
	#DSI_CCR_TOCKDIV1
 ((
uöt32_t
)0x00000200)

	)

7679 
	#DSI_CCR_TOCKDIV2
 ((
uöt32_t
)0x00000400)

	)

7680 
	#DSI_CCR_TOCKDIV3
 ((
uöt32_t
)0x00000800)

	)

7681 
	#DSI_CCR_TOCKDIV4
 ((
uöt32_t
)0x00001000)

	)

7682 
	#DSI_CCR_TOCKDIV5
 ((
uöt32_t
)0x00002000)

	)

7683 
	#DSI_CCR_TOCKDIV6
 ((
uöt32_t
)0x00004000)

	)

7684 
	#DSI_CCR_TOCKDIV7
 ((
uöt32_t
)0x00008000)

	)

7687 
	#DSI_LVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

7688 
	#DSI_LVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

7689 
	#DSI_LVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

7692 
	#DSI_LCOLCR_COLC
 ((
uöt32_t
)0x0000000FË

	)

7693 
	#DSI_LCOLCR_COLC0
 ((
uöt32_t
)0x00000001)

	)

7694 
	#DSI_LCOLCR_COLC1
 ((
uöt32_t
)0x00000020)

	)

7695 
	#DSI_LCOLCR_COLC2
 ((
uöt32_t
)0x00000040)

	)

7696 
	#DSI_LCOLCR_COLC3
 ((
uöt32_t
)0x00000080)

	)

7698 
	#DSI_LCOLCR_LPE
 ((
uöt32_t
)0x00000100Ë

	)

7701 
	#DSI_LPCR_DEP
 ((
uöt32_t
)0x00000001Ë

	)

7702 
	#DSI_LPCR_VSP
 ((
uöt32_t
)0x00000002Ë

	)

7703 
	#DSI_LPCR_HSP
 ((
uöt32_t
)0x00000004Ë

	)

7706 
	#DSI_LPMCR_VLPSIZE
 ((
uöt32_t
)0x000000FFË

	)

7707 
	#DSI_LPMCR_VLPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7708 
	#DSI_LPMCR_VLPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7709 
	#DSI_LPMCR_VLPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7710 
	#DSI_LPMCR_VLPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7711 
	#DSI_LPMCR_VLPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7712 
	#DSI_LPMCR_VLPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7713 
	#DSI_LPMCR_VLPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7714 
	#DSI_LPMCR_VLPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7716 
	#DSI_LPMCR_LPSIZE
 ((
uöt32_t
)0x00FF0000Ë

	)

7717 
	#DSI_LPMCR_LPSIZE0
 ((
uöt32_t
)0x00010000)

	)

7718 
	#DSI_LPMCR_LPSIZE1
 ((
uöt32_t
)0x00020000)

	)

7719 
	#DSI_LPMCR_LPSIZE2
 ((
uöt32_t
)0x00040000)

	)

7720 
	#DSI_LPMCR_LPSIZE3
 ((
uöt32_t
)0x00080000)

	)

7721 
	#DSI_LPMCR_LPSIZE4
 ((
uöt32_t
)0x00100000)

	)

7722 
	#DSI_LPMCR_LPSIZE5
 ((
uöt32_t
)0x00200000)

	)

7723 
	#DSI_LPMCR_LPSIZE6
 ((
uöt32_t
)0x00400000)

	)

7724 
	#DSI_LPMCR_LPSIZE7
 ((
uöt32_t
)0x00800000)

	)

7727 
	#DSI_PCR_ETTXE
 ((
uöt32_t
)0x00000001Ë

	)

7728 
	#DSI_PCR_ETRXE
 ((
uöt32_t
)0x00000002Ë

	)

7729 
	#DSI_PCR_BTAE
 ((
uöt32_t
)0x00000004Ë

	)

7730 
	#DSI_PCR_ECCRXE
 ((
uöt32_t
)0x00000008Ë

	)

7731 
	#DSI_PCR_CRCRXE
 ((
uöt32_t
)0x00000010Ë

	)

7734 
	#DSI_GVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

7735 
	#DSI_GVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

7736 
	#DSI_GVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

7739 
	#DSI_MCR_CMDM
 ((
uöt32_t
)0x00000001Ë

	)

7742 
	#DSI_VMCR_VMT
 ((
uöt32_t
)0x00000003Ë

	)

7743 
	#DSI_VMCR_VMT0
 ((
uöt32_t
)0x00000001)

	)

7744 
	#DSI_VMCR_VMT1
 ((
uöt32_t
)0x00000002)

	)

7746 
	#DSI_VMCR_LPVSAE
 ((
uöt32_t
)0x00000100Ë

	)

7747 
	#DSI_VMCR_LPVBPE
 ((
uöt32_t
)0x00000200Ë

	)

7748 
	#DSI_VMCR_LPVFPE
 ((
uöt32_t
)0x00000400Ë

	)

7749 
	#DSI_VMCR_LPVAE
 ((
uöt32_t
)0x00000800Ë

	)

7750 
	#DSI_VMCR_LPHBPE
 ((
uöt32_t
)0x00001000Ë

	)

7751 
	#DSI_VMCR_LPHFPE
 ((
uöt32_t
)0x00002000Ë

	)

7752 
	#DSI_VMCR_FBTAAE
 ((
uöt32_t
)0x00004000Ë

	)

7753 
	#DSI_VMCR_LPCE
 ((
uöt32_t
)0x00008000Ë

	)

7754 
	#DSI_VMCR_PGE
 ((
uöt32_t
)0x00010000Ë

	)

7755 
	#DSI_VMCR_PGM
 ((
uöt32_t
)0x00100000Ë

	)

7756 
	#DSI_VMCR_PGO
 ((
uöt32_t
)0x01000000Ë

	)

7759 
	#DSI_VPCR_VPSIZE
 ((
uöt32_t
)0x00003FFFË

	)

7760 
	#DSI_VPCR_VPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7761 
	#DSI_VPCR_VPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7762 
	#DSI_VPCR_VPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7763 
	#DSI_VPCR_VPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7764 
	#DSI_VPCR_VPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7765 
	#DSI_VPCR_VPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7766 
	#DSI_VPCR_VPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7767 
	#DSI_VPCR_VPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7768 
	#DSI_VPCR_VPSIZE8
 ((
uöt32_t
)0x00000100)

	)

7769 
	#DSI_VPCR_VPSIZE9
 ((
uöt32_t
)0x00000200)

	)

7770 
	#DSI_VPCR_VPSIZE10
 ((
uöt32_t
)0x00000400)

	)

7771 
	#DSI_VPCR_VPSIZE11
 ((
uöt32_t
)0x00000800)

	)

7772 
	#DSI_VPCR_VPSIZE12
 ((
uöt32_t
)0x00001000)

	)

7773 
	#DSI_VPCR_VPSIZE13
 ((
uöt32_t
)0x00002000)

	)

7776 
	#DSI_VCCR_NUMC
 ((
uöt32_t
)0x00001FFFË

	)

7777 
	#DSI_VCCR_NUMC0
 ((
uöt32_t
)0x00000001)

	)

7778 
	#DSI_VCCR_NUMC1
 ((
uöt32_t
)0x00000002)

	)

7779 
	#DSI_VCCR_NUMC2
 ((
uöt32_t
)0x00000004)

	)

7780 
	#DSI_VCCR_NUMC3
 ((
uöt32_t
)0x00000008)

	)

7781 
	#DSI_VCCR_NUMC4
 ((
uöt32_t
)0x00000010)

	)

7782 
	#DSI_VCCR_NUMC5
 ((
uöt32_t
)0x00000020)

	)

7783 
	#DSI_VCCR_NUMC6
 ((
uöt32_t
)0x00000040)

	)

7784 
	#DSI_VCCR_NUMC7
 ((
uöt32_t
)0x00000080)

	)

7785 
	#DSI_VCCR_NUMC8
 ((
uöt32_t
)0x00000100)

	)

7786 
	#DSI_VCCR_NUMC9
 ((
uöt32_t
)0x00000200)

	)

7787 
	#DSI_VCCR_NUMC10
 ((
uöt32_t
)0x00000400)

	)

7788 
	#DSI_VCCR_NUMC11
 ((
uöt32_t
)0x00000800)

	)

7789 
	#DSI_VCCR_NUMC12
 ((
uöt32_t
)0x00001000)

	)

7792 
	#DSI_VNPCR_NPSIZE
 ((
uöt32_t
)0x00001FFFË

	)

7793 
	#DSI_VNPCR_NPSIZE0
 ((
uöt32_t
)0x00000001)

	)

7794 
	#DSI_VNPCR_NPSIZE1
 ((
uöt32_t
)0x00000002)

	)

7795 
	#DSI_VNPCR_NPSIZE2
 ((
uöt32_t
)0x00000004)

	)

7796 
	#DSI_VNPCR_NPSIZE3
 ((
uöt32_t
)0x00000008)

	)

7797 
	#DSI_VNPCR_NPSIZE4
 ((
uöt32_t
)0x00000010)

	)

7798 
	#DSI_VNPCR_NPSIZE5
 ((
uöt32_t
)0x00000020)

	)

7799 
	#DSI_VNPCR_NPSIZE6
 ((
uöt32_t
)0x00000040)

	)

7800 
	#DSI_VNPCR_NPSIZE7
 ((
uöt32_t
)0x00000080)

	)

7801 
	#DSI_VNPCR_NPSIZE8
 ((
uöt32_t
)0x00000100)

	)

7802 
	#DSI_VNPCR_NPSIZE9
 ((
uöt32_t
)0x00000200)

	)

7803 
	#DSI_VNPCR_NPSIZE10
 ((
uöt32_t
)0x00000400)

	)

7804 
	#DSI_VNPCR_NPSIZE11
 ((
uöt32_t
)0x00000800)

	)

7805 
	#DSI_VNPCR_NPSIZE12
 ((
uöt32_t
)0x00001000)

	)

7808 
	#DSI_VHSACR_HSA
 ((
uöt32_t
)0x00000FFFË

	)

7809 
	#DSI_VHSACR_HSA0
 ((
uöt32_t
)0x00000001)

	)

7810 
	#DSI_VHSACR_HSA1
 ((
uöt32_t
)0x00000002)

	)

7811 
	#DSI_VHSACR_HSA2
 ((
uöt32_t
)0x00000004)

	)

7812 
	#DSI_VHSACR_HSA3
 ((
uöt32_t
)0x00000008)

	)

7813 
	#DSI_VHSACR_HSA4
 ((
uöt32_t
)0x00000010)

	)

7814 
	#DSI_VHSACR_HSA5
 ((
uöt32_t
)0x00000020)

	)

7815 
	#DSI_VHSACR_HSA6
 ((
uöt32_t
)0x00000040)

	)

7816 
	#DSI_VHSACR_HSA7
 ((
uöt32_t
)0x00000080)

	)

7817 
	#DSI_VHSACR_HSA8
 ((
uöt32_t
)0x00000100)

	)

7818 
	#DSI_VHSACR_HSA9
 ((
uöt32_t
)0x00000200)

	)

7819 
	#DSI_VHSACR_HSA10
 ((
uöt32_t
)0x00000400)

	)

7820 
	#DSI_VHSACR_HSA11
 ((
uöt32_t
)0x00000800)

	)

7823 
	#DSI_VHBPCR_HBP
 ((
uöt32_t
)0x00000FFFË

	)

7824 
	#DSI_VHBPCR_HBP0
 ((
uöt32_t
)0x00000001)

	)

7825 
	#DSI_VHBPCR_HBP1
 ((
uöt32_t
)0x00000002)

	)

7826 
	#DSI_VHBPCR_HBP2
 ((
uöt32_t
)0x00000004)

	)

7827 
	#DSI_VHBPCR_HBP3
 ((
uöt32_t
)0x00000008)

	)

7828 
	#DSI_VHBPCR_HBP4
 ((
uöt32_t
)0x00000010)

	)

7829 
	#DSI_VHBPCR_HBP5
 ((
uöt32_t
)0x00000020)

	)

7830 
	#DSI_VHBPCR_HBP6
 ((
uöt32_t
)0x00000040)

	)

7831 
	#DSI_VHBPCR_HBP7
 ((
uöt32_t
)0x00000080)

	)

7832 
	#DSI_VHBPCR_HBP8
 ((
uöt32_t
)0x00000100)

	)

7833 
	#DSI_VHBPCR_HBP9
 ((
uöt32_t
)0x00000200)

	)

7834 
	#DSI_VHBPCR_HBP10
 ((
uöt32_t
)0x00000400)

	)

7835 
	#DSI_VHBPCR_HBP11
 ((
uöt32_t
)0x00000800)

	)

7838 
	#DSI_VLCR_HLINE
 ((
uöt32_t
)0x00007FFFË

	)

7839 
	#DSI_VLCR_HLINE0
 ((
uöt32_t
)0x00000001)

	)

7840 
	#DSI_VLCR_HLINE1
 ((
uöt32_t
)0x00000002)

	)

7841 
	#DSI_VLCR_HLINE2
 ((
uöt32_t
)0x00000004)

	)

7842 
	#DSI_VLCR_HLINE3
 ((
uöt32_t
)0x00000008)

	)

7843 
	#DSI_VLCR_HLINE4
 ((
uöt32_t
)0x00000010)

	)

7844 
	#DSI_VLCR_HLINE5
 ((
uöt32_t
)0x00000020)

	)

7845 
	#DSI_VLCR_HLINE6
 ((
uöt32_t
)0x00000040)

	)

7846 
	#DSI_VLCR_HLINE7
 ((
uöt32_t
)0x00000080)

	)

7847 
	#DSI_VLCR_HLINE8
 ((
uöt32_t
)0x00000100)

	)

7848 
	#DSI_VLCR_HLINE9
 ((
uöt32_t
)0x00000200)

	)

7849 
	#DSI_VLCR_HLINE10
 ((
uöt32_t
)0x00000400)

	)

7850 
	#DSI_VLCR_HLINE11
 ((
uöt32_t
)0x00000800)

	)

7851 
	#DSI_VLCR_HLINE12
 ((
uöt32_t
)0x00001000)

	)

7852 
	#DSI_VLCR_HLINE13
 ((
uöt32_t
)0x00002000)

	)

7853 
	#DSI_VLCR_HLINE14
 ((
uöt32_t
)0x00004000)

	)

7856 
	#DSI_VVSACR_VSA
 ((
uöt32_t
)0x000003FFË

	)

7857 
	#DSI_VVSACR_VSA0
 ((
uöt32_t
)0x00000001)

	)

7858 
	#DSI_VVSACR_VSA1
 ((
uöt32_t
)0x00000002)

	)

7859 
	#DSI_VVSACR_VSA2
 ((
uöt32_t
)0x00000004)

	)

7860 
	#DSI_VVSACR_VSA3
 ((
uöt32_t
)0x00000008)

	)

7861 
	#DSI_VVSACR_VSA4
 ((
uöt32_t
)0x00000010)

	)

7862 
	#DSI_VVSACR_VSA5
 ((
uöt32_t
)0x00000020)

	)

7863 
	#DSI_VVSACR_VSA6
 ((
uöt32_t
)0x00000040)

	)

7864 
	#DSI_VVSACR_VSA7
 ((
uöt32_t
)0x00000080)

	)

7865 
	#DSI_VVSACR_VSA8
 ((
uöt32_t
)0x00000100)

	)

7866 
	#DSI_VVSACR_VSA9
 ((
uöt32_t
)0x00000200)

	)

7869 
	#DSI_VVBPCR_VBP
 ((
uöt32_t
)0x000003FFË

	)

7870 
	#DSI_VVBPCR_VBP0
 ((
uöt32_t
)0x00000001)

	)

7871 
	#DSI_VVBPCR_VBP1
 ((
uöt32_t
)0x00000002)

	)

7872 
	#DSI_VVBPCR_VBP2
 ((
uöt32_t
)0x00000004)

	)

7873 
	#DSI_VVBPCR_VBP3
 ((
uöt32_t
)0x00000008)

	)

7874 
	#DSI_VVBPCR_VBP4
 ((
uöt32_t
)0x00000010)

	)

7875 
	#DSI_VVBPCR_VBP5
 ((
uöt32_t
)0x00000020)

	)

7876 
	#DSI_VVBPCR_VBP6
 ((
uöt32_t
)0x00000040)

	)

7877 
	#DSI_VVBPCR_VBP7
 ((
uöt32_t
)0x00000080)

	)

7878 
	#DSI_VVBPCR_VBP8
 ((
uöt32_t
)0x00000100)

	)

7879 
	#DSI_VVBPCR_VBP9
 ((
uöt32_t
)0x00000200)

	)

7882 
	#DSI_VVFPCR_VFP
 ((
uöt32_t
)0x000003FFË

	)

7883 
	#DSI_VVFPCR_VFP0
 ((
uöt32_t
)0x00000001)

	)

7884 
	#DSI_VVFPCR_VFP1
 ((
uöt32_t
)0x00000002)

	)

7885 
	#DSI_VVFPCR_VFP2
 ((
uöt32_t
)0x00000004)

	)

7886 
	#DSI_VVFPCR_VFP3
 ((
uöt32_t
)0x00000008)

	)

7887 
	#DSI_VVFPCR_VFP4
 ((
uöt32_t
)0x00000010)

	)

7888 
	#DSI_VVFPCR_VFP5
 ((
uöt32_t
)0x00000020)

	)

7889 
	#DSI_VVFPCR_VFP6
 ((
uöt32_t
)0x00000040)

	)

7890 
	#DSI_VVFPCR_VFP7
 ((
uöt32_t
)0x00000080)

	)

7891 
	#DSI_VVFPCR_VFP8
 ((
uöt32_t
)0x00000100)

	)

7892 
	#DSI_VVFPCR_VFP9
 ((
uöt32_t
)0x00000200)

	)

7895 
	#DSI_VVACR_VA
 ((
uöt32_t
)0x00003FFFË

	)

7896 
	#DSI_VVACR_VA0
 ((
uöt32_t
)0x00000001)

	)

7897 
	#DSI_VVACR_VA1
 ((
uöt32_t
)0x00000002)

	)

7898 
	#DSI_VVACR_VA2
 ((
uöt32_t
)0x00000004)

	)

7899 
	#DSI_VVACR_VA3
 ((
uöt32_t
)0x00000008)

	)

7900 
	#DSI_VVACR_VA4
 ((
uöt32_t
)0x00000010)

	)

7901 
	#DSI_VVACR_VA5
 ((
uöt32_t
)0x00000020)

	)

7902 
	#DSI_VVACR_VA6
 ((
uöt32_t
)0x00000040)

	)

7903 
	#DSI_VVACR_VA7
 ((
uöt32_t
)0x00000080)

	)

7904 
	#DSI_VVACR_VA8
 ((
uöt32_t
)0x00000100)

	)

7905 
	#DSI_VVACR_VA9
 ((
uöt32_t
)0x00000200)

	)

7906 
	#DSI_VVACR_VA10
 ((
uöt32_t
)0x00000400)

	)

7907 
	#DSI_VVACR_VA11
 ((
uöt32_t
)0x00000800)

	)

7908 
	#DSI_VVACR_VA12
 ((
uöt32_t
)0x00001000)

	)

7909 
	#DSI_VVACR_VA13
 ((
uöt32_t
)0x00002000)

	)

7912 
	#DSI_LCCR_CMDSIZE
 ((
uöt32_t
)0x0000FFFFË

	)

7913 
	#DSI_LCCR_CMDSIZE0
 ((
uöt32_t
)0x00000001)

	)

7914 
	#DSI_LCCR_CMDSIZE1
 ((
uöt32_t
)0x00000002)

	)

7915 
	#DSI_LCCR_CMDSIZE2
 ((
uöt32_t
)0x00000004)

	)

7916 
	#DSI_LCCR_CMDSIZE3
 ((
uöt32_t
)0x00000008)

	)

7917 
	#DSI_LCCR_CMDSIZE4
 ((
uöt32_t
)0x00000010)

	)

7918 
	#DSI_LCCR_CMDSIZE5
 ((
uöt32_t
)0x00000020)

	)

7919 
	#DSI_LCCR_CMDSIZE6
 ((
uöt32_t
)0x00000040)

	)

7920 
	#DSI_LCCR_CMDSIZE7
 ((
uöt32_t
)0x00000080)

	)

7921 
	#DSI_LCCR_CMDSIZE8
 ((
uöt32_t
)0x00000100)

	)

7922 
	#DSI_LCCR_CMDSIZE9
 ((
uöt32_t
)0x00000200)

	)

7923 
	#DSI_LCCR_CMDSIZE10
 ((
uöt32_t
)0x00000400)

	)

7924 
	#DSI_LCCR_CMDSIZE11
 ((
uöt32_t
)0x00000800)

	)

7925 
	#DSI_LCCR_CMDSIZE12
 ((
uöt32_t
)0x00001000)

	)

7926 
	#DSI_LCCR_CMDSIZE13
 ((
uöt32_t
)0x00002000)

	)

7927 
	#DSI_LCCR_CMDSIZE14
 ((
uöt32_t
)0x00004000)

	)

7928 
	#DSI_LCCR_CMDSIZE15
 ((
uöt32_t
)0x00008000)

	)

7931 
	#DSI_CMCR_TEARE
 ((
uöt32_t
)0x00000001Ë

	)

7932 
	#DSI_CMCR_ARE
 ((
uöt32_t
)0x00000002Ë

	)

7933 
	#DSI_CMCR_GSW0TX
 ((
uöt32_t
)0x00000100Ë

	)

7934 
	#DSI_CMCR_GSW1TX
 ((
uöt32_t
)0x00000200Ë

	)

7935 
	#DSI_CMCR_GSW2TX
 ((
uöt32_t
)0x00000400Ë

	)

7936 
	#DSI_CMCR_GSR0TX
 ((
uöt32_t
)0x00000800Ë

	)

7937 
	#DSI_CMCR_GSR1TX
 ((
uöt32_t
)0x00001000Ë

	)

7938 
	#DSI_CMCR_GSR2TX
 ((
uöt32_t
)0x00002000Ë

	)

7939 
	#DSI_CMCR_GLWTX
 ((
uöt32_t
)0x00004000Ë

	)

7940 
	#DSI_CMCR_DSW0TX
 ((
uöt32_t
)0x00010000Ë

	)

7941 
	#DSI_CMCR_DSW1TX
 ((
uöt32_t
)0x00020000Ë

	)

7942 
	#DSI_CMCR_DSR0TX
 ((
uöt32_t
)0x00040000Ë

	)

7943 
	#DSI_CMCR_DLWTX
 ((
uöt32_t
)0x00080000Ë

	)

7944 
	#DSI_CMCR_MRDPS
 ((
uöt32_t
)0x01000000Ë

	)

7947 
	#DSI_GHCR_DT
 ((
uöt32_t
)0x0000003FË

	)

7948 
	#DSI_GHCR_DT0
 ((
uöt32_t
)0x00000001)

	)

7949 
	#DSI_GHCR_DT1
 ((
uöt32_t
)0x00000002)

	)

7950 
	#DSI_GHCR_DT2
 ((
uöt32_t
)0x00000004)

	)

7951 
	#DSI_GHCR_DT3
 ((
uöt32_t
)0x00000008)

	)

7952 
	#DSI_GHCR_DT4
 ((
uöt32_t
)0x00000010)

	)

7953 
	#DSI_GHCR_DT5
 ((
uöt32_t
)0x00000020)

	)

7955 
	#DSI_GHCR_VCID
 ((
uöt32_t
)0x000000C0Ë

	)

7956 
	#DSI_GHCR_VCID0
 ((
uöt32_t
)0x00000040)

	)

7957 
	#DSI_GHCR_VCID1
 ((
uöt32_t
)0x00000080)

	)

7959 
	#DSI_GHCR_WCLSB
 ((
uöt32_t
)0x0000FF00Ë

	)

7960 
	#DSI_GHCR_WCLSB0
 ((
uöt32_t
)0x00000100)

	)

7961 
	#DSI_GHCR_WCLSB1
 ((
uöt32_t
)0x00000200)

	)

7962 
	#DSI_GHCR_WCLSB2
 ((
uöt32_t
)0x00000400)

	)

7963 
	#DSI_GHCR_WCLSB3
 ((
uöt32_t
)0x00000800)

	)

7964 
	#DSI_GHCR_WCLSB4
 ((
uöt32_t
)0x00001000)

	)

7965 
	#DSI_GHCR_WCLSB5
 ((
uöt32_t
)0x00002000)

	)

7966 
	#DSI_GHCR_WCLSB6
 ((
uöt32_t
)0x00004000)

	)

7967 
	#DSI_GHCR_WCLSB7
 ((
uöt32_t
)0x00008000)

	)

7969 
	#DSI_GHCR_WCMSB
 ((
uöt32_t
)0x00FF0000Ë

	)

7970 
	#DSI_GHCR_WCMSB0
 ((
uöt32_t
)0x00010000)

	)

7971 
	#DSI_GHCR_WCMSB1
 ((
uöt32_t
)0x00020000)

	)

7972 
	#DSI_GHCR_WCMSB2
 ((
uöt32_t
)0x00040000)

	)

7973 
	#DSI_GHCR_WCMSB3
 ((
uöt32_t
)0x00080000)

	)

7974 
	#DSI_GHCR_WCMSB4
 ((
uöt32_t
)0x00100000)

	)

7975 
	#DSI_GHCR_WCMSB5
 ((
uöt32_t
)0x00200000)

	)

7976 
	#DSI_GHCR_WCMSB6
 ((
uöt32_t
)0x00400000)

	)

7977 
	#DSI_GHCR_WCMSB7
 ((
uöt32_t
)0x00800000)

	)

7980 
	#DSI_GPDR_DATA1
 ((
uöt32_t
)0x000000FFË

	)

7981 
	#DSI_GPDR_DATA1_0
 ((
uöt32_t
)0x00000001)

	)

7982 
	#DSI_GPDR_DATA1_1
 ((
uöt32_t
)0x00000002)

	)

7983 
	#DSI_GPDR_DATA1_2
 ((
uöt32_t
)0x00000004)

	)

7984 
	#DSI_GPDR_DATA1_3
 ((
uöt32_t
)0x00000008)

	)

7985 
	#DSI_GPDR_DATA1_4
 ((
uöt32_t
)0x00000010)

	)

7986 
	#DSI_GPDR_DATA1_5
 ((
uöt32_t
)0x00000020)

	)

7987 
	#DSI_GPDR_DATA1_6
 ((
uöt32_t
)0x00000040)

	)

7988 
	#DSI_GPDR_DATA1_7
 ((
uöt32_t
)0x00000080)

	)

7990 
	#DSI_GPDR_DATA2
 ((
uöt32_t
)0x0000FF00Ë

	)

7991 
	#DSI_GPDR_DATA2_0
 ((
uöt32_t
)0x00000100)

	)

7992 
	#DSI_GPDR_DATA2_1
 ((
uöt32_t
)0x00000200)

	)

7993 
	#DSI_GPDR_DATA2_2
 ((
uöt32_t
)0x00000400)

	)

7994 
	#DSI_GPDR_DATA2_3
 ((
uöt32_t
)0x00000800)

	)

7995 
	#DSI_GPDR_DATA2_4
 ((
uöt32_t
)0x00001000)

	)

7996 
	#DSI_GPDR_DATA2_5
 ((
uöt32_t
)0x00002000)

	)

7997 
	#DSI_GPDR_DATA2_6
 ((
uöt32_t
)0x00004000)

	)

7998 
	#DSI_GPDR_DATA2_7
 ((
uöt32_t
)0x00008000)

	)

8000 
	#DSI_GPDR_DATA3
 ((
uöt32_t
)0x00FF0000Ë

	)

8001 
	#DSI_GPDR_DATA3_0
 ((
uöt32_t
)0x00010000)

	)

8002 
	#DSI_GPDR_DATA3_1
 ((
uöt32_t
)0x00020000)

	)

8003 
	#DSI_GPDR_DATA3_2
 ((
uöt32_t
)0x00040000)

	)

8004 
	#DSI_GPDR_DATA3_3
 ((
uöt32_t
)0x00080000)

	)

8005 
	#DSI_GPDR_DATA3_4
 ((
uöt32_t
)0x00100000)

	)

8006 
	#DSI_GPDR_DATA3_5
 ((
uöt32_t
)0x00200000)

	)

8007 
	#DSI_GPDR_DATA3_6
 ((
uöt32_t
)0x00400000)

	)

8008 
	#DSI_GPDR_DATA3_7
 ((
uöt32_t
)0x00800000)

	)

8010 
	#DSI_GPDR_DATA4
 ((
uöt32_t
)0xFF000000Ë

	)

8011 
	#DSI_GPDR_DATA4_0
 ((
uöt32_t
)0x01000000)

	)

8012 
	#DSI_GPDR_DATA4_1
 ((
uöt32_t
)0x02000000)

	)

8013 
	#DSI_GPDR_DATA4_2
 ((
uöt32_t
)0x04000000)

	)

8014 
	#DSI_GPDR_DATA4_3
 ((
uöt32_t
)0x08000000)

	)

8015 
	#DSI_GPDR_DATA4_4
 ((
uöt32_t
)0x10000000)

	)

8016 
	#DSI_GPDR_DATA4_5
 ((
uöt32_t
)0x20000000)

	)

8017 
	#DSI_GPDR_DATA4_6
 ((
uöt32_t
)0x40000000)

	)

8018 
	#DSI_GPDR_DATA4_7
 ((
uöt32_t
)0x80000000)

	)

8021 
	#DSI_GPSR_CMDFE
 ((
uöt32_t
)0x00000001Ë

	)

8022 
	#DSI_GPSR_CMDFF
 ((
uöt32_t
)0x00000002Ë

	)

8023 
	#DSI_GPSR_PWRFE
 ((
uöt32_t
)0x00000004Ë

	)

8024 
	#DSI_GPSR_PWRFF
 ((
uöt32_t
)0x00000008Ë

	)

8025 
	#DSI_GPSR_PRDFE
 ((
uöt32_t
)0x00000010Ë

	)

8026 
	#DSI_GPSR_PRDFF
 ((
uöt32_t
)0x00000020Ë

	)

8027 
	#DSI_GPSR_RCB
 ((
uöt32_t
)0x00000040Ë

	)

8030 
	#DSI_TCCR0_LPRX_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8031 
	#DSI_TCCR0_LPRX_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8032 
	#DSI_TCCR0_LPRX_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8033 
	#DSI_TCCR0_LPRX_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8034 
	#DSI_TCCR0_LPRX_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8035 
	#DSI_TCCR0_LPRX_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8036 
	#DSI_TCCR0_LPRX_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8037 
	#DSI_TCCR0_LPRX_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8038 
	#DSI_TCCR0_LPRX_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8039 
	#DSI_TCCR0_LPRX_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8040 
	#DSI_TCCR0_LPRX_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8041 
	#DSI_TCCR0_LPRX_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8042 
	#DSI_TCCR0_LPRX_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8043 
	#DSI_TCCR0_LPRX_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8044 
	#DSI_TCCR0_LPRX_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8045 
	#DSI_TCCR0_LPRX_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8046 
	#DSI_TCCR0_LPRX_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8048 
	#DSI_TCCR0_HSTX_TOCNT
 ((
uöt32_t
)0xFFFF0000Ë

	)

8049 
	#DSI_TCCR0_HSTX_TOCNT0
 ((
uöt32_t
)0x00010000)

	)

8050 
	#DSI_TCCR0_HSTX_TOCNT1
 ((
uöt32_t
)0x00020000)

	)

8051 
	#DSI_TCCR0_HSTX_TOCNT2
 ((
uöt32_t
)0x00040000)

	)

8052 
	#DSI_TCCR0_HSTX_TOCNT3
 ((
uöt32_t
)0x00080000)

	)

8053 
	#DSI_TCCR0_HSTX_TOCNT4
 ((
uöt32_t
)0x00100000)

	)

8054 
	#DSI_TCCR0_HSTX_TOCNT5
 ((
uöt32_t
)0x00200000)

	)

8055 
	#DSI_TCCR0_HSTX_TOCNT6
 ((
uöt32_t
)0x00400000)

	)

8056 
	#DSI_TCCR0_HSTX_TOCNT7
 ((
uöt32_t
)0x00800000)

	)

8057 
	#DSI_TCCR0_HSTX_TOCNT8
 ((
uöt32_t
)0x01000000)

	)

8058 
	#DSI_TCCR0_HSTX_TOCNT9
 ((
uöt32_t
)0x02000000)

	)

8059 
	#DSI_TCCR0_HSTX_TOCNT10
 ((
uöt32_t
)0x04000000)

	)

8060 
	#DSI_TCCR0_HSTX_TOCNT11
 ((
uöt32_t
)0x08000000)

	)

8061 
	#DSI_TCCR0_HSTX_TOCNT12
 ((
uöt32_t
)0x10000000)

	)

8062 
	#DSI_TCCR0_HSTX_TOCNT13
 ((
uöt32_t
)0x20000000)

	)

8063 
	#DSI_TCCR0_HSTX_TOCNT14
 ((
uöt32_t
)0x40000000)

	)

8064 
	#DSI_TCCR0_HSTX_TOCNT15
 ((
uöt32_t
)0x80000000)

	)

8067 
	#DSI_TCCR1_HSRD_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8068 
	#DSI_TCCR1_HSRD_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8069 
	#DSI_TCCR1_HSRD_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8070 
	#DSI_TCCR1_HSRD_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8071 
	#DSI_TCCR1_HSRD_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8072 
	#DSI_TCCR1_HSRD_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8073 
	#DSI_TCCR1_HSRD_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8074 
	#DSI_TCCR1_HSRD_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8075 
	#DSI_TCCR1_HSRD_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8076 
	#DSI_TCCR1_HSRD_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8077 
	#DSI_TCCR1_HSRD_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8078 
	#DSI_TCCR1_HSRD_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8079 
	#DSI_TCCR1_HSRD_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8080 
	#DSI_TCCR1_HSRD_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8081 
	#DSI_TCCR1_HSRD_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8082 
	#DSI_TCCR1_HSRD_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8083 
	#DSI_TCCR1_HSRD_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8086 
	#DSI_TCCR2_LPRD_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8087 
	#DSI_TCCR2_LPRD_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8088 
	#DSI_TCCR2_LPRD_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8089 
	#DSI_TCCR2_LPRD_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8090 
	#DSI_TCCR2_LPRD_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8091 
	#DSI_TCCR2_LPRD_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8092 
	#DSI_TCCR2_LPRD_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8093 
	#DSI_TCCR2_LPRD_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8094 
	#DSI_TCCR2_LPRD_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8095 
	#DSI_TCCR2_LPRD_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8096 
	#DSI_TCCR2_LPRD_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8097 
	#DSI_TCCR2_LPRD_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8098 
	#DSI_TCCR2_LPRD_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8099 
	#DSI_TCCR2_LPRD_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8100 
	#DSI_TCCR2_LPRD_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8101 
	#DSI_TCCR2_LPRD_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8102 
	#DSI_TCCR2_LPRD_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8105 
	#DSI_TCCR3_HSWR_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8106 
	#DSI_TCCR3_HSWR_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8107 
	#DSI_TCCR3_HSWR_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8108 
	#DSI_TCCR3_HSWR_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8109 
	#DSI_TCCR3_HSWR_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8110 
	#DSI_TCCR3_HSWR_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8111 
	#DSI_TCCR3_HSWR_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8112 
	#DSI_TCCR3_HSWR_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8113 
	#DSI_TCCR3_HSWR_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8114 
	#DSI_TCCR3_HSWR_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8115 
	#DSI_TCCR3_HSWR_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8116 
	#DSI_TCCR3_HSWR_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8117 
	#DSI_TCCR3_HSWR_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8118 
	#DSI_TCCR3_HSWR_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8119 
	#DSI_TCCR3_HSWR_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8120 
	#DSI_TCCR3_HSWR_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8121 
	#DSI_TCCR3_HSWR_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8123 
	#DSI_TCCR3_PM
 ((
uöt32_t
)0x01000000Ë

	)

8126 
	#DSI_TCCR4_LPWR_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8127 
	#DSI_TCCR4_LPWR_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8128 
	#DSI_TCCR4_LPWR_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8129 
	#DSI_TCCR4_LPWR_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8130 
	#DSI_TCCR4_LPWR_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8131 
	#DSI_TCCR4_LPWR_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8132 
	#DSI_TCCR4_LPWR_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8133 
	#DSI_TCCR4_LPWR_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8134 
	#DSI_TCCR4_LPWR_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8135 
	#DSI_TCCR4_LPWR_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8136 
	#DSI_TCCR4_LPWR_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8137 
	#DSI_TCCR4_LPWR_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8138 
	#DSI_TCCR4_LPWR_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8139 
	#DSI_TCCR4_LPWR_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8140 
	#DSI_TCCR4_LPWR_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8141 
	#DSI_TCCR4_LPWR_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8142 
	#DSI_TCCR4_LPWR_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8145 
	#DSI_TCCR5_BTA_TOCNT
 ((
uöt32_t
)0x0000FFFFË

	)

8146 
	#DSI_TCCR5_BTA_TOCNT0
 ((
uöt32_t
)0x00000001)

	)

8147 
	#DSI_TCCR5_BTA_TOCNT1
 ((
uöt32_t
)0x00000002)

	)

8148 
	#DSI_TCCR5_BTA_TOCNT2
 ((
uöt32_t
)0x00000004)

	)

8149 
	#DSI_TCCR5_BTA_TOCNT3
 ((
uöt32_t
)0x00000008)

	)

8150 
	#DSI_TCCR5_BTA_TOCNT4
 ((
uöt32_t
)0x00000010)

	)

8151 
	#DSI_TCCR5_BTA_TOCNT5
 ((
uöt32_t
)0x00000020)

	)

8152 
	#DSI_TCCR5_BTA_TOCNT6
 ((
uöt32_t
)0x00000040)

	)

8153 
	#DSI_TCCR5_BTA_TOCNT7
 ((
uöt32_t
)0x00000080)

	)

8154 
	#DSI_TCCR5_BTA_TOCNT8
 ((
uöt32_t
)0x00000100)

	)

8155 
	#DSI_TCCR5_BTA_TOCNT9
 ((
uöt32_t
)0x00000200)

	)

8156 
	#DSI_TCCR5_BTA_TOCNT10
 ((
uöt32_t
)0x00000400)

	)

8157 
	#DSI_TCCR5_BTA_TOCNT11
 ((
uöt32_t
)0x00000800)

	)

8158 
	#DSI_TCCR5_BTA_TOCNT12
 ((
uöt32_t
)0x00001000)

	)

8159 
	#DSI_TCCR5_BTA_TOCNT13
 ((
uöt32_t
)0x00002000)

	)

8160 
	#DSI_TCCR5_BTA_TOCNT14
 ((
uöt32_t
)0x00004000)

	)

8161 
	#DSI_TCCR5_BTA_TOCNT15
 ((
uöt32_t
)0x00008000)

	)

8164 
	#DSI_TDCR_3DM
 ((
uöt32_t
)0x00000003Ë

	)

8165 
	#DSI_TDCR_3DM0
 ((
uöt32_t
)0x00000001)

	)

8166 
	#DSI_TDCR_3DM1
 ((
uöt32_t
)0x00000002)

	)

8168 
	#DSI_TDCR_3DF
 ((
uöt32_t
)0x0000000CË

	)

8169 
	#DSI_TDCR_3DF0
 ((
uöt32_t
)0x00000004)

	)

8170 
	#DSI_TDCR_3DF1
 ((
uöt32_t
)0x00000008)

	)

8172 
	#DSI_TDCR_SVS
 ((
uöt32_t
)0x00000010Ë

	)

8173 
	#DSI_TDCR_RF
 ((
uöt32_t
)0x00000020Ë

	)

8174 
	#DSI_TDCR_S3DC
 ((
uöt32_t
)0x00010000Ë

	)

8177 
	#DSI_CLCR_DPCC
 ((
uöt32_t
)0x00000001Ë

	)

8178 
	#DSI_CLCR_ACR
 ((
uöt32_t
)0x00000002Ë

	)

8181 
	#DSI_CLTCR_LP2HS_TIME
 ((
uöt32_t
)0x000003FFË

	)

8182 
	#DSI_CLTCR_LP2HS_TIME0
 ((
uöt32_t
)0x00000001)

	)

8183 
	#DSI_CLTCR_LP2HS_TIME1
 ((
uöt32_t
)0x00000002)

	)

8184 
	#DSI_CLTCR_LP2HS_TIME2
 ((
uöt32_t
)0x00000004)

	)

8185 
	#DSI_CLTCR_LP2HS_TIME3
 ((
uöt32_t
)0x00000008)

	)

8186 
	#DSI_CLTCR_LP2HS_TIME4
 ((
uöt32_t
)0x00000010)

	)

8187 
	#DSI_CLTCR_LP2HS_TIME5
 ((
uöt32_t
)0x00000020)

	)

8188 
	#DSI_CLTCR_LP2HS_TIME6
 ((
uöt32_t
)0x00000040)

	)

8189 
	#DSI_CLTCR_LP2HS_TIME7
 ((
uöt32_t
)0x00000080)

	)

8190 
	#DSI_CLTCR_LP2HS_TIME8
 ((
uöt32_t
)0x00000100)

	)

8191 
	#DSI_CLTCR_LP2HS_TIME9
 ((
uöt32_t
)0x00000200)

	)

8193 
	#DSI_CLTCR_HS2LP_TIME
 ((
uöt32_t
)0x03FF0000Ë

	)

8194 
	#DSI_CLTCR_HS2LP_TIME0
 ((
uöt32_t
)0x00010000)

	)

8195 
	#DSI_CLTCR_HS2LP_TIME1
 ((
uöt32_t
)0x00020000)

	)

8196 
	#DSI_CLTCR_HS2LP_TIME2
 ((
uöt32_t
)0x00040000)

	)

8197 
	#DSI_CLTCR_HS2LP_TIME3
 ((
uöt32_t
)0x00080000)

	)

8198 
	#DSI_CLTCR_HS2LP_TIME4
 ((
uöt32_t
)0x00100000)

	)

8199 
	#DSI_CLTCR_HS2LP_TIME5
 ((
uöt32_t
)0x00200000)

	)

8200 
	#DSI_CLTCR_HS2LP_TIME6
 ((
uöt32_t
)0x00400000)

	)

8201 
	#DSI_CLTCR_HS2LP_TIME7
 ((
uöt32_t
)0x00800000)

	)

8202 
	#DSI_CLTCR_HS2LP_TIME8
 ((
uöt32_t
)0x01000000)

	)

8203 
	#DSI_CLTCR_HS2LP_TIME9
 ((
uöt32_t
)0x02000000)

	)

8206 
	#DSI_DLTCR_MRD_TIME
 ((
uöt32_t
)0x00007FFFË

	)

8207 
	#DSI_DLTCR_MRD_TIME0
 ((
uöt32_t
)0x00000001)

	)

8208 
	#DSI_DLTCR_MRD_TIME1
 ((
uöt32_t
)0x00000002)

	)

8209 
	#DSI_DLTCR_MRD_TIME2
 ((
uöt32_t
)0x00000004)

	)

8210 
	#DSI_DLTCR_MRD_TIME3
 ((
uöt32_t
)0x00000008)

	)

8211 
	#DSI_DLTCR_MRD_TIME4
 ((
uöt32_t
)0x00000010)

	)

8212 
	#DSI_DLTCR_MRD_TIME5
 ((
uöt32_t
)0x00000020)

	)

8213 
	#DSI_DLTCR_MRD_TIME6
 ((
uöt32_t
)0x00000040)

	)

8214 
	#DSI_DLTCR_MRD_TIME7
 ((
uöt32_t
)0x00000080)

	)

8215 
	#DSI_DLTCR_MRD_TIME8
 ((
uöt32_t
)0x00000100)

	)

8216 
	#DSI_DLTCR_MRD_TIME9
 ((
uöt32_t
)0x00000200)

	)

8217 
	#DSI_DLTCR_MRD_TIME10
 ((
uöt32_t
)0x00000400)

	)

8218 
	#DSI_DLTCR_MRD_TIME11
 ((
uöt32_t
)0x00000800)

	)

8219 
	#DSI_DLTCR_MRD_TIME12
 ((
uöt32_t
)0x00001000)

	)

8220 
	#DSI_DLTCR_MRD_TIME13
 ((
uöt32_t
)0x00002000)

	)

8221 
	#DSI_DLTCR_MRD_TIME14
 ((
uöt32_t
)0x00004000)

	)

8223 
	#DSI_DLTCR_LP2HS_TIME
 ((
uöt32_t
)0x00FF0000Ë

	)

8224 
	#DSI_DLTCR_LP2HS_TIME0
 ((
uöt32_t
)0x00010000)

	)

8225 
	#DSI_DLTCR_LP2HS_TIME1
 ((
uöt32_t
)0x00020000)

	)

8226 
	#DSI_DLTCR_LP2HS_TIME2
 ((
uöt32_t
)0x00040000)

	)

8227 
	#DSI_DLTCR_LP2HS_TIME3
 ((
uöt32_t
)0x00080000)

	)

8228 
	#DSI_DLTCR_LP2HS_TIME4
 ((
uöt32_t
)0x00100000)

	)

8229 
	#DSI_DLTCR_LP2HS_TIME5
 ((
uöt32_t
)0x00200000)

	)

8230 
	#DSI_DLTCR_LP2HS_TIME6
 ((
uöt32_t
)0x00400000)

	)

8231 
	#DSI_DLTCR_LP2HS_TIME7
 ((
uöt32_t
)0x00800000)

	)

8233 
	#DSI_DLTCR_HS2LP_TIME
 ((
uöt32_t
)0xFF000000Ë

	)

8234 
	#DSI_DLTCR_HS2LP_TIME0
 ((
uöt32_t
)0x01000000)

	)

8235 
	#DSI_DLTCR_HS2LP_TIME1
 ((
uöt32_t
)0x02000000)

	)

8236 
	#DSI_DLTCR_HS2LP_TIME2
 ((
uöt32_t
)0x04000000)

	)

8237 
	#DSI_DLTCR_HS2LP_TIME3
 ((
uöt32_t
)0x08000000)

	)

8238 
	#DSI_DLTCR_HS2LP_TIME4
 ((
uöt32_t
)0x10000000)

	)

8239 
	#DSI_DLTCR_HS2LP_TIME5
 ((
uöt32_t
)0x20000000)

	)

8240 
	#DSI_DLTCR_HS2LP_TIME6
 ((
uöt32_t
)0x40000000)

	)

8241 
	#DSI_DLTCR_HS2LP_TIME7
 ((
uöt32_t
)0x80000000)

	)

8244 
	#DSI_PCTLR_DEN
 ((
uöt32_t
)0x00000002Ë

	)

8245 
	#DSI_PCTLR_CKE
 ((
uöt32_t
)0x00000004Ë

	)

8248 
	#DSI_PCONFR_NL
 ((
uöt32_t
)0x00000003Ë

	)

8249 
	#DSI_PCONFR_NL0
 ((
uöt32_t
)0x00000001)

	)

8250 
	#DSI_PCONFR_NL1
 ((
uöt32_t
)0x00000002)

	)

8252 
	#DSI_PCONFR_SW_TIME
 ((
uöt32_t
)0x0000FF00Ë

	)

8253 
	#DSI_PCONFR_SW_TIME0
 ((
uöt32_t
)0x00000100)

	)

8254 
	#DSI_PCONFR_SW_TIME1
 ((
uöt32_t
)0x00000200)

	)

8255 
	#DSI_PCONFR_SW_TIME2
 ((
uöt32_t
)0x00000400)

	)

8256 
	#DSI_PCONFR_SW_TIME3
 ((
uöt32_t
)0x00000800)

	)

8257 
	#DSI_PCONFR_SW_TIME4
 ((
uöt32_t
)0x00001000)

	)

8258 
	#DSI_PCONFR_SW_TIME5
 ((
uöt32_t
)0x00002000)

	)

8259 
	#DSI_PCONFR_SW_TIME6
 ((
uöt32_t
)0x00004000)

	)

8260 
	#DSI_PCONFR_SW_TIME7
 ((
uöt32_t
)0x00008000)

	)

8263 
	#DSI_PUCR_URCL
 ((
uöt32_t
)0x00000001Ë

	)

8264 
	#DSI_PUCR_UECL
 ((
uöt32_t
)0x00000002Ë

	)

8265 
	#DSI_PUCR_URDL
 ((
uöt32_t
)0x00000004Ë

	)

8266 
	#DSI_PUCR_UEDL
 ((
uöt32_t
)0x00000008Ë

	)

8269 
	#DSI_PTTCR_TX_TRIG
 ((
uöt32_t
)0x0000000FË

	)

8270 
	#DSI_PTTCR_TX_TRIG0
 ((
uöt32_t
)0x00000001)

	)

8271 
	#DSI_PTTCR_TX_TRIG1
 ((
uöt32_t
)0x00000002)

	)

8272 
	#DSI_PTTCR_TX_TRIG2
 ((
uöt32_t
)0x00000004)

	)

8273 
	#DSI_PTTCR_TX_TRIG3
 ((
uöt32_t
)0x00000008)

	)

8276 
	#DSI_PSR_PD
 ((
uöt32_t
)0x00000002Ë

	)

8277 
	#DSI_PSR_PSSC
 ((
uöt32_t
)0x00000004Ë

	)

8278 
	#DSI_PSR_UANC
 ((
uöt32_t
)0x00000008Ë

	)

8279 
	#DSI_PSR_PSS0
 ((
uöt32_t
)0x00000010Ë

	)

8280 
	#DSI_PSR_UAN0
 ((
uöt32_t
)0x00000020Ë

	)

8281 
	#DSI_PSR_RUE0
 ((
uöt32_t
)0x00000040Ë

	)

8282 
	#DSI_PSR_PSS1
 ((
uöt32_t
)0x00000080Ë

	)

8283 
	#DSI_PSR_UAN1
 ((
uöt32_t
)0x00000100Ë

	)

8286 
	#DSI_ISR0_AE0
 ((
uöt32_t
)0x00000001Ë

	)

8287 
	#DSI_ISR0_AE1
 ((
uöt32_t
)0x00000002Ë

	)

8288 
	#DSI_ISR0_AE2
 ((
uöt32_t
)0x00000004Ë

	)

8289 
	#DSI_ISR0_AE3
 ((
uöt32_t
)0x00000008Ë

	)

8290 
	#DSI_ISR0_AE4
 ((
uöt32_t
)0x00000010Ë

	)

8291 
	#DSI_ISR0_AE5
 ((
uöt32_t
)0x00000020Ë

	)

8292 
	#DSI_ISR0_AE6
 ((
uöt32_t
)0x00000040Ë

	)

8293 
	#DSI_ISR0_AE7
 ((
uöt32_t
)0x00000080Ë

	)

8294 
	#DSI_ISR0_AE8
 ((
uöt32_t
)0x00000100Ë

	)

8295 
	#DSI_ISR0_AE9
 ((
uöt32_t
)0x00000200Ë

	)

8296 
	#DSI_ISR0_AE10
 ((
uöt32_t
)0x00000400Ë

	)

8297 
	#DSI_ISR0_AE11
 ((
uöt32_t
)0x00000800Ë

	)

8298 
	#DSI_ISR0_AE12
 ((
uöt32_t
)0x00001000Ë

	)

8299 
	#DSI_ISR0_AE13
 ((
uöt32_t
)0x00002000Ë

	)

8300 
	#DSI_ISR0_AE14
 ((
uöt32_t
)0x00004000Ë

	)

8301 
	#DSI_ISR0_AE15
 ((
uöt32_t
)0x00008000Ë

	)

8302 
	#DSI_ISR0_PE0
 ((
uöt32_t
)0x00010000Ë

	)

8303 
	#DSI_ISR0_PE1
 ((
uöt32_t
)0x00020000Ë

	)

8304 
	#DSI_ISR0_PE2
 ((
uöt32_t
)0x00040000Ë

	)

8305 
	#DSI_ISR0_PE3
 ((
uöt32_t
)0x00080000Ë

	)

8306 
	#DSI_ISR0_PE4
 ((
uöt32_t
)0x00100000Ë

	)

8309 
	#DSI_ISR1_TOHSTX
 ((
uöt32_t
)0x00000001Ë

	)

8310 
	#DSI_ISR1_TOLPRX
 ((
uöt32_t
)0x00000002Ë

	)

8311 
	#DSI_ISR1_ECCSE
 ((
uöt32_t
)0x00000004Ë

	)

8312 
	#DSI_ISR1_ECCME
 ((
uöt32_t
)0x00000008Ë

	)

8313 
	#DSI_ISR1_CRCE
 ((
uöt32_t
)0x00000010Ë

	)

8314 
	#DSI_ISR1_PSE
 ((
uöt32_t
)0x00000020Ë

	)

8315 
	#DSI_ISR1_EOTPE
 ((
uöt32_t
)0x00000040Ë

	)

8316 
	#DSI_ISR1_LPWRE
 ((
uöt32_t
)0x00000080Ë

	)

8317 
	#DSI_ISR1_GCWRE
 ((
uöt32_t
)0x00000100Ë

	)

8318 
	#DSI_ISR1_GPWRE
 ((
uöt32_t
)0x00000200Ë

	)

8319 
	#DSI_ISR1_GPTXE
 ((
uöt32_t
)0x00000400Ë

	)

8320 
	#DSI_ISR1_GPRDE
 ((
uöt32_t
)0x00000800Ë

	)

8321 
	#DSI_ISR1_GPRXE
 ((
uöt32_t
)0x00001000Ë

	)

8324 
	#DSI_IER0_AE0IE
 ((
uöt32_t
)0x00000001Ë

	)

8325 
	#DSI_IER0_AE1IE
 ((
uöt32_t
)0x00000002Ë

	)

8326 
	#DSI_IER0_AE2IE
 ((
uöt32_t
)0x00000004Ë

	)

8327 
	#DSI_IER0_AE3IE
 ((
uöt32_t
)0x00000008Ë

	)

8328 
	#DSI_IER0_AE4IE
 ((
uöt32_t
)0x00000010Ë

	)

8329 
	#DSI_IER0_AE5IE
 ((
uöt32_t
)0x00000020Ë

	)

8330 
	#DSI_IER0_AE6IE
 ((
uöt32_t
)0x00000040Ë

	)

8331 
	#DSI_IER0_AE7IE
 ((
uöt32_t
)0x00000080Ë

	)

8332 
	#DSI_IER0_AE8IE
 ((
uöt32_t
)0x00000100Ë

	)

8333 
	#DSI_IER0_AE9IE
 ((
uöt32_t
)0x00000200Ë

	)

8334 
	#DSI_IER0_AE10IE
 ((
uöt32_t
)0x00000400Ë

	)

8335 
	#DSI_IER0_AE11IE
 ((
uöt32_t
)0x00000800Ë

	)

8336 
	#DSI_IER0_AE12IE
 ((
uöt32_t
)0x00001000Ë

	)

8337 
	#DSI_IER0_AE13IE
 ((
uöt32_t
)0x00002000Ë

	)

8338 
	#DSI_IER0_AE14IE
 ((
uöt32_t
)0x00004000Ë

	)

8339 
	#DSI_IER0_AE15IE
 ((
uöt32_t
)0x00008000Ë

	)

8340 
	#DSI_IER0_PE0IE
 ((
uöt32_t
)0x00010000Ë

	)

8341 
	#DSI_IER0_PE1IE
 ((
uöt32_t
)0x00020000Ë

	)

8342 
	#DSI_IER0_PE2IE
 ((
uöt32_t
)0x00040000Ë

	)

8343 
	#DSI_IER0_PE3IE
 ((
uöt32_t
)0x00080000Ë

	)

8344 
	#DSI_IER0_PE4IE
 ((
uöt32_t
)0x00100000Ë

	)

8347 
	#DSI_IER1_TOHSTXIE
 ((
uöt32_t
)0x00000001Ë

	)

8348 
	#DSI_IER1_TOLPRXIE
 ((
uöt32_t
)0x00000002Ë

	)

8349 
	#DSI_IER1_ECCSEIE
 ((
uöt32_t
)0x00000004Ë

	)

8350 
	#DSI_IER1_ECCMEIE
 ((
uöt32_t
)0x00000008Ë

	)

8351 
	#DSI_IER1_CRCEIE
 ((
uöt32_t
)0x00000010Ë

	)

8352 
	#DSI_IER1_PSEIE
 ((
uöt32_t
)0x00000020Ë

	)

8353 
	#DSI_IER1_EOTPEIE
 ((
uöt32_t
)0x00000040Ë

	)

8354 
	#DSI_IER1_LPWREIE
 ((
uöt32_t
)0x00000080Ë

	)

8355 
	#DSI_IER1_GCWREIE
 ((
uöt32_t
)0x00000100Ë

	)

8356 
	#DSI_IER1_GPWREIE
 ((
uöt32_t
)0x00000200Ë

	)

8357 
	#DSI_IER1_GPTXEIE
 ((
uöt32_t
)0x00000400Ë

	)

8358 
	#DSI_IER1_GPRDEIE
 ((
uöt32_t
)0x00000800Ë

	)

8359 
	#DSI_IER1_GPRXEIE
 ((
uöt32_t
)0x00001000Ë

	)

8362 
	#DSI_FIR0_FAE0
 ((
uöt32_t
)0x00000001Ë

	)

8363 
	#DSI_FIR0_FAE1
 ((
uöt32_t
)0x00000002Ë

	)

8364 
	#DSI_FIR0_FAE2
 ((
uöt32_t
)0x00000004Ë

	)

8365 
	#DSI_FIR0_FAE3
 ((
uöt32_t
)0x00000008Ë

	)

8366 
	#DSI_FIR0_FAE4
 ((
uöt32_t
)0x00000010Ë

	)

8367 
	#DSI_FIR0_FAE5
 ((
uöt32_t
)0x00000020Ë

	)

8368 
	#DSI_FIR0_FAE6
 ((
uöt32_t
)0x00000040Ë

	)

8369 
	#DSI_FIR0_FAE7
 ((
uöt32_t
)0x00000080Ë

	)

8370 
	#DSI_FIR0_FAE8
 ((
uöt32_t
)0x00000100Ë

	)

8371 
	#DSI_FIR0_FAE9
 ((
uöt32_t
)0x00000200Ë

	)

8372 
	#DSI_FIR0_FAE10
 ((
uöt32_t
)0x00000400Ë

	)

8373 
	#DSI_FIR0_FAE11
 ((
uöt32_t
)0x00000800Ë

	)

8374 
	#DSI_FIR0_FAE12
 ((
uöt32_t
)0x00001000Ë

	)

8375 
	#DSI_FIR0_FAE13
 ((
uöt32_t
)0x00002000Ë

	)

8376 
	#DSI_FIR0_FAE14
 ((
uöt32_t
)0x00004000Ë

	)

8377 
	#DSI_FIR0_FAE15
 ((
uöt32_t
)0x00008000Ë

	)

8378 
	#DSI_FIR0_FPE0
 ((
uöt32_t
)0x00010000Ë

	)

8379 
	#DSI_FIR0_FPE1
 ((
uöt32_t
)0x00020000Ë

	)

8380 
	#DSI_FIR0_FPE2
 ((
uöt32_t
)0x00040000Ë

	)

8381 
	#DSI_FIR0_FPE3
 ((
uöt32_t
)0x00080000Ë

	)

8382 
	#DSI_FIR0_FPE4
 ((
uöt32_t
)0x00100000Ë

	)

8385 
	#DSI_FIR1_FTOHSTX
 ((
uöt32_t
)0x00000001Ë

	)

8386 
	#DSI_FIR1_FTOLPRX
 ((
uöt32_t
)0x00000002Ë

	)

8387 
	#DSI_FIR1_FECCSE
 ((
uöt32_t
)0x00000004Ë

	)

8388 
	#DSI_FIR1_FECCME
 ((
uöt32_t
)0x00000008Ë

	)

8389 
	#DSI_FIR1_FCRCE
 ((
uöt32_t
)0x00000010Ë

	)

8390 
	#DSI_FIR1_FPSE
 ((
uöt32_t
)0x00000020Ë

	)

8391 
	#DSI_FIR1_FEOTPE
 ((
uöt32_t
)0x00000040Ë

	)

8392 
	#DSI_FIR1_FLPWRE
 ((
uöt32_t
)0x00000080Ë

	)

8393 
	#DSI_FIR1_FGCWRE
 ((
uöt32_t
)0x00000100Ë

	)

8394 
	#DSI_FIR1_FGPWRE
 ((
uöt32_t
)0x00000200Ë

	)

8395 
	#DSI_FIR1_FGPTXE
 ((
uöt32_t
)0x00000400Ë

	)

8396 
	#DSI_FIR1_FGPRDE
 ((
uöt32_t
)0x00000800Ë

	)

8397 
	#DSI_FIR1_FGPRXE
 ((
uöt32_t
)0x00001000Ë

	)

8400 
	#DSI_VSCR_EN
 ((
uöt32_t
)0x00000001Ë

	)

8401 
	#DSI_VSCR_UR
 ((
uöt32_t
)0x00000100Ë

	)

8404 
	#DSI_LCVCIDR_VCID
 ((
uöt32_t
)0x00000003Ë

	)

8405 
	#DSI_LCVCIDR_VCID0
 ((
uöt32_t
)0x00000001)

	)

8406 
	#DSI_LCVCIDR_VCID1
 ((
uöt32_t
)0x00000002)

	)

8409 
	#DSI_LCCCR_COLC
 ((
uöt32_t
)0x0000000FË

	)

8410 
	#DSI_LCCCR_COLC0
 ((
uöt32_t
)0x00000001)

	)

8411 
	#DSI_LCCCR_COLC1
 ((
uöt32_t
)0x00000002)

	)

8412 
	#DSI_LCCCR_COLC2
 ((
uöt32_t
)0x00000004)

	)

8413 
	#DSI_LCCCR_COLC3
 ((
uöt32_t
)0x00000008)

	)

8415 
	#DSI_LCCCR_LPE
 ((
uöt32_t
)0x00000100Ë

	)

8418 
	#DSI_LPMCCR_VLPSIZE
 ((
uöt32_t
)0x000000FFË

	)

8419 
	#DSI_LPMCCR_VLPSIZE0
 ((
uöt32_t
)0x00000001)

	)

8420 
	#DSI_LPMCCR_VLPSIZE1
 ((
uöt32_t
)0x00000002)

	)

8421 
	#DSI_LPMCCR_VLPSIZE2
 ((
uöt32_t
)0x00000004)

	)

8422 
	#DSI_LPMCCR_VLPSIZE3
 ((
uöt32_t
)0x00000008)

	)

8423 
	#DSI_LPMCCR_VLPSIZE4
 ((
uöt32_t
)0x00000010)

	)

8424 
	#DSI_LPMCCR_VLPSIZE5
 ((
uöt32_t
)0x00000020)

	)

8425 
	#DSI_LPMCCR_VLPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8426 
	#DSI_LPMCCR_VLPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8428 
	#DSI_LPMCCR_LPSIZE
 ((
uöt32_t
)0x00FF0000Ë

	)

8429 
	#DSI_LPMCCR_LPSIZE0
 ((
uöt32_t
)0x00010000)

	)

8430 
	#DSI_LPMCCR_LPSIZE1
 ((
uöt32_t
)0x00020000)

	)

8431 
	#DSI_LPMCCR_LPSIZE2
 ((
uöt32_t
)0x00040000)

	)

8432 
	#DSI_LPMCCR_LPSIZE3
 ((
uöt32_t
)0x00080000)

	)

8433 
	#DSI_LPMCCR_LPSIZE4
 ((
uöt32_t
)0x00100000)

	)

8434 
	#DSI_LPMCCR_LPSIZE5
 ((
uöt32_t
)0x00200000)

	)

8435 
	#DSI_LPMCCR_LPSIZE6
 ((
uöt32_t
)0x00400000)

	)

8436 
	#DSI_LPMCCR_LPSIZE7
 ((
uöt32_t
)0x00800000)

	)

8439 
	#DSI_VMCCR_VMT
 ((
uöt32_t
)0x00000003Ë

	)

8440 
	#DSI_VMCCR_VMT0
 ((
uöt32_t
)0x00000001)

	)

8441 
	#DSI_VMCCR_VMT1
 ((
uöt32_t
)0x00000002)

	)

8443 
	#DSI_VMCCR_LPVSAE
 ((
uöt32_t
)0x00000100Ë

	)

8444 
	#DSI_VMCCR_LPVBPE
 ((
uöt32_t
)0x00000200Ë

	)

8445 
	#DSI_VMCCR_LPVFPE
 ((
uöt32_t
)0x00000400Ë

	)

8446 
	#DSI_VMCCR_LPVAE
 ((
uöt32_t
)0x00000800Ë

	)

8447 
	#DSI_VMCCR_LPHBPE
 ((
uöt32_t
)0x00001000Ë

	)

8448 
	#DSI_VMCCR_LPHFE
 ((
uöt32_t
)0x00002000Ë

	)

8449 
	#DSI_VMCCR_FBTAAE
 ((
uöt32_t
)0x00004000Ë

	)

8450 
	#DSI_VMCCR_LPCE
 ((
uöt32_t
)0x00008000Ë

	)

8453 
	#DSI_VPCCR_VPSIZE
 ((
uöt32_t
)0x00003FFFË

	)

8454 
	#DSI_VPCCR_VPSIZE0
 ((
uöt32_t
)0x00000001)

	)

8455 
	#DSI_VPCCR_VPSIZE1
 ((
uöt32_t
)0x00000002)

	)

8456 
	#DSI_VPCCR_VPSIZE2
 ((
uöt32_t
)0x00000004)

	)

8457 
	#DSI_VPCCR_VPSIZE3
 ((
uöt32_t
)0x00000008)

	)

8458 
	#DSI_VPCCR_VPSIZE4
 ((
uöt32_t
)0x00000010)

	)

8459 
	#DSI_VPCCR_VPSIZE5
 ((
uöt32_t
)0x00000020)

	)

8460 
	#DSI_VPCCR_VPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8461 
	#DSI_VPCCR_VPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8462 
	#DSI_VPCCR_VPSIZE8
 ((
uöt32_t
)0x00000100)

	)

8463 
	#DSI_VPCCR_VPSIZE9
 ((
uöt32_t
)0x00000200)

	)

8464 
	#DSI_VPCCR_VPSIZE10
 ((
uöt32_t
)0x00000400)

	)

8465 
	#DSI_VPCCR_VPSIZE11
 ((
uöt32_t
)0x00000800)

	)

8466 
	#DSI_VPCCR_VPSIZE12
 ((
uöt32_t
)0x00001000)

	)

8467 
	#DSI_VPCCR_VPSIZE13
 ((
uöt32_t
)0x00002000)

	)

8470 
	#DSI_VCCCR_NUMC
 ((
uöt32_t
)0x00001FFFË

	)

8471 
	#DSI_VCCCR_NUMC0
 ((
uöt32_t
)0x00000001)

	)

8472 
	#DSI_VCCCR_NUMC1
 ((
uöt32_t
)0x00000002)

	)

8473 
	#DSI_VCCCR_NUMC2
 ((
uöt32_t
)0x00000004)

	)

8474 
	#DSI_VCCCR_NUMC3
 ((
uöt32_t
)0x00000008)

	)

8475 
	#DSI_VCCCR_NUMC4
 ((
uöt32_t
)0x00000010)

	)

8476 
	#DSI_VCCCR_NUMC5
 ((
uöt32_t
)0x00000020)

	)

8477 
	#DSI_VCCCR_NUMC6
 ((
uöt32_t
)0x00000040)

	)

8478 
	#DSI_VCCCR_NUMC7
 ((
uöt32_t
)0x00000080)

	)

8479 
	#DSI_VCCCR_NUMC8
 ((
uöt32_t
)0x00000100)

	)

8480 
	#DSI_VCCCR_NUMC9
 ((
uöt32_t
)0x00000200)

	)

8481 
	#DSI_VCCCR_NUMC10
 ((
uöt32_t
)0x00000400)

	)

8482 
	#DSI_VCCCR_NUMC11
 ((
uöt32_t
)0x00000800)

	)

8483 
	#DSI_VCCCR_NUMC12
 ((
uöt32_t
)0x00001000)

	)

8486 
	#DSI_VNPCCR_NPSIZE
 ((
uöt32_t
)0x00001FFFË

	)

8487 
	#DSI_VNPCCR_NPSIZE0
 ((
uöt32_t
)0x00000001)

	)

8488 
	#DSI_VNPCCR_NPSIZE1
 ((
uöt32_t
)0x00000002)

	)

8489 
	#DSI_VNPCCR_NPSIZE2
 ((
uöt32_t
)0x00000004)

	)

8490 
	#DSI_VNPCCR_NPSIZE3
 ((
uöt32_t
)0x00000008)

	)

8491 
	#DSI_VNPCCR_NPSIZE4
 ((
uöt32_t
)0x00000010)

	)

8492 
	#DSI_VNPCCR_NPSIZE5
 ((
uöt32_t
)0x00000020)

	)

8493 
	#DSI_VNPCCR_NPSIZE6
 ((
uöt32_t
)0x00000040)

	)

8494 
	#DSI_VNPCCR_NPSIZE7
 ((
uöt32_t
)0x00000080)

	)

8495 
	#DSI_VNPCCR_NPSIZE8
 ((
uöt32_t
)0x00000100)

	)

8496 
	#DSI_VNPCCR_NPSIZE9
 ((
uöt32_t
)0x00000200)

	)

8497 
	#DSI_VNPCCR_NPSIZE10
 ((
uöt32_t
)0x00000400)

	)

8498 
	#DSI_VNPCCR_NPSIZE11
 ((
uöt32_t
)0x00000800)

	)

8499 
	#DSI_VNPCCR_NPSIZE12
 ((
uöt32_t
)0x00001000)

	)

8502 
	#DSI_VHSACCR_HSA
 ((
uöt32_t
)0x00000FFFË

	)

8503 
	#DSI_VHSACCR_HSA0
 ((
uöt32_t
)0x00000001)

	)

8504 
	#DSI_VHSACCR_HSA1
 ((
uöt32_t
)0x00000002)

	)

8505 
	#DSI_VHSACCR_HSA2
 ((
uöt32_t
)0x00000004)

	)

8506 
	#DSI_VHSACCR_HSA3
 ((
uöt32_t
)0x00000008)

	)

8507 
	#DSI_VHSACCR_HSA4
 ((
uöt32_t
)0x00000010)

	)

8508 
	#DSI_VHSACCR_HSA5
 ((
uöt32_t
)0x00000020)

	)

8509 
	#DSI_VHSACCR_HSA6
 ((
uöt32_t
)0x00000040)

	)

8510 
	#DSI_VHSACCR_HSA7
 ((
uöt32_t
)0x00000080)

	)

8511 
	#DSI_VHSACCR_HSA8
 ((
uöt32_t
)0x00000100)

	)

8512 
	#DSI_VHSACCR_HSA9
 ((
uöt32_t
)0x00000200)

	)

8513 
	#DSI_VHSACCR_HSA10
 ((
uöt32_t
)0x00000400)

	)

8514 
	#DSI_VHSACCR_HSA11
 ((
uöt32_t
)0x00000800)

	)

8517 
	#DSI_VHBPCCR_HBP
 ((
uöt32_t
)0x00000FFFË

	)

8518 
	#DSI_VHBPCCR_HBP0
 ((
uöt32_t
)0x00000001)

	)

8519 
	#DSI_VHBPCCR_HBP1
 ((
uöt32_t
)0x00000002)

	)

8520 
	#DSI_VHBPCCR_HBP2
 ((
uöt32_t
)0x00000004)

	)

8521 
	#DSI_VHBPCCR_HBP3
 ((
uöt32_t
)0x00000008)

	)

8522 
	#DSI_VHBPCCR_HBP4
 ((
uöt32_t
)0x00000010)

	)

8523 
	#DSI_VHBPCCR_HBP5
 ((
uöt32_t
)0x00000020)

	)

8524 
	#DSI_VHBPCCR_HBP6
 ((
uöt32_t
)0x00000040)

	)

8525 
	#DSI_VHBPCCR_HBP7
 ((
uöt32_t
)0x00000080)

	)

8526 
	#DSI_VHBPCCR_HBP8
 ((
uöt32_t
)0x00000100)

	)

8527 
	#DSI_VHBPCCR_HBP9
 ((
uöt32_t
)0x00000200)

	)

8528 
	#DSI_VHBPCCR_HBP10
 ((
uöt32_t
)0x00000400)

	)

8529 
	#DSI_VHBPCCR_HBP11
 ((
uöt32_t
)0x00000800)

	)

8532 
	#DSI_VLCCR_HLINE
 ((
uöt32_t
)0x00007FFFË

	)

8533 
	#DSI_VLCCR_HLINE0
 ((
uöt32_t
)0x00000001)

	)

8534 
	#DSI_VLCCR_HLINE1
 ((
uöt32_t
)0x00000002)

	)

8535 
	#DSI_VLCCR_HLINE2
 ((
uöt32_t
)0x00000004)

	)

8536 
	#DSI_VLCCR_HLINE3
 ((
uöt32_t
)0x00000008)

	)

8537 
	#DSI_VLCCR_HLINE4
 ((
uöt32_t
)0x00000010)

	)

8538 
	#DSI_VLCCR_HLINE5
 ((
uöt32_t
)0x00000020)

	)

8539 
	#DSI_VLCCR_HLINE6
 ((
uöt32_t
)0x00000040)

	)

8540 
	#DSI_VLCCR_HLINE7
 ((
uöt32_t
)0x00000080)

	)

8541 
	#DSI_VLCCR_HLINE8
 ((
uöt32_t
)0x00000100)

	)

8542 
	#DSI_VLCCR_HLINE9
 ((
uöt32_t
)0x00000200)

	)

8543 
	#DSI_VLCCR_HLINE10
 ((
uöt32_t
)0x00000400)

	)

8544 
	#DSI_VLCCR_HLINE11
 ((
uöt32_t
)0x00000800)

	)

8545 
	#DSI_VLCCR_HLINE12
 ((
uöt32_t
)0x00001000)

	)

8546 
	#DSI_VLCCR_HLINE13
 ((
uöt32_t
)0x00002000)

	)

8547 
	#DSI_VLCCR_HLINE14
 ((
uöt32_t
)0x00004000)

	)

8550 
	#DSI_VVSACCR_VSA
 ((
uöt32_t
)0x000003FFË

	)

8551 
	#DSI_VVSACCR_VSA0
 ((
uöt32_t
)0x00000001)

	)

8552 
	#DSI_VVSACCR_VSA1
 ((
uöt32_t
)0x00000002)

	)

8553 
	#DSI_VVSACCR_VSA2
 ((
uöt32_t
)0x00000004)

	)

8554 
	#DSI_VVSACCR_VSA3
 ((
uöt32_t
)0x00000008)

	)

8555 
	#DSI_VVSACCR_VSA4
 ((
uöt32_t
)0x00000010)

	)

8556 
	#DSI_VVSACCR_VSA5
 ((
uöt32_t
)0x00000020)

	)

8557 
	#DSI_VVSACCR_VSA6
 ((
uöt32_t
)0x00000040)

	)

8558 
	#DSI_VVSACCR_VSA7
 ((
uöt32_t
)0x00000080)

	)

8559 
	#DSI_VVSACCR_VSA8
 ((
uöt32_t
)0x00000100)

	)

8560 
	#DSI_VVSACCR_VSA9
 ((
uöt32_t
)0x00000200)

	)

8563 
	#DSI_VVBPCCR_VBP
 ((
uöt32_t
)0x000003FFË

	)

8564 
	#DSI_VVBPCCR_VBP0
 ((
uöt32_t
)0x00000001)

	)

8565 
	#DSI_VVBPCCR_VBP1
 ((
uöt32_t
)0x00000002)

	)

8566 
	#DSI_VVBPCCR_VBP2
 ((
uöt32_t
)0x00000004)

	)

8567 
	#DSI_VVBPCCR_VBP3
 ((
uöt32_t
)0x00000008)

	)

8568 
	#DSI_VVBPCCR_VBP4
 ((
uöt32_t
)0x00000010)

	)

8569 
	#DSI_VVBPCCR_VBP5
 ((
uöt32_t
)0x00000020)

	)

8570 
	#DSI_VVBPCCR_VBP6
 ((
uöt32_t
)0x00000040)

	)

8571 
	#DSI_VVBPCCR_VBP7
 ((
uöt32_t
)0x00000080)

	)

8572 
	#DSI_VVBPCCR_VBP8
 ((
uöt32_t
)0x00000100)

	)

8573 
	#DSI_VVBPCCR_VBP9
 ((
uöt32_t
)0x00000200)

	)

8576 
	#DSI_VVFPCCR_VFP
 ((
uöt32_t
)0x000003FFË

	)

8577 
	#DSI_VVFPCCR_VFP0
 ((
uöt32_t
)0x00000001)

	)

8578 
	#DSI_VVFPCCR_VFP1
 ((
uöt32_t
)0x00000002)

	)

8579 
	#DSI_VVFPCCR_VFP2
 ((
uöt32_t
)0x00000004)

	)

8580 
	#DSI_VVFPCCR_VFP3
 ((
uöt32_t
)0x00000008)

	)

8581 
	#DSI_VVFPCCR_VFP4
 ((
uöt32_t
)0x00000010)

	)

8582 
	#DSI_VVFPCCR_VFP5
 ((
uöt32_t
)0x00000020)

	)

8583 
	#DSI_VVFPCCR_VFP6
 ((
uöt32_t
)0x00000040)

	)

8584 
	#DSI_VVFPCCR_VFP7
 ((
uöt32_t
)0x00000080)

	)

8585 
	#DSI_VVFPCCR_VFP8
 ((
uöt32_t
)0x00000100)

	)

8586 
	#DSI_VVFPCCR_VFP9
 ((
uöt32_t
)0x00000200)

	)

8589 
	#DSI_VVACCR_VA
 ((
uöt32_t
)0x00003FFFË

	)

8590 
	#DSI_VVACCR_VA0
 ((
uöt32_t
)0x00000001)

	)

8591 
	#DSI_VVACCR_VA1
 ((
uöt32_t
)0x00000002)

	)

8592 
	#DSI_VVACCR_VA2
 ((
uöt32_t
)0x00000004)

	)

8593 
	#DSI_VVACCR_VA3
 ((
uöt32_t
)0x00000008)

	)

8594 
	#DSI_VVACCR_VA4
 ((
uöt32_t
)0x00000010)

	)

8595 
	#DSI_VVACCR_VA5
 ((
uöt32_t
)0x00000020)

	)

8596 
	#DSI_VVACCR_VA6
 ((
uöt32_t
)0x00000040)

	)

8597 
	#DSI_VVACCR_VA7
 ((
uöt32_t
)0x00000080)

	)

8598 
	#DSI_VVACCR_VA8
 ((
uöt32_t
)0x00000100)

	)

8599 
	#DSI_VVACCR_VA9
 ((
uöt32_t
)0x00000200)

	)

8600 
	#DSI_VVACCR_VA10
 ((
uöt32_t
)0x00000400)

	)

8601 
	#DSI_VVACCR_VA11
 ((
uöt32_t
)0x00000800)

	)

8602 
	#DSI_VVACCR_VA12
 ((
uöt32_t
)0x00001000)

	)

8603 
	#DSI_VVACCR_VA13
 ((
uöt32_t
)0x00002000)

	)

8606 
	#DSI_TDCCR_3DM
 ((
uöt32_t
)0x00000003Ë

	)

8607 
	#DSI_TDCCR_3DM0
 ((
uöt32_t
)0x00000001)

	)

8608 
	#DSI_TDCCR_3DM1
 ((
uöt32_t
)0x00000002)

	)

8610 
	#DSI_TDCCR_3DF
 ((
uöt32_t
)0x0000000CË

	)

8611 
	#DSI_TDCCR_3DF0
 ((
uöt32_t
)0x00000004)

	)

8612 
	#DSI_TDCCR_3DF1
 ((
uöt32_t
)0x00000008)

	)

8614 
	#DSI_TDCCR_SVS
 ((
uöt32_t
)0x00000010Ë

	)

8615 
	#DSI_TDCCR_RF
 ((
uöt32_t
)0x00000020Ë

	)

8616 
	#DSI_TDCCR_S3DC
 ((
uöt32_t
)0x00010000Ë

	)

8619 
	#DSI_WCFGR_DSIM
 ((
uöt32_t
)0x00000001Ë

	)

8620 
	#DSI_WCFGR_COLMUX
 ((
uöt32_t
)0x0000000EË

	)

8621 
	#DSI_WCFGR_COLMUX0
 ((
uöt32_t
)0x00000002)

	)

8622 
	#DSI_WCFGR_COLMUX1
 ((
uöt32_t
)0x00000004)

	)

8623 
	#DSI_WCFGR_COLMUX2
 ((
uöt32_t
)0x00000008)

	)

8625 
	#DSI_WCFGR_TESRC
 ((
uöt32_t
)0x00000010Ë

	)

8626 
	#DSI_WCFGR_TEPOL
 ((
uöt32_t
)0x00000020Ë

	)

8627 
	#DSI_WCFGR_AR
 ((
uöt32_t
)0x00000040Ë

	)

8628 
	#DSI_WCFGR_VSPOL
 ((
uöt32_t
)0x00000080Ë

	)

8631 
	#DSI_WCR_COLM
 ((
uöt32_t
)0x00000001Ë

	)

8632 
	#DSI_WCR_SHTDN
 ((
uöt32_t
)0x00000002Ë

	)

8633 
	#DSI_WCR_LTDCEN
 ((
uöt32_t
)0x00000004Ë

	)

8634 
	#DSI_WCR_DSIEN
 ((
uöt32_t
)0x00000008Ë

	)

8637 
	#DSI_WIER_TEIE
 ((
uöt32_t
)0x00000001Ë

	)

8638 
	#DSI_WIER_ERIE
 ((
uöt32_t
)0x00000002Ë

	)

8639 
	#DSI_WIER_PLLLIE
 ((
uöt32_t
)0x00000200Ë

	)

8640 
	#DSI_WIER_PLLUIE
 ((
uöt32_t
)0x00000400Ë

	)

8641 
	#DSI_WIER_RRIE
 ((
uöt32_t
)0x00002000Ë

	)

8644 
	#DSI_WISR_TEIF
 ((
uöt32_t
)0x00000001Ë

	)

8645 
	#DSI_WISR_ERIF
 ((
uöt32_t
)0x00000002Ë

	)

8646 
	#DSI_WISR_BUSY
 ((
uöt32_t
)0x00000004Ë

	)

8647 
	#DSI_WISR_PLLLS
 ((
uöt32_t
)0x00000100Ë

	)

8648 
	#DSI_WISR_PLLLIF
 ((
uöt32_t
)0x00000200Ë

	)

8649 
	#DSI_WISR_PLLUIF
 ((
uöt32_t
)0x00000400Ë

	)

8650 
	#DSI_WISR_RRS
 ((
uöt32_t
)0x00001000Ë

	)

8651 
	#DSI_WISR_RRIF
 ((
uöt32_t
)0x00002000Ë

	)

8654 
	#DSI_WIFCR_CTEIF
 ((
uöt32_t
)0x00000001Ë

	)

8655 
	#DSI_WIFCR_CERIF
 ((
uöt32_t
)0x00000002Ë

	)

8656 
	#DSI_WIFCR_CPLLLIF
 ((
uöt32_t
)0x00000200Ë

	)

8657 
	#DSI_WIFCR_CPLLUIF
 ((
uöt32_t
)0x00000400Ë

	)

8658 
	#DSI_WIFCR_CRRIF
 ((
uöt32_t
)0x00002000Ë

	)

8661 
	#DSI_WPCR0_UIX4
 ((
uöt32_t
)0x0000003FË

	)

8662 
	#DSI_WPCR0_UIX4_0
 ((
uöt32_t
)0x00000001)

	)

8663 
	#DSI_WPCR0_UIX4_1
 ((
uöt32_t
)0x00000002)

	)

8664 
	#DSI_WPCR0_UIX4_2
 ((
uöt32_t
)0x00000004)

	)

8665 
	#DSI_WPCR0_UIX4_3
 ((
uöt32_t
)0x00000008)

	)

8666 
	#DSI_WPCR0_UIX4_4
 ((
uöt32_t
)0x00000010)

	)

8667 
	#DSI_WPCR0_UIX4_5
 ((
uöt32_t
)0x00000020)

	)

8669 
	#DSI_WPCR0_SWCL
 ((
uöt32_t
)0x00000040Ë

	)

8670 
	#DSI_WPCR0_SWDL0
 ((
uöt32_t
)0x00000080Ë

	)

8671 
	#DSI_WPCR0_SWDL1
 ((
uöt32_t
)0x00000100Ë

	)

8672 
	#DSI_WPCR0_HSICL
 ((
uöt32_t
)0x00000200Ë

	)

8673 
	#DSI_WPCR0_HSIDL0
 ((
uöt32_t
)0x00000400Ë

	)

8674 
	#DSI_WPCR0_HSIDL1
 ((
uöt32_t
)0x00000800Ë

	)

8675 
	#DSI_WPCR0_FTXSMCL
 ((
uöt32_t
)0x00001000Ë

	)

8676 
	#DSI_WPCR0_FTXSMDL
 ((
uöt32_t
)0x00002000Ë

	)

8677 
	#DSI_WPCR0_CDOFFDL
 ((
uöt32_t
)0x00004000Ë

	)

8678 
	#DSI_WPCR0_TDDL
 ((
uöt32_t
)0x00010000Ë

	)

8679 
	#DSI_WPCR0_PDEN
 ((
uöt32_t
)0x00040000Ë

	)

8680 
	#DSI_WPCR0_TCLKPREPEN
 ((
uöt32_t
)0x00080000Ë

	)

8681 
	#DSI_WPCR0_TCLKZEROEN
 ((
uöt32_t
)0x00100000Ë

	)

8682 
	#DSI_WPCR0_THSPREPEN
 ((
uöt32_t
)0x00200000Ë

	)

8683 
	#DSI_WPCR0_THSTRAILEN
 ((
uöt32_t
)0x00400000Ë

	)

8684 
	#DSI_WPCR0_THSZEROEN
 ((
uöt32_t
)0x00800000Ë

	)

8685 
	#DSI_WPCR0_TLPXDEN
 ((
uöt32_t
)0x01000000Ë

	)

8686 
	#DSI_WPCR0_THSEXITEN
 ((
uöt32_t
)0x02000000Ë

	)

8687 
	#DSI_WPCR0_TLPXCEN
 ((
uöt32_t
)0x04000000Ë

	)

8688 
	#DSI_WPCR0_TCLKPOSTEN
 ((
uöt32_t
)0x08000000Ë

	)

8691 
	#DSI_WPCR1_HSTXDCL
 ((
uöt32_t
)0x00000003Ë

	)

8692 
	#DSI_WPCR1_HSTXDCL0
 ((
uöt32_t
)0x00000001)

	)

8693 
	#DSI_WPCR1_HSTXDCL1
 ((
uöt32_t
)0x00000002)

	)

8695 
	#DSI_WPCR1_HSTXDDL
 ((
uöt32_t
)0x0000000CË

	)

8696 
	#DSI_WPCR1_HSTXDDL0
 ((
uöt32_t
)0x00000004)

	)

8697 
	#DSI_WPCR1_HSTXDDL1
 ((
uöt32_t
)0x00000008)

	)

8699 
	#DSI_WPCR1_LPSRCCL
 ((
uöt32_t
)0x000000C0Ë

	)

8700 
	#DSI_WPCR1_LPSRCCL0
 ((
uöt32_t
)0x00000040)

	)

8701 
	#DSI_WPCR1_LPSRCCL1
 ((
uöt32_t
)0x00000080)

	)

8703 
	#DSI_WPCR1_LPSRCDL
 ((
uöt32_t
)0x00000300Ë

	)

8704 
	#DSI_WPCR1_LPSRCDL0
 ((
uöt32_t
)0x00000100)

	)

8705 
	#DSI_WPCR1_LPSRCDL1
 ((
uöt32_t
)0x00000200)

	)

8707 
	#DSI_WPCR1_SDDC
 ((
uöt32_t
)0x00001000Ë

	)

8709 
	#DSI_WPCR1_LPRXVCDL
 ((
uöt32_t
)0x0000C000Ë

	)

8710 
	#DSI_WPCR1_LPRXVCDL0
 ((
uöt32_t
)0x00004000)

	)

8711 
	#DSI_WPCR1_LPRXVCDL1
 ((
uöt32_t
)0x00008000)

	)

8713 
	#DSI_WPCR1_HSTXSRCCL
 ((
uöt32_t
)0x00030000Ë

	)

8714 
	#DSI_WPCR1_HSTXSRCCL0
 ((
uöt32_t
)0x00010000)

	)

8715 
	#DSI_WPCR1_HSTXSRCCL1
 ((
uöt32_t
)0x00020000)

	)

8717 
	#DSI_WPCR1_HSTXSRCDL
 ((
uöt32_t
)0x000C0000Ë

	)

8718 
	#DSI_WPCR1_HSTXSRCDL0
 ((
uöt32_t
)0x00040000)

	)

8719 
	#DSI_WPCR1_HSTXSRCDL1
 ((
uöt32_t
)0x00080000)

	)

8721 
	#DSI_WPCR1_FLPRXLPM
 ((
uöt32_t
)0x00400000Ë

	)

8723 
	#DSI_WPCR1_LPRXFT
 ((
uöt32_t
)0x06000000Ë

	)

8724 
	#DSI_WPCR1_LPRXFT0
 ((
uöt32_t
)0x02000000)

	)

8725 
	#DSI_WPCR1_LPRXFT1
 ((
uöt32_t
)0x04000000)

	)

8728 
	#DSI_WPCR2_TCLKPREP
 ((
uöt32_t
)0x000000FFË

	)

8729 
	#DSI_WPCR2_TCLKPREP0
 ((
uöt32_t
)0x00000001)

	)

8730 
	#DSI_WPCR2_TCLKPREP1
 ((
uöt32_t
)0x00000002)

	)

8731 
	#DSI_WPCR2_TCLKPREP2
 ((
uöt32_t
)0x00000004)

	)

8732 
	#DSI_WPCR2_TCLKPREP3
 ((
uöt32_t
)0x00000008)

	)

8733 
	#DSI_WPCR2_TCLKPREP4
 ((
uöt32_t
)0x00000010)

	)

8734 
	#DSI_WPCR2_TCLKPREP5
 ((
uöt32_t
)0x00000020)

	)

8735 
	#DSI_WPCR2_TCLKPREP6
 ((
uöt32_t
)0x00000040)

	)

8736 
	#DSI_WPCR2_TCLKPREP7
 ((
uöt32_t
)0x00000080)

	)

8738 
	#DSI_WPCR2_TCLKZERO
 ((
uöt32_t
)0x0000FF00Ë

	)

8739 
	#DSI_WPCR2_TCLKZERO0
 ((
uöt32_t
)0x00000100)

	)

8740 
	#DSI_WPCR2_TCLKZERO1
 ((
uöt32_t
)0x00000200)

	)

8741 
	#DSI_WPCR2_TCLKZERO2
 ((
uöt32_t
)0x00000400)

	)

8742 
	#DSI_WPCR2_TCLKZERO3
 ((
uöt32_t
)0x00000800)

	)

8743 
	#DSI_WPCR2_TCLKZERO4
 ((
uöt32_t
)0x00001000)

	)

8744 
	#DSI_WPCR2_TCLKZERO5
 ((
uöt32_t
)0x00002000)

	)

8745 
	#DSI_WPCR2_TCLKZERO6
 ((
uöt32_t
)0x00004000)

	)

8746 
	#DSI_WPCR2_TCLKZERO7
 ((
uöt32_t
)0x00008000)

	)

8748 
	#DSI_WPCR2_THSPREP
 ((
uöt32_t
)0x00FF0000Ë

	)

8749 
	#DSI_WPCR2_THSPREP0
 ((
uöt32_t
)0x00010000)

	)

8750 
	#DSI_WPCR2_THSPREP1
 ((
uöt32_t
)0x00020000)

	)

8751 
	#DSI_WPCR2_THSPREP2
 ((
uöt32_t
)0x00040000)

	)

8752 
	#DSI_WPCR2_THSPREP3
 ((
uöt32_t
)0x00080000)

	)

8753 
	#DSI_WPCR2_THSPREP4
 ((
uöt32_t
)0x00100000)

	)

8754 
	#DSI_WPCR2_THSPREP5
 ((
uöt32_t
)0x00200000)

	)

8755 
	#DSI_WPCR2_THSPREP6
 ((
uöt32_t
)0x00400000)

	)

8756 
	#DSI_WPCR2_THSPREP7
 ((
uöt32_t
)0x00800000)

	)

8758 
	#DSI_WPCR2_THSTRAIL
 ((
uöt32_t
)0xFF000000Ë

	)

8759 
	#DSI_WPCR2_THSTRAIL0
 ((
uöt32_t
)0x01000000)

	)

8760 
	#DSI_WPCR2_THSTRAIL1
 ((
uöt32_t
)0x02000000)

	)

8761 
	#DSI_WPCR2_THSTRAIL2
 ((
uöt32_t
)0x04000000)

	)

8762 
	#DSI_WPCR2_THSTRAIL3
 ((
uöt32_t
)0x08000000)

	)

8763 
	#DSI_WPCR2_THSTRAIL4
 ((
uöt32_t
)0x10000000)

	)

8764 
	#DSI_WPCR2_THSTRAIL5
 ((
uöt32_t
)0x20000000)

	)

8765 
	#DSI_WPCR2_THSTRAIL6
 ((
uöt32_t
)0x40000000)

	)

8766 
	#DSI_WPCR2_THSTRAIL7
 ((
uöt32_t
)0x80000000)

	)

8769 
	#DSI_WPCR3_THSZERO
 ((
uöt32_t
)0x000000FFË

	)

8770 
	#DSI_WPCR3_THSZERO0
 ((
uöt32_t
)0x00000001)

	)

8771 
	#DSI_WPCR3_THSZERO1
 ((
uöt32_t
)0x00000002)

	)

8772 
	#DSI_WPCR3_THSZERO2
 ((
uöt32_t
)0x00000004)

	)

8773 
	#DSI_WPCR3_THSZERO3
 ((
uöt32_t
)0x00000008)

	)

8774 
	#DSI_WPCR3_THSZERO4
 ((
uöt32_t
)0x00000010)

	)

8775 
	#DSI_WPCR3_THSZERO5
 ((
uöt32_t
)0x00000020)

	)

8776 
	#DSI_WPCR3_THSZERO6
 ((
uöt32_t
)0x00000040)

	)

8777 
	#DSI_WPCR3_THSZERO7
 ((
uöt32_t
)0x00000080)

	)

8779 
	#DSI_WPCR3_TLPXD
 ((
uöt32_t
)0x0000FF00Ë

	)

8780 
	#DSI_WPCR3_TLPXD0
 ((
uöt32_t
)0x00000100)

	)

8781 
	#DSI_WPCR3_TLPXD1
 ((
uöt32_t
)0x00000200)

	)

8782 
	#DSI_WPCR3_TLPXD2
 ((
uöt32_t
)0x00000400)

	)

8783 
	#DSI_WPCR3_TLPXD3
 ((
uöt32_t
)0x00000800)

	)

8784 
	#DSI_WPCR3_TLPXD4
 ((
uöt32_t
)0x00001000)

	)

8785 
	#DSI_WPCR3_TLPXD5
 ((
uöt32_t
)0x00002000)

	)

8786 
	#DSI_WPCR3_TLPXD6
 ((
uöt32_t
)0x00004000)

	)

8787 
	#DSI_WPCR3_TLPXD7
 ((
uöt32_t
)0x00008000)

	)

8789 
	#DSI_WPCR3_THSEXIT
 ((
uöt32_t
)0x00FF0000Ë

	)

8790 
	#DSI_WPCR3_THSEXIT0
 ((
uöt32_t
)0x00010000)

	)

8791 
	#DSI_WPCR3_THSEXIT1
 ((
uöt32_t
)0x00020000)

	)

8792 
	#DSI_WPCR3_THSEXIT2
 ((
uöt32_t
)0x00040000)

	)

8793 
	#DSI_WPCR3_THSEXIT3
 ((
uöt32_t
)0x00080000)

	)

8794 
	#DSI_WPCR3_THSEXIT4
 ((
uöt32_t
)0x00100000)

	)

8795 
	#DSI_WPCR3_THSEXIT5
 ((
uöt32_t
)0x00200000)

	)

8796 
	#DSI_WPCR3_THSEXIT6
 ((
uöt32_t
)0x00400000)

	)

8797 
	#DSI_WPCR3_THSEXIT7
 ((
uöt32_t
)0x00800000)

	)

8799 
	#DSI_WPCR3_TLPXC
 ((
uöt32_t
)0xFF000000Ë

	)

8800 
	#DSI_WPCR3_TLPXC0
 ((
uöt32_t
)0x01000000)

	)

8801 
	#DSI_WPCR3_TLPXC1
 ((
uöt32_t
)0x02000000)

	)

8802 
	#DSI_WPCR3_TLPXC2
 ((
uöt32_t
)0x04000000)

	)

8803 
	#DSI_WPCR3_TLPXC3
 ((
uöt32_t
)0x08000000)

	)

8804 
	#DSI_WPCR3_TLPXC4
 ((
uöt32_t
)0x10000000)

	)

8805 
	#DSI_WPCR3_TLPXC5
 ((
uöt32_t
)0x20000000)

	)

8806 
	#DSI_WPCR3_TLPXC6
 ((
uöt32_t
)0x40000000)

	)

8807 
	#DSI_WPCR3_TLPXC7
 ((
uöt32_t
)0x80000000)

	)

8810 
	#DSI_WPCR4_TCLKPOST
 ((
uöt32_t
)0x000000FFË

	)

8811 
	#DSI_WPCR4_TCLKPOST0
 ((
uöt32_t
)0x00000001)

	)

8812 
	#DSI_WPCR4_TCLKPOST1
 ((
uöt32_t
)0x00000002)

	)

8813 
	#DSI_WPCR4_TCLKPOST2
 ((
uöt32_t
)0x00000004)

	)

8814 
	#DSI_WPCR4_TCLKPOST3
 ((
uöt32_t
)0x00000008)

	)

8815 
	#DSI_WPCR4_TCLKPOST4
 ((
uöt32_t
)0x00000010)

	)

8816 
	#DSI_WPCR4_TCLKPOST5
 ((
uöt32_t
)0x00000020)

	)

8817 
	#DSI_WPCR4_TCLKPOST6
 ((
uöt32_t
)0x00000040)

	)

8818 
	#DSI_WPCR4_TCLKPOST7
 ((
uöt32_t
)0x00000080)

	)

8821 
	#DSI_WRPCR_PLLEN
 ((
uöt32_t
)0x00000001Ë

	)

8822 
	#DSI_WRPCR_PLL_NDIV
 ((
uöt32_t
)0x000001FCË

	)

8823 
	#DSI_WRPCR_PLL_NDIV0
 ((
uöt32_t
)0x00000004)

	)

8824 
	#DSI_WRPCR_PLL_NDIV1
 ((
uöt32_t
)0x00000008)

	)

8825 
	#DSI_WRPCR_PLL_NDIV2
 ((
uöt32_t
)0x00000010)

	)

8826 
	#DSI_WRPCR_PLL_NDIV3
 ((
uöt32_t
)0x00000020)

	)

8827 
	#DSI_WRPCR_PLL_NDIV4
 ((
uöt32_t
)0x00000040)

	)

8828 
	#DSI_WRPCR_PLL_NDIV5
 ((
uöt32_t
)0x00000080)

	)

8829 
	#DSI_WRPCR_PLL_NDIV6
 ((
uöt32_t
)0x00000100)

	)

8831 
	#DSI_WRPCR_PLL_IDF
 ((
uöt32_t
)0x00007800Ë

	)

8832 
	#DSI_WRPCR_PLL_IDF0
 ((
uöt32_t
)0x00000800)

	)

8833 
	#DSI_WRPCR_PLL_IDF1
 ((
uöt32_t
)0x00001000)

	)

8834 
	#DSI_WRPCR_PLL_IDF2
 ((
uöt32_t
)0x00002000)

	)

8835 
	#DSI_WRPCR_PLL_IDF3
 ((
uöt32_t
)0x00004000)

	)

8837 
	#DSI_WRPCR_PLL_ODF
 ((
uöt32_t
)0x00030000Ë

	)

8838 
	#DSI_WRPCR_PLL_ODF0
 ((
uöt32_t
)0x00010000)

	)

8839 
	#DSI_WRPCR_PLL_ODF1
 ((
uöt32_t
)0x00020000)

	)

8841 
	#DSI_WRPCR_REGEN
 ((
uöt32_t
)0x01000000Ë

	)

8850 
	#PWR_CR_LPDS
 ((
uöt32_t
)0x00000001Ë

	)

8851 
	#PWR_CR_PDDS
 ((
uöt32_t
)0x00000002Ë

	)

8852 
	#PWR_CR_CWUF
 ((
uöt32_t
)0x00000004Ë

	)

8853 
	#PWR_CR_CSBF
 ((
uöt32_t
)0x00000008Ë

	)

8854 
	#PWR_CR_PVDE
 ((
uöt32_t
)0x00000010Ë

	)

8856 
	#PWR_CR_PLS
 ((
uöt32_t
)0x000000E0Ë

	)

8857 
	#PWR_CR_PLS_0
 ((
uöt32_t
)0x00000020Ë

	)

8858 
	#PWR_CR_PLS_1
 ((
uöt32_t
)0x00000040Ë

	)

8859 
	#PWR_CR_PLS_2
 ((
uöt32_t
)0x00000080Ë

	)

8862 
	#PWR_CR_PLS_LEV0
 ((
uöt32_t
)0x00000000Ë

	)

8863 
	#PWR_CR_PLS_LEV1
 ((
uöt32_t
)0x00000020Ë

	)

8864 
	#PWR_CR_PLS_LEV2
 ((
uöt32_t
)0x00000040Ë

	)

8865 
	#PWR_CR_PLS_LEV3
 ((
uöt32_t
)0x00000060Ë

	)

8866 
	#PWR_CR_PLS_LEV4
 ((
uöt32_t
)0x00000080Ë

	)

8867 
	#PWR_CR_PLS_LEV5
 ((
uöt32_t
)0x000000A0Ë

	)

8868 
	#PWR_CR_PLS_LEV6
 ((
uöt32_t
)0x000000C0Ë

	)

8869 
	#PWR_CR_PLS_LEV7
 ((
uöt32_t
)0x000000E0Ë

	)

8871 
	#PWR_CR_DBP
 ((
uöt32_t
)0x00000100Ë

	)

8872 
	#PWR_CR_FPDS
 ((
uöt32_t
)0x00000200Ë

	)

8873 
	#PWR_CR_LPUDS
 ((
uöt32_t
)0x00000400Ë

	)

8874 
	#PWR_CR_MRUDS
 ((
uöt32_t
)0x00000800Ë

	)

8876 
	#PWR_CR_LPLVDS
 ((
uöt32_t
)0x00000400Ë

	)

8877 
	#PWR_CR_MRLVDS
 ((
uöt32_t
)0x00000800Ë

	)

8879 
	#PWR_CR_ADCDC1
 ((
uöt32_t
)0x00002000Ë

	)

8881 
	#PWR_CR_VOS
 ((
uöt32_t
)0x0000C000Ë

	)

8882 
	#PWR_CR_VOS_0
 ((
uöt32_t
)0x00004000Ë

	)

8883 
	#PWR_CR_VOS_1
 ((
uöt32_t
)0x00008000Ë

	)

8885 
	#PWR_CR_ODEN
 ((
uöt32_t
)0x00010000Ë

	)

8886 
	#PWR_CR_ODSWEN
 ((
uöt32_t
)0x00020000Ë

	)

8887 
	#PWR_CR_UDEN
 ((
uöt32_t
)0x000C0000Ë

	)

8888 
	#PWR_CR_UDEN_0
 ((
uöt32_t
)0x00040000Ë

	)

8889 
	#PWR_CR_UDEN_1
 ((
uöt32_t
)0x00080000Ë

	)

8891 
	#PWR_CR_FMSSR
 ((
uöt32_t
)0x00100000Ë

	)

8892 
	#PWR_CR_FISSR
 ((
uöt32_t
)0x00200000Ë

	)

8895 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

8898 
	#PWR_CSR_WUF
 ((
uöt32_t
)0x00000001Ë

	)

8899 
	#PWR_CSR_SBF
 ((
uöt32_t
)0x00000002Ë

	)

8900 
	#PWR_CSR_PVDO
 ((
uöt32_t
)0x00000004Ë

	)

8901 
	#PWR_CSR_BRR
 ((
uöt32_t
)0x00000008Ë

	)

8902 
	#PWR_CSR_WUPP
 ((
uöt32_t
)0x00000080Ë

	)

8903 
	#PWR_CSR_EWUP
 ((
uöt32_t
)0x00000100Ë

	)

8904 
	#PWR_CSR_BRE
 ((
uöt32_t
)0x00000200Ë

	)

8905 
	#PWR_CSR_VOSRDY
 ((
uöt32_t
)0x00004000Ë

	)

8906 
	#PWR_CSR_ODRDY
 ((
uöt32_t
)0x00010000Ë

	)

8907 
	#PWR_CSR_ODSWRDY
 ((
uöt32_t
)0x00020000Ë

	)

8908 
	#PWR_CSR_UDSWRDY
 ((
uöt32_t
)0x000C0000Ë

	)

8911 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

8913 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

8920 
	#QUADSPI_CR_EN
 ((
uöt32_t
)0x00000001Ë

	)

8921 
	#QUADSPI_CR_ABORT
 ((
uöt32_t
)0x00000002Ë

	)

8922 
	#QUADSPI_CR_DMAEN
 ((
uöt32_t
)0x00000004Ë

	)

8923 
	#QUADSPI_CR_TCEN
 ((
uöt32_t
)0x00000008Ë

	)

8924 
	#QUADSPI_CR_SSHIFT
 ((
uöt32_t
)0x00000010Ë

	)

8925 
	#QUADSPI_CR_DFM
 ((
uöt32_t
)0x00000040Ë

	)

8926 
	#QUADSPI_CR_FSEL
 ((
uöt32_t
)0x00000080Ë

	)

8927 
	#QUADSPI_CR_FTHRES
 ((
uöt32_t
)0x00001F00Ë

	)

8928 
	#QUADSPI_CR_FTHRES_0
 ((
uöt32_t
)0x00000100Ë

	)

8929 
	#QUADSPI_CR_FTHRES_1
 ((
uöt32_t
)0x00000200Ë

	)

8930 
	#QUADSPI_CR_FTHRES_2
 ((
uöt32_t
)0x00000400Ë

	)

8931 
	#QUADSPI_CR_FTHRES_3
 ((
uöt32_t
)0x00000800Ë

	)

8932 
	#QUADSPI_CR_FTHRES_4
 ((
uöt32_t
)0x00001000Ë

	)

8933 
	#QUADSPI_CR_TEIE
 ((
uöt32_t
)0x00010000Ë

	)

8934 
	#QUADSPI_CR_TCIE
 ((
uöt32_t
)0x00020000Ë

	)

8935 
	#QUADSPI_CR_FTIE
 ((
uöt32_t
)0x00040000Ë

	)

8936 
	#QUADSPI_CR_SMIE
 ((
uöt32_t
)0x00080000Ë

	)

8937 
	#QUADSPI_CR_TOIE
 ((
uöt32_t
)0x00100000Ë

	)

8938 
	#QUADSPI_CR_APMS
 ((
uöt32_t
)0x00400000Ë

	)

8939 
	#QUADSPI_CR_PMM
 ((
uöt32_t
)0x00800000Ë

	)

8940 
	#QUADSPI_CR_PRESCALER
 ((
uöt32_t
)0xFF000000Ë

	)

8941 
	#QUADSPI_CR_PRESCALER_0
 ((
uöt32_t
)0x01000000Ë

	)

8942 
	#QUADSPI_CR_PRESCALER_1
 ((
uöt32_t
)0x02000000Ë

	)

8943 
	#QUADSPI_CR_PRESCALER_2
 ((
uöt32_t
)0x04000000Ë

	)

8944 
	#QUADSPI_CR_PRESCALER_3
 ((
uöt32_t
)0x08000000Ë

	)

8945 
	#QUADSPI_CR_PRESCALER_4
 ((
uöt32_t
)0x10000000Ë

	)

8946 
	#QUADSPI_CR_PRESCALER_5
 ((
uöt32_t
)0x20000000Ë

	)

8947 
	#QUADSPI_CR_PRESCALER_6
 ((
uöt32_t
)0x40000000Ë

	)

8948 
	#QUADSPI_CR_PRESCALER_7
 ((
uöt32_t
)0x80000000Ë

	)

8951 
	#QUADSPI_DCR_CKMODE
 ((
uöt32_t
)0x00000001Ë

	)

8952 
	#QUADSPI_DCR_CSHT
 ((
uöt32_t
)0x00000700Ë

	)

8953 
	#QUADSPI_DCR_CSHT_0
 ((
uöt32_t
)0x00000100Ë

	)

8954 
	#QUADSPI_DCR_CSHT_1
 ((
uöt32_t
)0x00000200Ë

	)

8955 
	#QUADSPI_DCR_CSHT_2
 ((
uöt32_t
)0x00000400Ë

	)

8956 
	#QUADSPI_DCR_FSIZE
 ((
uöt32_t
)0x001F0000Ë

	)

8957 
	#QUADSPI_DCR_FSIZE_0
 ((
uöt32_t
)0x00010000Ë

	)

8958 
	#QUADSPI_DCR_FSIZE_1
 ((
uöt32_t
)0x00020000Ë

	)

8959 
	#QUADSPI_DCR_FSIZE_2
 ((
uöt32_t
)0x00040000Ë

	)

8960 
	#QUADSPI_DCR_FSIZE_3
 ((
uöt32_t
)0x00080000Ë

	)

8961 
	#QUADSPI_DCR_FSIZE_4
 ((
uöt32_t
)0x00100000Ë

	)

8964 
	#QUADSPI_SR_TEF
 ((
uöt32_t
)0x00000001Ë

	)

8965 
	#QUADSPI_SR_TCF
 ((
uöt32_t
)0x00000002Ë

	)

8966 
	#QUADSPI_SR_FTF
 ((
uöt32_t
)0x00000004Ë

	)

8967 
	#QUADSPI_SR_SMF
 ((
uöt32_t
)0x00000008Ë

	)

8968 
	#QUADSPI_SR_TOF
 ((
uöt32_t
)0x00000010Ë

	)

8969 
	#QUADSPI_SR_BUSY
 ((
uöt32_t
)0x00000020Ë

	)

8970 
	#QUADSPI_SR_FLEVEL
 ((
uöt32_t
)0x00003F00Ë

	)

8971 
	#QUADSPI_SR_FLEVEL_0
 ((
uöt32_t
)0x00000100Ë

	)

8972 
	#QUADSPI_SR_FLEVEL_1
 ((
uöt32_t
)0x00000200Ë

	)

8973 
	#QUADSPI_SR_FLEVEL_2
 ((
uöt32_t
)0x00000400Ë

	)

8974 
	#QUADSPI_SR_FLEVEL_3
 ((
uöt32_t
)0x00000800Ë

	)

8975 
	#QUADSPI_SR_FLEVEL_4
 ((
uöt32_t
)0x00001000Ë

	)

8976 
	#QUADSPI_SR_FLEVEL_5
 ((
uöt32_t
)0x00002000Ë

	)

8979 
	#QUADSPI_FCR_CTEF
 ((
uöt32_t
)0x00000001Ë

	)

8980 
	#QUADSPI_FCR_CTCF
 ((
uöt32_t
)0x00000002Ë

	)

8981 
	#QUADSPI_FCR_CSMF
 ((
uöt32_t
)0x00000008Ë

	)

8982 
	#QUADSPI_FCR_CTOF
 ((
uöt32_t
)0x00000010Ë

	)

8985 
	#QUADSPI_DLR_DL
 ((
uöt32_t
)0xFFFFFFFFË

	)

8988 
	#QUADSPI_CCR_INSTRUCTION
 ((
uöt32_t
)0x000000FFË

	)

8989 
	#QUADSPI_CCR_INSTRUCTION_0
 ((
uöt32_t
)0x00000001Ë

	)

8990 
	#QUADSPI_CCR_INSTRUCTION_1
 ((
uöt32_t
)0x00000002Ë

	)

8991 
	#QUADSPI_CCR_INSTRUCTION_2
 ((
uöt32_t
)0x00000004Ë

	)

8992 
	#QUADSPI_CCR_INSTRUCTION_3
 ((
uöt32_t
)0x00000008Ë

	)

8993 
	#QUADSPI_CCR_INSTRUCTION_4
 ((
uöt32_t
)0x00000010Ë

	)

8994 
	#QUADSPI_CCR_INSTRUCTION_5
 ((
uöt32_t
)0x00000020Ë

	)

8995 
	#QUADSPI_CCR_INSTRUCTION_6
 ((
uöt32_t
)0x00000040Ë

	)

8996 
	#QUADSPI_CCR_INSTRUCTION_7
 ((
uöt32_t
)0x00000080Ë

	)

8997 
	#QUADSPI_CCR_IMODE
 ((
uöt32_t
)0x00000300Ë

	)

8998 
	#QUADSPI_CCR_IMODE_0
 ((
uöt32_t
)0x00000100Ë

	)

8999 
	#QUADSPI_CCR_IMODE_1
 ((
uöt32_t
)0x00000200Ë

	)

9000 
	#QUADSPI_CCR_ADMODE
 ((
uöt32_t
)0x00000C00Ë

	)

9001 
	#QUADSPI_CCR_ADMODE_0
 ((
uöt32_t
)0x00000400Ë

	)

9002 
	#QUADSPI_CCR_ADMODE_1
 ((
uöt32_t
)0x00000800Ë

	)

9003 
	#QUADSPI_CCR_ADSIZE
 ((
uöt32_t
)0x00003000Ë

	)

9004 
	#QUADSPI_CCR_ADSIZE_0
 ((
uöt32_t
)0x00001000Ë

	)

9005 
	#QUADSPI_CCR_ADSIZE_1
 ((
uöt32_t
)0x00002000Ë

	)

9006 
	#QUADSPI_CCR_ABMODE
 ((
uöt32_t
)0x0000C000Ë

	)

9007 
	#QUADSPI_CCR_ABMODE_0
 ((
uöt32_t
)0x00004000Ë

	)

9008 
	#QUADSPI_CCR_ABMODE_1
 ((
uöt32_t
)0x00008000Ë

	)

9009 
	#QUADSPI_CCR_ABSIZE
 ((
uöt32_t
)0x00030000Ë

	)

9010 
	#QUADSPI_CCR_ABSIZE_0
 ((
uöt32_t
)0x00010000Ë

	)

9011 
	#QUADSPI_CCR_ABSIZE_1
 ((
uöt32_t
)0x00020000Ë

	)

9012 
	#QUADSPI_CCR_DCYC
 ((
uöt32_t
)0x007C0000Ë

	)

9013 
	#QUADSPI_CCR_DCYC_0
 ((
uöt32_t
)0x00040000Ë

	)

9014 
	#QUADSPI_CCR_DCYC_1
 ((
uöt32_t
)0x00080000Ë

	)

9015 
	#QUADSPI_CCR_DCYC_2
 ((
uöt32_t
)0x00100000Ë

	)

9016 
	#QUADSPI_CCR_DCYC_3
 ((
uöt32_t
)0x00200000Ë

	)

9017 
	#QUADSPI_CCR_DCYC_4
 ((
uöt32_t
)0x00400000Ë

	)

9018 
	#QUADSPI_CCR_DMODE
 ((
uöt32_t
)0x03000000Ë

	)

9019 
	#QUADSPI_CCR_DMODE_0
 ((
uöt32_t
)0x01000000Ë

	)

9020 
	#QUADSPI_CCR_DMODE_1
 ((
uöt32_t
)0x02000000Ë

	)

9021 
	#QUADSPI_CCR_FMODE
 ((
uöt32_t
)0x0C000000Ë

	)

9022 
	#QUADSPI_CCR_FMODE_0
 ((
uöt32_t
)0x04000000Ë

	)

9023 
	#QUADSPI_CCR_FMODE_1
 ((
uöt32_t
)0x08000000Ë

	)

9024 
	#QUADSPI_CCR_SIOO
 ((
uöt32_t
)0x10000000Ë

	)

9025 
	#QUADSPI_CCR_DHHC
 ((
uöt32_t
)0x40000000Ë

	)

9026 
	#QUADSPI_CCR_DDRM
 ((
uöt32_t
)0x80000000Ë

	)

9028 
	#QUADSPI_AR_ADDRESS
 ((
uöt32_t
)0xFFFFFFFFË

	)

9031 
	#QUADSPI_ABR_ALTERNATE
 ((
uöt32_t
)0xFFFFFFFFË

	)

9034 
	#QUADSPI_DR_DATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

9037 
	#QUADSPI_PSMKR_MASK
 ((
uöt32_t
)0xFFFFFFFFË

	)

9040 
	#QUADSPI_PSMAR_MATCH
 ((
uöt32_t
)0xFFFFFFFFË

	)

9043 
	#QUADSPI_PIR_INTERVAL
 ((
uöt32_t
)0x0000FFFFË

	)

9046 
	#QUADSPI_LPTR_TIMEOUT
 ((
uöt32_t
)0x0000FFFFË

	)

9055 
	#RCC_CR_HSION
 ((
uöt32_t
)0x00000001)

	)

9056 
	#RCC_CR_HSIRDY
 ((
uöt32_t
)0x00000002)

	)

9058 
	#RCC_CR_HSITRIM
 ((
uöt32_t
)0x000000F8)

	)

9059 
	#RCC_CR_HSITRIM_0
 ((
uöt32_t
)0x00000008)

	)

9060 
	#RCC_CR_HSITRIM_1
 ((
uöt32_t
)0x00000010)

	)

9061 
	#RCC_CR_HSITRIM_2
 ((
uöt32_t
)0x00000020)

	)

9062 
	#RCC_CR_HSITRIM_3
 ((
uöt32_t
)0x00000040)

	)

9063 
	#RCC_CR_HSITRIM_4
 ((
uöt32_t
)0x00000080)

	)

9065 
	#RCC_CR_HSICAL
 ((
uöt32_t
)0x0000FF00)

	)

9066 
	#RCC_CR_HSICAL_0
 ((
uöt32_t
)0x00000100)

	)

9067 
	#RCC_CR_HSICAL_1
 ((
uöt32_t
)0x00000200)

	)

9068 
	#RCC_CR_HSICAL_2
 ((
uöt32_t
)0x00000400)

	)

9069 
	#RCC_CR_HSICAL_3
 ((
uöt32_t
)0x00000800)

	)

9070 
	#RCC_CR_HSICAL_4
 ((
uöt32_t
)0x00001000)

	)

9071 
	#RCC_CR_HSICAL_5
 ((
uöt32_t
)0x00002000)

	)

9072 
	#RCC_CR_HSICAL_6
 ((
uöt32_t
)0x00004000)

	)

9073 
	#RCC_CR_HSICAL_7
 ((
uöt32_t
)0x00008000)

	)

9075 
	#RCC_CR_HSEON
 ((
uöt32_t
)0x00010000)

	)

9076 
	#RCC_CR_HSERDY
 ((
uöt32_t
)0x00020000)

	)

9077 
	#RCC_CR_HSEBYP
 ((
uöt32_t
)0x00040000)

	)

9078 
	#RCC_CR_CSSON
 ((
uöt32_t
)0x00080000)

	)

9079 
	#RCC_CR_PLLON
 ((
uöt32_t
)0x01000000)

	)

9080 
	#RCC_CR_PLLRDY
 ((
uöt32_t
)0x02000000)

	)

9081 
	#RCC_CR_PLLI2SON
 ((
uöt32_t
)0x04000000)

	)

9082 
	#RCC_CR_PLLI2SRDY
 ((
uöt32_t
)0x08000000)

	)

9083 
	#RCC_CR_PLLSAION
 ((
uöt32_t
)0x10000000)

	)

9084 
	#RCC_CR_PLLSAIRDY
 ((
uöt32_t
)0x20000000)

	)

9087 
	#RCC_PLLCFGR_PLLM
 ((
uöt32_t
)0x0000003F)

	)

9088 
	#RCC_PLLCFGR_PLLM_0
 ((
uöt32_t
)0x00000001)

	)

9089 
	#RCC_PLLCFGR_PLLM_1
 ((
uöt32_t
)0x00000002)

	)

9090 
	#RCC_PLLCFGR_PLLM_2
 ((
uöt32_t
)0x00000004)

	)

9091 
	#RCC_PLLCFGR_PLLM_3
 ((
uöt32_t
)0x00000008)

	)

9092 
	#RCC_PLLCFGR_PLLM_4
 ((
uöt32_t
)0x00000010)

	)

9093 
	#RCC_PLLCFGR_PLLM_5
 ((
uöt32_t
)0x00000020)

	)

9095 
	#RCC_PLLCFGR_PLLN
 ((
uöt32_t
)0x00007FC0)

	)

9096 
	#RCC_PLLCFGR_PLLN_0
 ((
uöt32_t
)0x00000040)

	)

9097 
	#RCC_PLLCFGR_PLLN_1
 ((
uöt32_t
)0x00000080)

	)

9098 
	#RCC_PLLCFGR_PLLN_2
 ((
uöt32_t
)0x00000100)

	)

9099 
	#RCC_PLLCFGR_PLLN_3
 ((
uöt32_t
)0x00000200)

	)

9100 
	#RCC_PLLCFGR_PLLN_4
 ((
uöt32_t
)0x00000400)

	)

9101 
	#RCC_PLLCFGR_PLLN_5
 ((
uöt32_t
)0x00000800)

	)

9102 
	#RCC_PLLCFGR_PLLN_6
 ((
uöt32_t
)0x00001000)

	)

9103 
	#RCC_PLLCFGR_PLLN_7
 ((
uöt32_t
)0x00002000)

	)

9104 
	#RCC_PLLCFGR_PLLN_8
 ((
uöt32_t
)0x00004000)

	)

9106 
	#RCC_PLLCFGR_PLLP
 ((
uöt32_t
)0x00030000)

	)

9107 
	#RCC_PLLCFGR_PLLP_0
 ((
uöt32_t
)0x00010000)

	)

9108 
	#RCC_PLLCFGR_PLLP_1
 ((
uöt32_t
)0x00020000)

	)

9110 
	#RCC_PLLCFGR_PLLSRC
 ((
uöt32_t
)0x00400000)

	)

9111 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
uöt32_t
)0x00400000)

	)

9112 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
uöt32_t
)0x00000000)

	)

9114 
	#RCC_PLLCFGR_PLLQ
 ((
uöt32_t
)0x0F000000)

	)

9115 
	#RCC_PLLCFGR_PLLQ_0
 ((
uöt32_t
)0x01000000)

	)

9116 
	#RCC_PLLCFGR_PLLQ_1
 ((
uöt32_t
)0x02000000)

	)

9117 
	#RCC_PLLCFGR_PLLQ_2
 ((
uöt32_t
)0x04000000)

	)

9118 
	#RCC_PLLCFGR_PLLQ_3
 ((
uöt32_t
)0x08000000)

	)

9120 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9121 
	#RCC_PLLCFGR_PLLR
 ((
uöt32_t
)0x70000000)

	)

9122 
	#RCC_PLLCFGR_PLLR_0
 ((
uöt32_t
)0x10000000)

	)

9123 
	#RCC_PLLCFGR_PLLR_1
 ((
uöt32_t
)0x20000000)

	)

9124 
	#RCC_PLLCFGR_PLLR_2
 ((
uöt32_t
)0x40000000)

	)

9129 
	#RCC_CFGR_SW
 ((
uöt32_t
)0x00000003Ë

	)

9130 
	#RCC_CFGR_SW_0
 ((
uöt32_t
)0x00000001Ë

	)

9131 
	#RCC_CFGR_SW_1
 ((
uöt32_t
)0x00000002Ë

	)

9133 
	#RCC_CFGR_SW_HSI
 ((
uöt32_t
)0x00000000Ë

	)

9134 
	#RCC_CFGR_SW_HSE
 ((
uöt32_t
)0x00000001Ë

	)

9135 
	#RCC_CFGR_SW_PLL
 ((
uöt32_t
)0x00000002Ë

	)

9136 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9137 
	#RCC_CFGR_SW_PLLR
 ((
uöt32_t
)0x00000003Ë

	)

9141 
	#RCC_CFGR_SWS
 ((
uöt32_t
)0x0000000CË

	)

9142 
	#RCC_CFGR_SWS_0
 ((
uöt32_t
)0x00000004Ë

	)

9143 
	#RCC_CFGR_SWS_1
 ((
uöt32_t
)0x00000008Ë

	)

9145 
	#RCC_CFGR_SWS_HSI
 ((
uöt32_t
)0x00000000Ë

	)

9146 
	#RCC_CFGR_SWS_HSE
 ((
uöt32_t
)0x00000004Ë

	)

9147 
	#RCC_CFGR_SWS_PLL
 ((
uöt32_t
)0x00000008Ë

	)

9148 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F469_479xx
Ë|| deföed(
STM32F446xx
)

9149 
	#RCC_CFGR_SWS_PLLR
 ((
uöt32_t
)0x0000000CË

	)

9153 
	#RCC_CFGR_HPRE
 ((
uöt32_t
)0x000000F0Ë

	)

9154 
	#RCC_CFGR_HPRE_0
 ((
uöt32_t
)0x00000010Ë

	)

9155 
	#RCC_CFGR_HPRE_1
 ((
uöt32_t
)0x00000020Ë

	)

9156 
	#RCC_CFGR_HPRE_2
 ((
uöt32_t
)0x00000040Ë

	)

9157 
	#RCC_CFGR_HPRE_3
 ((
uöt32_t
)0x00000080Ë

	)

9159 
	#RCC_CFGR_HPRE_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

9160 
	#RCC_CFGR_HPRE_DIV2
 ((
uöt32_t
)0x00000080Ë

	)

9161 
	#RCC_CFGR_HPRE_DIV4
 ((
uöt32_t
)0x00000090Ë

	)

9162 
	#RCC_CFGR_HPRE_DIV8
 ((
uöt32_t
)0x000000A0Ë

	)

9163 
	#RCC_CFGR_HPRE_DIV16
 ((
uöt32_t
)0x000000B0Ë

	)

9164 
	#RCC_CFGR_HPRE_DIV64
 ((
uöt32_t
)0x000000C0Ë

	)

9165 
	#RCC_CFGR_HPRE_DIV128
 ((
uöt32_t
)0x000000D0Ë

	)

9166 
	#RCC_CFGR_HPRE_DIV256
 ((
uöt32_t
)0x000000E0Ë

	)

9167 
	#RCC_CFGR_HPRE_DIV512
 ((
uöt32_t
)0x000000F0Ë

	)

9169 #i‡
	`deföed
(
STM32F410xx
)

9171 
	#RCC_CFGR_MCO1EN
 ((
uöt32_t
)0x00000100Ë

	)

9173 
	#RCC_CFGR_MCO2EN
 ((
uöt32_t
)0x00000200Ë

	)

9176 
	#RCC_CFGR_PPRE1
 ((
uöt32_t
)0x00001C00Ë

	)

9177 
	#RCC_CFGR_PPRE1_0
 ((
uöt32_t
)0x00000400Ë

	)

9178 
	#RCC_CFGR_PPRE1_1
 ((
uöt32_t
)0x00000800Ë

	)

9179 
	#RCC_CFGR_PPRE1_2
 ((
uöt32_t
)0x00001000Ë

	)

9181 
	#RCC_CFGR_PPRE1_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

9182 
	#RCC_CFGR_PPRE1_DIV2
 ((
uöt32_t
)0x00001000Ë

	)

9183 
	#RCC_CFGR_PPRE1_DIV4
 ((
uöt32_t
)0x00001400Ë

	)

9184 
	#RCC_CFGR_PPRE1_DIV8
 ((
uöt32_t
)0x00001800Ë

	)

9185 
	#RCC_CFGR_PPRE1_DIV16
 ((
uöt32_t
)0x00001C00Ë

	)

9188 
	#RCC_CFGR_PPRE2
 ((
uöt32_t
)0x0000E000Ë

	)

9189 
	#RCC_CFGR_PPRE2_0
 ((
uöt32_t
)0x00002000Ë

	)

9190 
	#RCC_CFGR_PPRE2_1
 ((
uöt32_t
)0x00004000Ë

	)

9191 
	#RCC_CFGR_PPRE2_2
 ((
uöt32_t
)0x00008000Ë

	)

9193 
	#RCC_CFGR_PPRE2_DIV1
 ((
uöt32_t
)0x00000000Ë

	)

9194 
	#RCC_CFGR_PPRE2_DIV2
 ((
uöt32_t
)0x00008000Ë

	)

9195 
	#RCC_CFGR_PPRE2_DIV4
 ((
uöt32_t
)0x0000A000Ë

	)

9196 
	#RCC_CFGR_PPRE2_DIV8
 ((
uöt32_t
)0x0000C000Ë

	)

9197 
	#RCC_CFGR_PPRE2_DIV16
 ((
uöt32_t
)0x0000E000Ë

	)

9200 
	#RCC_CFGR_RTCPRE
 ((
uöt32_t
)0x001F0000)

	)

9201 
	#RCC_CFGR_RTCPRE_0
 ((
uöt32_t
)0x00010000)

	)

9202 
	#RCC_CFGR_RTCPRE_1
 ((
uöt32_t
)0x00020000)

	)

9203 
	#RCC_CFGR_RTCPRE_2
 ((
uöt32_t
)0x00040000)

	)

9204 
	#RCC_CFGR_RTCPRE_3
 ((
uöt32_t
)0x00080000)

	)

9205 
	#RCC_CFGR_RTCPRE_4
 ((
uöt32_t
)0x00100000)

	)

9208 
	#RCC_CFGR_MCO1
 ((
uöt32_t
)0x00600000)

	)

9209 
	#RCC_CFGR_MCO1_0
 ((
uöt32_t
)0x00200000)

	)

9210 
	#RCC_CFGR_MCO1_1
 ((
uöt32_t
)0x00400000)

	)

9212 
	#RCC_CFGR_I2SSRC
 ((
uöt32_t
)0x00800000)

	)

9214 
	#RCC_CFGR_MCO1PRE
 ((
uöt32_t
)0x07000000)

	)

9215 
	#RCC_CFGR_MCO1PRE_0
 ((
uöt32_t
)0x01000000)

	)

9216 
	#RCC_CFGR_MCO1PRE_1
 ((
uöt32_t
)0x02000000)

	)

9217 
	#RCC_CFGR_MCO1PRE_2
 ((
uöt32_t
)0x04000000)

	)

9219 
	#RCC_CFGR_MCO2PRE
 ((
uöt32_t
)0x38000000)

	)

9220 
	#RCC_CFGR_MCO2PRE_0
 ((
uöt32_t
)0x08000000)

	)

9221 
	#RCC_CFGR_MCO2PRE_1
 ((
uöt32_t
)0x10000000)

	)

9222 
	#RCC_CFGR_MCO2PRE_2
 ((
uöt32_t
)0x20000000)

	)

9224 
	#RCC_CFGR_MCO2
 ((
uöt32_t
)0xC0000000)

	)

9225 
	#RCC_CFGR_MCO2_0
 ((
uöt32_t
)0x40000000)

	)

9226 
	#RCC_CFGR_MCO2_1
 ((
uöt32_t
)0x80000000)

	)

9229 
	#RCC_CIR_LSIRDYF
 ((
uöt32_t
)0x00000001)

	)

9230 
	#RCC_CIR_LSERDYF
 ((
uöt32_t
)0x00000002)

	)

9231 
	#RCC_CIR_HSIRDYF
 ((
uöt32_t
)0x00000004)

	)

9232 
	#RCC_CIR_HSERDYF
 ((
uöt32_t
)0x00000008)

	)

9233 
	#RCC_CIR_PLLRDYF
 ((
uöt32_t
)0x00000010)

	)

9234 
	#RCC_CIR_PLLI2SRDYF
 ((
uöt32_t
)0x00000020)

	)

9235 
	#RCC_CIR_PLLSAIRDYF
 ((
uöt32_t
)0x00000040)

	)

9236 
	#RCC_CIR_CSSF
 ((
uöt32_t
)0x00000080)

	)

9237 
	#RCC_CIR_LSIRDYIE
 ((
uöt32_t
)0x00000100)

	)

9238 
	#RCC_CIR_LSERDYIE
 ((
uöt32_t
)0x00000200)

	)

9239 
	#RCC_CIR_HSIRDYIE
 ((
uöt32_t
)0x00000400)

	)

9240 
	#RCC_CIR_HSERDYIE
 ((
uöt32_t
)0x00000800)

	)

9241 
	#RCC_CIR_PLLRDYIE
 ((
uöt32_t
)0x00001000)

	)

9242 
	#RCC_CIR_PLLI2SRDYIE
 ((
uöt32_t
)0x00002000)

	)

9243 
	#RCC_CIR_PLLSAIRDYIE
 ((
uöt32_t
)0x00004000)

	)

9244 
	#RCC_CIR_LSIRDYC
 ((
uöt32_t
)0x00010000)

	)

9245 
	#RCC_CIR_LSERDYC
 ((
uöt32_t
)0x00020000)

	)

9246 
	#RCC_CIR_HSIRDYC
 ((
uöt32_t
)0x00040000)

	)

9247 
	#RCC_CIR_HSERDYC
 ((
uöt32_t
)0x00080000)

	)

9248 
	#RCC_CIR_PLLRDYC
 ((
uöt32_t
)0x00100000)

	)

9249 
	#RCC_CIR_PLLI2SRDYC
 ((
uöt32_t
)0x00200000)

	)

9250 
	#RCC_CIR_PLLSAIRDYC
 ((
uöt32_t
)0x00400000)

	)

9251 
	#RCC_CIR_CSSC
 ((
uöt32_t
)0x00800000)

	)

9254 
	#RCC_AHB1RSTR_GPIOARST
 ((
uöt32_t
)0x00000001)

	)

9255 
	#RCC_AHB1RSTR_GPIOBRST
 ((
uöt32_t
)0x00000002)

	)

9256 
	#RCC_AHB1RSTR_GPIOCRST
 ((
uöt32_t
)0x00000004)

	)

9257 
	#RCC_AHB1RSTR_GPIODRST
 ((
uöt32_t
)0x00000008)

	)

9258 
	#RCC_AHB1RSTR_GPIOERST
 ((
uöt32_t
)0x00000010)

	)

9259 
	#RCC_AHB1RSTR_GPIOFRST
 ((
uöt32_t
)0x00000020)

	)

9260 
	#RCC_AHB1RSTR_GPIOGRST
 ((
uöt32_t
)0x00000040)

	)

9261 
	#RCC_AHB1RSTR_GPIOHRST
 ((
uöt32_t
)0x00000080)

	)

9262 
	#RCC_AHB1RSTR_GPIOIRST
 ((
uöt32_t
)0x00000100)

	)

9263 
	#RCC_AHB1RSTR_GPIOJRST
 ((
uöt32_t
)0x00000200)

	)

9264 
	#RCC_AHB1RSTR_GPIOKRST
 ((
uöt32_t
)0x00000400)

	)

9265 
	#RCC_AHB1RSTR_CRCRST
 ((
uöt32_t
)0x00001000)

	)

9266 
	#RCC_AHB1RSTR_DMA1RST
 ((
uöt32_t
)0x00200000)

	)

9267 
	#RCC_AHB1RSTR_DMA2RST
 ((
uöt32_t
)0x00400000)

	)

9268 
	#RCC_AHB1RSTR_DMA2DRST
 ((
uöt32_t
)0x00800000)

	)

9269 
	#RCC_AHB1RSTR_ETHMACRST
 ((
uöt32_t
)0x02000000)

	)

9270 
	#RCC_AHB1RSTR_OTGHRST
 ((
uöt32_t
)0x10000000)

	)

9273 
	#RCC_AHB2RSTR_DCMIRST
 ((
uöt32_t
)0x00000001)

	)

9274 
	#RCC_AHB2RSTR_CRYPRST
 ((
uöt32_t
)0x00000010)

	)

9275 
	#RCC_AHB2RSTR_HASHRST
 ((
uöt32_t
)0x00000020)

	)

9277 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

9278 
	#RCC_AHB2RSTR_RNGRST
 ((
uöt32_t
)0x00000040)

	)

9279 
	#RCC_AHB2RSTR_OTGFSRST
 ((
uöt32_t
)0x00000080)

	)

9282 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9283 
	#RCC_AHB3RSTR_FSMCRST
 ((
uöt32_t
)0x00000001)

	)

9286 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9287 
	#RCC_AHB3RSTR_FMCRST
 ((
uöt32_t
)0x00000001)

	)

9289 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9290 
	#RCC_AHB3RSTR_QSPIRST
 ((
uöt32_t
)0x00000002)

	)

9294 
	#RCC_APB1RSTR_TIM2RST
 ((
uöt32_t
)0x00000001)

	)

9295 
	#RCC_APB1RSTR_TIM3RST
 ((
uöt32_t
)0x00000002)

	)

9296 
	#RCC_APB1RSTR_TIM4RST
 ((
uöt32_t
)0x00000004)

	)

9297 
	#RCC_APB1RSTR_TIM5RST
 ((
uöt32_t
)0x00000008)

	)

9298 
	#RCC_APB1RSTR_TIM6RST
 ((
uöt32_t
)0x00000010)

	)

9299 
	#RCC_APB1RSTR_TIM7RST
 ((
uöt32_t
)0x00000020)

	)

9300 
	#RCC_APB1RSTR_TIM12RST
 ((
uöt32_t
)0x00000040)

	)

9301 
	#RCC_APB1RSTR_TIM13RST
 ((
uöt32_t
)0x00000080)

	)

9302 
	#RCC_APB1RSTR_TIM14RST
 ((
uöt32_t
)0x00000100)

	)

9303 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

9304 
	#RCC_APB1RSTR_LPTIM1RST
 ((
uöt32_t
)0x00000200)

	)

9306 
	#RCC_APB1RSTR_WWDGRST
 ((
uöt32_t
)0x00000800)

	)

9307 
	#RCC_APB1RSTR_SPI2RST
 ((
uöt32_t
)0x00004000)

	)

9308 
	#RCC_APB1RSTR_SPI3RST
 ((
uöt32_t
)0x00008000)

	)

9309 #i‡
	`deföed
(
STM32F446xx
)

9310 
	#RCC_APB1RSTR_SPDIFRXRST
 ((
uöt32_t
)0x00010000)

	)

9312 
	#RCC_APB1RSTR_USART2RST
 ((
uöt32_t
)0x00020000)

	)

9313 
	#RCC_APB1RSTR_USART3RST
 ((
uöt32_t
)0x00040000)

	)

9314 
	#RCC_APB1RSTR_UART4RST
 ((
uöt32_t
)0x00080000)

	)

9315 
	#RCC_APB1RSTR_UART5RST
 ((
uöt32_t
)0x00100000)

	)

9316 
	#RCC_APB1RSTR_I2C1RST
 ((
uöt32_t
)0x00200000)

	)

9317 
	#RCC_APB1RSTR_I2C2RST
 ((
uöt32_t
)0x00400000)

	)

9318 
	#RCC_APB1RSTR_I2C3RST
 ((
uöt32_t
)0x00800000)

	)

9319 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9320 
	#RCC_APB1RSTR_FMPI2C1RST
 ((
uöt32_t
)0x01000000)

	)

9322 
	#RCC_APB1RSTR_CAN1RST
 ((
uöt32_t
)0x02000000)

	)

9323 
	#RCC_APB1RSTR_CAN2RST
 ((
uöt32_t
)0x04000000)

	)

9324 #i‡
	`deföed
(
STM32F446xx
)

9325 
	#RCC_APB1RSTR_CECRST
 ((
uöt32_t
)0x08000000)

	)

9327 
	#RCC_APB1RSTR_PWRRST
 ((
uöt32_t
)0x10000000)

	)

9328 
	#RCC_APB1RSTR_DACRST
 ((
uöt32_t
)0x20000000)

	)

9329 
	#RCC_APB1RSTR_UART7RST
 ((
uöt32_t
)0x40000000)

	)

9330 
	#RCC_APB1RSTR_UART8RST
 ((
uöt32_t
)0x80000000)

	)

9333 
	#RCC_APB2RSTR_TIM1RST
 ((
uöt32_t
)0x00000001)

	)

9334 
	#RCC_APB2RSTR_TIM8RST
 ((
uöt32_t
)0x00000002)

	)

9335 
	#RCC_APB2RSTR_USART1RST
 ((
uöt32_t
)0x00000010)

	)

9336 
	#RCC_APB2RSTR_USART6RST
 ((
uöt32_t
)0x00000020)

	)

9337 
	#RCC_APB2RSTR_UART9RST
 ((
uöt32_t
)0x00000040)

	)

9338 
	#RCC_APB2RSTR_UART10RST
 ((
uöt32_t
)0x00000080)

	)

9339 
	#RCC_APB2RSTR_ADCRST
 ((
uöt32_t
)0x00000100)

	)

9340 
	#RCC_APB2RSTR_SDIORST
 ((
uöt32_t
)0x00000800)

	)

9341 
	#RCC_APB2RSTR_SPI1RST
 ((
uöt32_t
)0x00001000)

	)

9342 
	#RCC_APB2RSTR_SPI4RST
 ((
uöt32_t
)0x00002000)

	)

9343 
	#RCC_APB2RSTR_SYSCFGRST
 ((
uöt32_t
)0x00004000)

	)

9344 
	#RCC_APB2RSTR_TIM9RST
 ((
uöt32_t
)0x00010000)

	)

9345 
	#RCC_APB2RSTR_TIM10RST
 ((
uöt32_t
)0x00020000)

	)

9346 
	#RCC_APB2RSTR_TIM11RST
 ((
uöt32_t
)0x00040000)

	)

9347 
	#RCC_APB2RSTR_SPI5RST
 ((
uöt32_t
)0x00100000)

	)

9348 
	#RCC_APB2RSTR_SPI6RST
 ((
uöt32_t
)0x00200000)

	)

9349 
	#RCC_APB2RSTR_SAI1RST
 ((
uöt32_t
)0x00400000)

	)

9350 #i‡
	`deföed
(
STM32F446xx
)

9351 
	#RCC_APB2RSTR_SAI2RST
 ((
uöt32_t
)0x00800000)

	)

9353 
	#RCC_APB2RSTR_LTDCRST
 ((
uöt32_t
)0x04000000)

	)

9354 #i‡
	`deföed
(
STM32F469_479xx
)

9355 
	#RCC_APB2RSTR_DSIRST
 ((
uöt32_t
)0x08000000)

	)

9357 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9358 
	#RCC_APB2RSTR_DFSDM1RST
 ((
uöt32_t
)0x01000000)

	)

9361 #i‡
	`deföed
(
STM32F413_423xx
)

9362 
	#RCC_APB2RSTR_DFSDM2RST
 ((
uöt32_t
)0x02000000)

	)

9365 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

9366 
	#RCC_APB2RSTR_DFSDMRST
 
RCC_APB2RSTR_DFSDM1RST


	)

9369 
	#RCC_AHB1ENR_GPIOAEN
 ((
uöt32_t
)0x00000001)

	)

9370 
	#RCC_AHB1ENR_GPIOBEN
 ((
uöt32_t
)0x00000002)

	)

9371 
	#RCC_AHB1ENR_GPIOCEN
 ((
uöt32_t
)0x00000004)

	)

9372 
	#RCC_AHB1ENR_GPIODEN
 ((
uöt32_t
)0x00000008)

	)

9373 
	#RCC_AHB1ENR_GPIOEEN
 ((
uöt32_t
)0x00000010)

	)

9374 
	#RCC_AHB1ENR_GPIOFEN
 ((
uöt32_t
)0x00000020)

	)

9375 
	#RCC_AHB1ENR_GPIOGEN
 ((
uöt32_t
)0x00000040)

	)

9376 
	#RCC_AHB1ENR_GPIOHEN
 ((
uöt32_t
)0x00000080)

	)

9377 
	#RCC_AHB1ENR_GPIOIEN
 ((
uöt32_t
)0x00000100)

	)

9378 
	#RCC_AHB1ENR_GPIOJEN
 ((
uöt32_t
)0x00000200)

	)

9379 
	#RCC_AHB1ENR_GPIOKEN
 ((
uöt32_t
)0x00000400)

	)

9380 
	#RCC_AHB1ENR_CRCEN
 ((
uöt32_t
)0x00001000)

	)

9381 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
uöt32_t
)0x00040000)

	)

9382 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
uöt32_t
)0x00100000)

	)

9383 
	#RCC_AHB1ENR_DMA1EN
 ((
uöt32_t
)0x00200000)

	)

9384 
	#RCC_AHB1ENR_DMA2EN
 ((
uöt32_t
)0x00400000)

	)

9385 
	#RCC_AHB1ENR_DMA2DEN
 ((
uöt32_t
)0x00800000)

	)

9386 
	#RCC_AHB1ENR_ETHMACEN
 ((
uöt32_t
)0x02000000)

	)

9387 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
uöt32_t
)0x04000000)

	)

9388 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
uöt32_t
)0x08000000)

	)

9389 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
uöt32_t
)0x10000000)

	)

9390 
	#RCC_AHB1ENR_OTGHSEN
 ((
uöt32_t
)0x20000000)

	)

9391 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
uöt32_t
)0x40000000)

	)

9394 
	#RCC_AHB2ENR_DCMIEN
 ((
uöt32_t
)0x00000001)

	)

9395 
	#RCC_AHB2ENR_CRYPEN
 ((
uöt32_t
)0x00000010)

	)

9396 
	#RCC_AHB2ENR_HASHEN
 ((
uöt32_t
)0x00000020)

	)

9397 
	#RCC_AHB2ENR_RNGEN
 ((
uöt32_t
)0x00000040)

	)

9398 
	#RCC_AHB2ENR_OTGFSEN
 ((
uöt32_t
)0x00000080)

	)

9402 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9403 
	#RCC_AHB3ENR_FSMCEN
 ((
uöt32_t
)0x00000001)

	)

9406 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9407 
	#RCC_AHB3ENR_FMCEN
 ((
uöt32_t
)0x00000001)

	)

9410 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9411 
	#RCC_AHB3ENR_QSPIEN
 ((
uöt32_t
)0x00000002)

	)

9415 
	#RCC_APB1ENR_TIM2EN
 ((
uöt32_t
)0x00000001)

	)

9416 
	#RCC_APB1ENR_TIM3EN
 ((
uöt32_t
)0x00000002)

	)

9417 
	#RCC_APB1ENR_TIM4EN
 ((
uöt32_t
)0x00000004)

	)

9418 
	#RCC_APB1ENR_TIM5EN
 ((
uöt32_t
)0x00000008)

	)

9419 
	#RCC_APB1ENR_TIM6EN
 ((
uöt32_t
)0x00000010)

	)

9420 
	#RCC_APB1ENR_TIM7EN
 ((
uöt32_t
)0x00000020)

	)

9421 
	#RCC_APB1ENR_TIM12EN
 ((
uöt32_t
)0x00000040)

	)

9422 
	#RCC_APB1ENR_TIM13EN
 ((
uöt32_t
)0x00000080)

	)

9423 
	#RCC_APB1ENR_TIM14EN
 ((
uöt32_t
)0x00000100)

	)

9424 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

9425 
	#RCC_APB1ENR_LPTIM1EN
 ((
uöt32_t
)0x00000200)

	)

9427 
	#RCC_APB1ENR_WWDGEN
 ((
uöt32_t
)0x00000800)

	)

9428 
	#RCC_APB1ENR_SPI2EN
 ((
uöt32_t
)0x00004000)

	)

9429 
	#RCC_APB1ENR_SPI3EN
 ((
uöt32_t
)0x00008000)

	)

9430 #i‡
	`deföed
(
STM32F446xx
)

9431 
	#RCC_APB1ENR_SPDIFRXEN
 ((
uöt32_t
)0x00010000)

	)

9433 
	#RCC_APB1ENR_USART2EN
 ((
uöt32_t
)0x00020000)

	)

9434 
	#RCC_APB1ENR_USART3EN
 ((
uöt32_t
)0x00040000)

	)

9435 
	#RCC_APB1ENR_UART4EN
 ((
uöt32_t
)0x00080000)

	)

9436 
	#RCC_APB1ENR_UART5EN
 ((
uöt32_t
)0x00100000)

	)

9437 
	#RCC_APB1ENR_I2C1EN
 ((
uöt32_t
)0x00200000)

	)

9438 
	#RCC_APB1ENR_I2C2EN
 ((
uöt32_t
)0x00400000)

	)

9439 
	#RCC_APB1ENR_I2C3EN
 ((
uöt32_t
)0x00800000)

	)

9440 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9441 
	#RCC_APB1ENR_FMPI2C1EN
 ((
uöt32_t
)0x01000000)

	)

9443 
	#RCC_APB1ENR_CAN1EN
 ((
uöt32_t
)0x02000000)

	)

9444 
	#RCC_APB1ENR_CAN2EN
 ((
uöt32_t
)0x04000000)

	)

9445 #i‡
	`deföed
(
STM32F446xx
)

9446 
	#RCC_APB1ENR_CECEN
 ((
uöt32_t
)0x08000000)

	)

9448 
	#RCC_APB1ENR_PWREN
 ((
uöt32_t
)0x10000000)

	)

9449 
	#RCC_APB1ENR_DACEN
 ((
uöt32_t
)0x20000000)

	)

9450 
	#RCC_APB1ENR_UART7EN
 ((
uöt32_t
)0x40000000)

	)

9451 
	#RCC_APB1ENR_UART8EN
 ((
uöt32_t
)0x80000000)

	)

9454 
	#RCC_APB2ENR_TIM1EN
 ((
uöt32_t
)0x00000001)

	)

9455 
	#RCC_APB2ENR_TIM8EN
 ((
uöt32_t
)0x00000002)

	)

9456 
	#RCC_APB2ENR_USART1EN
 ((
uöt32_t
)0x00000010)

	)

9457 
	#RCC_APB2ENR_USART6EN
 ((
uöt32_t
)0x00000020)

	)

9458 
	#RCC_APB2ENR_UART9EN
 ((
uöt32_t
)0x00000040)

	)

9459 
	#RCC_APB2ENR_UART10EN
 ((
uöt32_t
)0x00000080)

	)

9460 
	#RCC_APB2ENR_ADC1EN
 ((
uöt32_t
)0x00000100)

	)

9461 
	#RCC_APB2ENR_ADC2EN
 ((
uöt32_t
)0x00000200)

	)

9462 
	#RCC_APB2ENR_ADC3EN
 ((
uöt32_t
)0x00000400)

	)

9463 
	#RCC_APB2ENR_SDIOEN
 ((
uöt32_t
)0x00000800)

	)

9464 
	#RCC_APB2ENR_SPI1EN
 ((
uöt32_t
)0x00001000)

	)

9465 
	#RCC_APB2ENR_SPI4EN
 ((
uöt32_t
)0x00002000)

	)

9466 
	#RCC_APB2ENR_SYSCFGEN
 ((
uöt32_t
)0x00004000)

	)

9467 
	#RCC_APB2ENR_EXTIEN
 ((
uöt32_t
)0x00008000)

	)

9468 
	#RCC_APB2ENR_TIM9EN
 ((
uöt32_t
)0x00010000)

	)

9469 
	#RCC_APB2ENR_TIM10EN
 ((
uöt32_t
)0x00020000)

	)

9470 
	#RCC_APB2ENR_TIM11EN
 ((
uöt32_t
)0x00040000)

	)

9471 
	#RCC_APB2ENR_SPI5EN
 ((
uöt32_t
)0x00100000)

	)

9472 
	#RCC_APB2ENR_SPI6EN
 ((
uöt32_t
)0x00200000)

	)

9473 
	#RCC_APB2ENR_SAI1EN
 ((
uöt32_t
)0x00400000)

	)

9474 #i‡
	`deföed
(
STM32F446xx
)

9475 
	#RCC_APB2ENR_SAI2EN
 ((
uöt32_t
)0x00800000)

	)

9477 
	#RCC_APB2ENR_LTDCEN
 ((
uöt32_t
)0x04000000)

	)

9478 #i‡
	`deföed
(
STM32F469_479xx
)

9479 
	#RCC_APB2ENR_DSIEN
 ((
uöt32_t
)0x08000000)

	)

9481 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9482 
	#RCC_APB2ENR_DFSDM1EN
 ((
uöt32_t
)0x01000000)

	)

9484 #i‡
	`deföed
(
STM32F413_423xx
)

9485 
	#RCC_APB2ENR_DFSDM2EN
 ((
uöt32_t
)0x02000000)

	)

9488 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
uöt32_t
)0x00000001)

	)

9489 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
uöt32_t
)0x00000002)

	)

9490 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
uöt32_t
)0x00000004)

	)

9491 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
uöt32_t
)0x00000008)

	)

9492 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
uöt32_t
)0x00000010)

	)

9493 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
uöt32_t
)0x00000020)

	)

9494 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
uöt32_t
)0x00000040)

	)

9495 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
uöt32_t
)0x00000080)

	)

9496 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
uöt32_t
)0x00000100)

	)

9497 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
uöt32_t
)0x00000200)

	)

9498 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
uöt32_t
)0x00000400)

	)

9499 
	#RCC_AHB1LPENR_CRCLPEN
 ((
uöt32_t
)0x00001000)

	)

9500 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
uöt32_t
)0x00008000)

	)

9501 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
uöt32_t
)0x00010000)

	)

9502 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
uöt32_t
)0x00020000)

	)

9503 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
uöt32_t
)0x00040000)

	)

9504 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
uöt32_t
)0x00080000)

	)

9505 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
uöt32_t
)0x00200000)

	)

9506 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
uöt32_t
)0x00400000)

	)

9507 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
uöt32_t
)0x00800000)

	)

9508 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
uöt32_t
)0x02000000)

	)

9509 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
uöt32_t
)0x04000000)

	)

9510 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
uöt32_t
)0x08000000)

	)

9511 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
uöt32_t
)0x10000000)

	)

9512 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
uöt32_t
)0x20000000)

	)

9513 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
uöt32_t
)0x40000000)

	)

9516 
	#RCC_AHB2LPENR_DCMILPEN
 ((
uöt32_t
)0x00000001)

	)

9517 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
uöt32_t
)0x00000010)

	)

9518 
	#RCC_AHB2LPENR_HASHLPEN
 ((
uöt32_t
)0x00000020)

	)

9519 
	#RCC_AHB2LPENR_RNGLPEN
 ((
uöt32_t
)0x00000040)

	)

9520 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
uöt32_t
)0x00000080)

	)

9523 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9524 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
uöt32_t
)0x00000001)

	)

9527 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9528 
	#RCC_AHB3LPENR_FMCLPEN
 ((
uöt32_t
)0x00000001)

	)

9530 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9531 
	#RCC_AHB3LPENR_QSPILPEN
 ((
uöt32_t
)0x00000002)

	)

9535 
	#RCC_APB1LPENR_TIM2LPEN
 ((
uöt32_t
)0x00000001)

	)

9536 
	#RCC_APB1LPENR_TIM3LPEN
 ((
uöt32_t
)0x00000002)

	)

9537 
	#RCC_APB1LPENR_TIM4LPEN
 ((
uöt32_t
)0x00000004)

	)

9538 
	#RCC_APB1LPENR_TIM5LPEN
 ((
uöt32_t
)0x00000008)

	)

9539 
	#RCC_APB1LPENR_TIM6LPEN
 ((
uöt32_t
)0x00000010)

	)

9540 
	#RCC_APB1LPENR_TIM7LPEN
 ((
uöt32_t
)0x00000020)

	)

9541 
	#RCC_APB1LPENR_TIM12LPEN
 ((
uöt32_t
)0x00000040)

	)

9542 
	#RCC_APB1LPENR_TIM13LPEN
 ((
uöt32_t
)0x00000080)

	)

9543 
	#RCC_APB1LPENR_TIM14LPEN
 ((
uöt32_t
)0x00000100)

	)

9544 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

9545 
	#RCC_APB1LPENR_LPTIM1LPEN
 ((
uöt32_t
)0x00000200)

	)

9547 
	#RCC_APB1LPENR_WWDGLPEN
 ((
uöt32_t
)0x00000800)

	)

9548 
	#RCC_APB1LPENR_SPI2LPEN
 ((
uöt32_t
)0x00004000)

	)

9549 
	#RCC_APB1LPENR_SPI3LPEN
 ((
uöt32_t
)0x00008000)

	)

9550 #i‡
	`deföed
(
STM32F446xx
)

9551 
	#RCC_APB1LPENR_SPDIFRXLPEN
 ((
uöt32_t
)0x00010000)

	)

9553 
	#RCC_APB1LPENR_USART2LPEN
 ((
uöt32_t
)0x00020000)

	)

9554 
	#RCC_APB1LPENR_USART3LPEN
 ((
uöt32_t
)0x00040000)

	)

9555 
	#RCC_APB1LPENR_UART4LPEN
 ((
uöt32_t
)0x00080000)

	)

9556 
	#RCC_APB1LPENR_UART5LPEN
 ((
uöt32_t
)0x00100000)

	)

9557 
	#RCC_APB1LPENR_I2C1LPEN
 ((
uöt32_t
)0x00200000)

	)

9558 
	#RCC_APB1LPENR_I2C2LPEN
 ((
uöt32_t
)0x00400000)

	)

9559 
	#RCC_APB1LPENR_I2C3LPEN
 ((
uöt32_t
)0x00800000)

	)

9560 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9561 
	#RCC_APB1LPENR_FMPI2C1LPEN
 ((
uöt32_t
)0x01000000)

	)

9563 
	#RCC_APB1LPENR_CAN1LPEN
 ((
uöt32_t
)0x02000000)

	)

9564 
	#RCC_APB1LPENR_CAN2LPEN
 ((
uöt32_t
)0x04000000)

	)

9565 #i‡
	`deföed
(
STM32F446xx
)

9566 
	#RCC_APB1LPENR_CECLPEN
 ((
uöt32_t
)0x08000000)

	)

9568 
	#RCC_APB1LPENR_PWRLPEN
 ((
uöt32_t
)0x10000000)

	)

9569 
	#RCC_APB1LPENR_DACLPEN
 ((
uöt32_t
)0x20000000)

	)

9570 
	#RCC_APB1LPENR_UART7LPEN
 ((
uöt32_t
)0x40000000)

	)

9571 
	#RCC_APB1LPENR_UART8LPEN
 ((
uöt32_t
)0x80000000)

	)

9574 
	#RCC_APB2LPENR_TIM1LPEN
 ((
uöt32_t
)0x00000001)

	)

9575 
	#RCC_APB2LPENR_TIM8LPEN
 ((
uöt32_t
)0x00000002)

	)

9576 
	#RCC_APB2LPENR_USART1LPEN
 ((
uöt32_t
)0x00000010)

	)

9577 
	#RCC_APB2LPENR_USART6LPEN
 ((
uöt32_t
)0x00000020)

	)

9578 
	#RCC_APB2LPENR_UART9LPEN
 ((
uöt32_t
)0x00000040)

	)

9579 
	#RCC_APB2LPENR_UART10LPEN
 ((
uöt32_t
)0x00000080)

	)

9580 
	#RCC_APB2LPENR_ADC1LPEN
 ((
uöt32_t
)0x00000100)

	)

9581 
	#RCC_APB2LPENR_ADC2PEN
 ((
uöt32_t
)0x00000200)

	)

9582 
	#RCC_APB2LPENR_ADC3LPEN
 ((
uöt32_t
)0x00000400)

	)

9583 
	#RCC_APB2LPENR_SDIOLPEN
 ((
uöt32_t
)0x00000800)

	)

9584 
	#RCC_APB2LPENR_SPI1LPEN
 ((
uöt32_t
)0x00001000)

	)

9585 
	#RCC_APB2LPENR_SPI4LPEN
 ((
uöt32_t
)0x00002000)

	)

9586 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
uöt32_t
)0x00004000)

	)

9587 
	#RCC_APB2LPENR_TIM9LPEN
 ((
uöt32_t
)0x00010000)

	)

9588 
	#RCC_APB2LPENR_TIM10LPEN
 ((
uöt32_t
)0x00020000)

	)

9589 
	#RCC_APB2LPENR_TIM11LPEN
 ((
uöt32_t
)0x00040000)

	)

9590 
	#RCC_APB2LPENR_SPI5LPEN
 ((
uöt32_t
)0x00100000)

	)

9591 
	#RCC_APB2LPENR_SPI6LPEN
 ((
uöt32_t
)0x00200000)

	)

9592 
	#RCC_APB2LPENR_SAI1LPEN
 ((
uöt32_t
)0x00400000)

	)

9593 #i‡
	`deföed
(
STM32F446xx
)

9594 
	#RCC_APB2LPENR_SAI2LPEN
 ((
uöt32_t
)0x00800000)

	)

9596 
	#RCC_APB2LPENR_LTDCLPEN
 ((
uöt32_t
)0x04000000)

	)

9597 #i‡
	`deföed
(
STM32F469_479xx
)

9598 
	#RCC_APB2LPENR_DSILPEN
 ((
uöt32_t
)0x08000000)

	)

9600 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9601 
	#RCC_APB2LPENR_DFSDM1LPEN
 ((
uöt32_t
)0x01000000)

	)

9603 #i‡
	`deföed
(
STM32F413_423xx
)

9604 
	#RCC_APB2LPENR_DFSDM2LPEN
 ((
uöt32_t
)0x02000000)

	)

9608 
	#RCC_BDCR_LSEON
 ((
uöt32_t
)0x00000001)

	)

9609 
	#RCC_BDCR_LSERDY
 ((
uöt32_t
)0x00000002)

	)

9610 
	#RCC_BDCR_LSEBYP
 ((
uöt32_t
)0x00000004)

	)

9611 
	#RCC_BDCR_LSEMOD
 ((
uöt32_t
)0x00000008)

	)

9613 
	#RCC_BDCR_RTCSEL
 ((
uöt32_t
)0x00000300)

	)

9614 
	#RCC_BDCR_RTCSEL_0
 ((
uöt32_t
)0x00000100)

	)

9615 
	#RCC_BDCR_RTCSEL_1
 ((
uöt32_t
)0x00000200)

	)

9617 
	#RCC_BDCR_RTCEN
 ((
uöt32_t
)0x00008000)

	)

9618 
	#RCC_BDCR_BDRST
 ((
uöt32_t
)0x00010000)

	)

9621 
	#RCC_CSR_LSION
 ((
uöt32_t
)0x00000001)

	)

9622 
	#RCC_CSR_LSIRDY
 ((
uöt32_t
)0x00000002)

	)

9623 
	#RCC_CSR_RMVF
 ((
uöt32_t
)0x01000000)

	)

9624 
	#RCC_CSR_BORRSTF
 ((
uöt32_t
)0x02000000)

	)

9625 
	#RCC_CSR_PADRSTF
 ((
uöt32_t
)0x04000000)

	)

9626 
	#RCC_CSR_PORRSTF
 ((
uöt32_t
)0x08000000)

	)

9627 
	#RCC_CSR_SFTRSTF
 ((
uöt32_t
)0x10000000)

	)

9628 
	#RCC_CSR_WDGRSTF
 ((
uöt32_t
)0x20000000)

	)

9629 
	#RCC_CSR_WWDGRSTF
 ((
uöt32_t
)0x40000000)

	)

9630 
	#RCC_CSR_LPWRRSTF
 ((
uöt32_t
)0x80000000)

	)

9633 
	#RCC_SSCGR_MODPER
 ((
uöt32_t
)0x00001FFF)

	)

9634 
	#RCC_SSCGR_INCSTEP
 ((
uöt32_t
)0x0FFFE000)

	)

9635 
	#RCC_SSCGR_SPREADSEL
 ((
uöt32_t
)0x40000000)

	)

9636 
	#RCC_SSCGR_SSCGEN
 ((
uöt32_t
)0x80000000)

	)

9639 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
uöt32_t
)0x0000003F)

	)

9640 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
uöt32_t
)0x00000001)

	)

9641 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
uöt32_t
)0x00000002)

	)

9642 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
uöt32_t
)0x00000004)

	)

9643 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
uöt32_t
)0x00000008)

	)

9644 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
uöt32_t
)0x00000010)

	)

9645 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
uöt32_t
)0x00000020)

	)

9647 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
uöt32_t
)0x00007FC0)

	)

9648 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
uöt32_t
)0x00000040)

	)

9649 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
uöt32_t
)0x00000080)

	)

9650 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
uöt32_t
)0x00000100)

	)

9651 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
uöt32_t
)0x00000200)

	)

9652 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
uöt32_t
)0x00000400)

	)

9653 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
uöt32_t
)0x00000800)

	)

9654 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
uöt32_t
)0x00001000)

	)

9655 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
uöt32_t
)0x00002000)

	)

9656 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
uöt32_t
)0x00004000)

	)

9658 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9659 
	#RCC_PLLI2SCFGR_PLLI2SSRC
 ((
uöt32_t
)0x00400000)

	)

9662 #i‡
	`deföed
(
STM32F446xx
)

9663 
	#RCC_PLLI2SCFGR_PLLI2SP
 ((
uöt32_t
)0x00030000)

	)

9664 
	#RCC_PLLI2SCFGR_PLLI2SP_0
 ((
uöt32_t
)0x00010000)

	)

9665 
	#RCC_PLLI2SCFGR_PLLI2SP_1
 ((
uöt32_t
)0x00020000)

	)

9668 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
uöt32_t
)0x0F000000)

	)

9669 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
uöt32_t
)0x01000000)

	)

9670 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
uöt32_t
)0x02000000)

	)

9671 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
uöt32_t
)0x04000000)

	)

9672 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
uöt32_t
)0x08000000)

	)

9674 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
uöt32_t
)0x70000000)

	)

9675 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
uöt32_t
)0x10000000)

	)

9676 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
uöt32_t
)0x20000000)

	)

9677 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
uöt32_t
)0x40000000)

	)

9680 #i‡
	`deföed
(
STM32F446xx
)

9681 
	#RCC_PLLSAICFGR_PLLSAIM
 ((
uöt32_t
)0x0000003F)

	)

9682 
	#RCC_PLLSAICFGR_PLLSAIM_0
 ((
uöt32_t
)0x00000001)

	)

9683 
	#RCC_PLLSAICFGR_PLLSAIM_1
 ((
uöt32_t
)0x00000002)

	)

9684 
	#RCC_PLLSAICFGR_PLLSAIM_2
 ((
uöt32_t
)0x00000004)

	)

9685 
	#RCC_PLLSAICFGR_PLLSAIM_3
 ((
uöt32_t
)0x00000008)

	)

9686 
	#RCC_PLLSAICFGR_PLLSAIM_4
 ((
uöt32_t
)0x00000010)

	)

9687 
	#RCC_PLLSAICFGR_PLLSAIM_5
 ((
uöt32_t
)0x00000020)

	)

9690 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
uöt32_t
)0x00007FC0)

	)

9691 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
uöt32_t
)0x00000040)

	)

9692 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
uöt32_t
)0x00000080)

	)

9693 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
uöt32_t
)0x00000100)

	)

9694 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
uöt32_t
)0x00000200)

	)

9695 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
uöt32_t
)0x00000400)

	)

9696 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
uöt32_t
)0x00000800)

	)

9697 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
uöt32_t
)0x00001000)

	)

9698 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
uöt32_t
)0x00002000)

	)

9699 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
uöt32_t
)0x00004000)

	)

9701 #i‡
	`deföed
(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

9702 
	#RCC_PLLSAICFGR_PLLSAIP
 ((
uöt32_t
)0x00030000)

	)

9703 
	#RCC_PLLSAICFGR_PLLSAIP_0
 ((
uöt32_t
)0x00010000)

	)

9704 
	#RCC_PLLSAICFGR_PLLSAIP_1
 ((
uöt32_t
)0x00020000)

	)

9707 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
uöt32_t
)0x0F000000)

	)

9708 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
uöt32_t
)0x01000000)

	)

9709 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
uöt32_t
)0x02000000)

	)

9710 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
uöt32_t
)0x04000000)

	)

9711 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
uöt32_t
)0x08000000)

	)

9713 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
uöt32_t
)0x70000000)

	)

9714 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
uöt32_t
)0x10000000)

	)

9715 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
uöt32_t
)0x20000000)

	)

9716 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
uöt32_t
)0x40000000)

	)

9719 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
uöt32_t
)0x0000001F)

	)

9720 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
uöt32_t
)0x00001F00)

	)

9721 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
uöt32_t
)0x00030000)

	)

9723 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9724 
	#RCC_DCKCFGR_CKDFSDM1SEL
 ((
uöt32_t
)0x80000000)

	)

9725 
	#RCC_DCKCFGR_CKDFSDM1ASEL
 ((
uöt32_t
)0x00008000)

	)

9728 #i‡
	`deföed
(
STM32F413_423xx
)

9729 
	#RCC_DCKCFGR_PLLI2SDIVR
 ((
uöt32_t
)0x0000001F)

	)

9730 
	#RCC_DCKCFGR_PLLI2SDIVR_0
 ((
uöt32_t
)0x00000001)

	)

9731 
	#RCC_DCKCFGR_PLLI2SDIVR_1
 ((
uöt32_t
)0x00000002)

	)

9732 
	#RCC_DCKCFGR_PLLI2SDIVR_2
 ((
uöt32_t
)0x00000004)

	)

9733 
	#RCC_DCKCFGR_PLLI2SDIVR_3
 ((
uöt32_t
)0x00000008)

	)

9734 
	#RCC_DCKCFGR_PLLI2SDIVR_4
 ((
uöt32_t
)0x00000010)

	)

9736 
	#RCC_DCKCFGR_PLLDIVR
 ((
uöt32_t
)0x00001F00)

	)

9737 
	#RCC_DCKCFGR_PLLDIVR_0
 ((
uöt32_t
)0x00000100)

	)

9738 
	#RCC_DCKCFGR_PLLDIVR_1
 ((
uöt32_t
)0x00000200)

	)

9739 
	#RCC_DCKCFGR_PLLDIVR_2
 ((
uöt32_t
)0x00000400)

	)

9740 
	#RCC_DCKCFGR_PLLDIVR_3
 ((
uöt32_t
)0x00000800)

	)

9741 
	#RCC_DCKCFGR_PLLDIVR_4
 ((
uöt32_t
)0x00001000)

	)

9742 
	#RCC_DCKCFGR_CKDFSDM2ASEL
 ((
uöt32_t
)0x00004000)

	)

9745 
	#RCC_DCKCFGR_SAI1ASRC
 ((
uöt32_t
)0x00300000)

	)

9746 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
uöt32_t
)0x00100000)

	)

9747 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
uöt32_t
)0x00200000)

	)

9748 #i‡
	`deföed
(
STM32F446xx
)

9749 
	#RCC_DCKCFGR_SAI1SRC
 ((
uöt32_t
)0x00300000)

	)

9750 
	#RCC_DCKCFGR_SAI1SRC_0
 ((
uöt32_t
)0x00100000)

	)

9751 
	#RCC_DCKCFGR_SAI1SRC_1
 ((
uöt32_t
)0x00200000)

	)

9754 
	#RCC_DCKCFGR_SAI1BSRC
 ((
uöt32_t
)0x00C00000)

	)

9755 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
uöt32_t
)0x00400000)

	)

9756 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
uöt32_t
)0x00800000)

	)

9757 #i‡
	`deföed
(
STM32F446xx
)

9758 
	#RCC_DCKCFGR_SAI2SRC
 ((
uöt32_t
)0x00C00000)

	)

9759 
	#RCC_DCKCFGR_SAI2SRC_0
 ((
uöt32_t
)0x00400000)

	)

9760 
	#RCC_DCKCFGR_SAI2SRC_1
 ((
uöt32_t
)0x00800000)

	)

9763 
	#RCC_DCKCFGR_TIMPRE
 ((
uöt32_t
)0x01000000)

	)

9764 #i‡
	`deföed
(
STM32F469_479xx
)

9765 
	#RCC_DCKCFGR_CK48MSEL
 ((
uöt32_t
)0x08000000)

	)

9766 
	#RCC_DCKCFGR_SDIOSEL
 ((
uöt32_t
)0x10000000)

	)

9767 
	#RCC_DCKCFGR_DSISEL
 ((
uöt32_t
)0x20000000)

	)

9770 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

9771 
	#RCC_DCKCFGR_I2S1SRC
 ((
uöt32_t
)0x06000000)

	)

9772 
	#RCC_DCKCFGR_I2S1SRC_0
 ((
uöt32_t
)0x02000000)

	)

9773 
	#RCC_DCKCFGR_I2S1SRC_1
 ((
uöt32_t
)0x04000000)

	)

9774 
	#RCC_DCKCFGR_I2S2SRC
 ((
uöt32_t
)0x18000000)

	)

9775 
	#RCC_DCKCFGR_I2S2SRC_0
 ((
uöt32_t
)0x08000000)

	)

9776 
	#RCC_DCKCFGR_I2S2SRC_1
 ((
uöt32_t
)0x10000000)

	)

9779 
	#RCC_CKGATENR_AHB2APB1_CKEN
 ((
uöt32_t
)0x00000001)

	)

9780 
	#RCC_CKGATENR_AHB2APB2_CKEN
 ((
uöt32_t
)0x00000002)

	)

9781 
	#RCC_CKGATENR_CM4DBG_CKEN
 ((
uöt32_t
)0x00000004)

	)

9782 
	#RCC_CKGATENR_SPARE_CKEN
 ((
uöt32_t
)0x00000008)

	)

9783 
	#RCC_CKGATENR_SRAM_CKEN
 ((
uöt32_t
)0x00000010)

	)

9784 
	#RCC_CKGATENR_FLITF_CKEN
 ((
uöt32_t
)0x00000020)

	)

9785 
	#RCC_CKGATENR_RCC_CKEN
 ((
uöt32_t
)0x00000040)

	)

9786 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

9787 
	#RCC_CKGATENR_RCC_EVTCTL
 ((
uöt32_t
)0x00000080)

	)

9791 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
uöt32_t
)0x00C00000)

	)

9792 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
uöt32_t
)0x00400000)

	)

9793 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
uöt32_t
)0x00800000)

	)

9794 
	#RCC_DCKCFGR2_CECSEL
 ((
uöt32_t
)0x04000000)

	)

9795 
	#RCC_DCKCFGR2_CK48MSEL
 ((
uöt32_t
)0x08000000)

	)

9796 
	#RCC_DCKCFGR2_SDIOSEL
 ((
uöt32_t
)0x10000000)

	)

9797 #i‡
	`deföed
(
STM32F446xx
)

9798 
	#RCC_DCKCFGR2_SPDIFRXSEL
 ((
uöt32_t
)0x20000000)

	)

9800 #i‡
	`deföed
(
STM32F413_423xx
)

9801 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
uöt32_t
)0xC0000000)

	)

9802 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
uöt32_t
)0x40000000)

	)

9803 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
uöt32_t
)0x80000000)

	)

9807 #i‡
	`deföed
(
STM32F410xx
)

9808 
	#RCC_DCKCFGR_I2SSRC
 ((
uöt32_t
)0x06000000)

	)

9809 
	#RCC_DCKCFGR_I2SSRC_0
 ((
uöt32_t
)0x02000000)

	)

9810 
	#RCC_DCKCFGR_I2SSRC_1
 ((
uöt32_t
)0x04000000)

	)

9813 #i‡
	`deföed
(
STM32F410xx
)

9815 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
uöt32_t
)0x00C00000)

	)

9816 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
uöt32_t
)0x00400000)

	)

9817 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
uöt32_t
)0x00800000)

	)

9818 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
uöt32_t
)0xC0000000)

	)

9819 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
uöt32_t
)0x40000000)

	)

9820 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
uöt32_t
)0x80000000)

	)

9828 
	#RNG_CR_RNGEN
 ((
uöt32_t
)0x00000004)

	)

9829 
	#RNG_CR_IE
 ((
uöt32_t
)0x00000008)

	)

9832 
	#RNG_SR_DRDY
 ((
uöt32_t
)0x00000001)

	)

9833 
	#RNG_SR_CECS
 ((
uöt32_t
)0x00000002)

	)

9834 
	#RNG_SR_SECS
 ((
uöt32_t
)0x00000004)

	)

9835 
	#RNG_SR_CEIS
 ((
uöt32_t
)0x00000020)

	)

9836 
	#RNG_SR_SEIS
 ((
uöt32_t
)0x00000040)

	)

9844 
	#RTC_TR_PM
 ((
uöt32_t
)0x00400000)

	)

9845 
	#RTC_TR_HT
 ((
uöt32_t
)0x00300000)

	)

9846 
	#RTC_TR_HT_0
 ((
uöt32_t
)0x00100000)

	)

9847 
	#RTC_TR_HT_1
 ((
uöt32_t
)0x00200000)

	)

9848 
	#RTC_TR_HU
 ((
uöt32_t
)0x000F0000)

	)

9849 
	#RTC_TR_HU_0
 ((
uöt32_t
)0x00010000)

	)

9850 
	#RTC_TR_HU_1
 ((
uöt32_t
)0x00020000)

	)

9851 
	#RTC_TR_HU_2
 ((
uöt32_t
)0x00040000)

	)

9852 
	#RTC_TR_HU_3
 ((
uöt32_t
)0x00080000)

	)

9853 
	#RTC_TR_MNT
 ((
uöt32_t
)0x00007000)

	)

9854 
	#RTC_TR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

9855 
	#RTC_TR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

9856 
	#RTC_TR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

9857 
	#RTC_TR_MNU
 ((
uöt32_t
)0x00000F00)

	)

9858 
	#RTC_TR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

9859 
	#RTC_TR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

9860 
	#RTC_TR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

9861 
	#RTC_TR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

9862 
	#RTC_TR_ST
 ((
uöt32_t
)0x00000070)

	)

9863 
	#RTC_TR_ST_0
 ((
uöt32_t
)0x00000010)

	)

9864 
	#RTC_TR_ST_1
 ((
uöt32_t
)0x00000020)

	)

9865 
	#RTC_TR_ST_2
 ((
uöt32_t
)0x00000040)

	)

9866 
	#RTC_TR_SU
 ((
uöt32_t
)0x0000000F)

	)

9867 
	#RTC_TR_SU_0
 ((
uöt32_t
)0x00000001)

	)

9868 
	#RTC_TR_SU_1
 ((
uöt32_t
)0x00000002)

	)

9869 
	#RTC_TR_SU_2
 ((
uöt32_t
)0x00000004)

	)

9870 
	#RTC_TR_SU_3
 ((
uöt32_t
)0x00000008)

	)

9873 
	#RTC_DR_YT
 ((
uöt32_t
)0x00F00000)

	)

9874 
	#RTC_DR_YT_0
 ((
uöt32_t
)0x00100000)

	)

9875 
	#RTC_DR_YT_1
 ((
uöt32_t
)0x00200000)

	)

9876 
	#RTC_DR_YT_2
 ((
uöt32_t
)0x00400000)

	)

9877 
	#RTC_DR_YT_3
 ((
uöt32_t
)0x00800000)

	)

9878 
	#RTC_DR_YU
 ((
uöt32_t
)0x000F0000)

	)

9879 
	#RTC_DR_YU_0
 ((
uöt32_t
)0x00010000)

	)

9880 
	#RTC_DR_YU_1
 ((
uöt32_t
)0x00020000)

	)

9881 
	#RTC_DR_YU_2
 ((
uöt32_t
)0x00040000)

	)

9882 
	#RTC_DR_YU_3
 ((
uöt32_t
)0x00080000)

	)

9883 
	#RTC_DR_WDU
 ((
uöt32_t
)0x0000E000)

	)

9884 
	#RTC_DR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

9885 
	#RTC_DR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

9886 
	#RTC_DR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

9887 
	#RTC_DR_MT
 ((
uöt32_t
)0x00001000)

	)

9888 
	#RTC_DR_MU
 ((
uöt32_t
)0x00000F00)

	)

9889 
	#RTC_DR_MU_0
 ((
uöt32_t
)0x00000100)

	)

9890 
	#RTC_DR_MU_1
 ((
uöt32_t
)0x00000200)

	)

9891 
	#RTC_DR_MU_2
 ((
uöt32_t
)0x00000400)

	)

9892 
	#RTC_DR_MU_3
 ((
uöt32_t
)0x00000800)

	)

9893 
	#RTC_DR_DT
 ((
uöt32_t
)0x00000030)

	)

9894 
	#RTC_DR_DT_0
 ((
uöt32_t
)0x00000010)

	)

9895 
	#RTC_DR_DT_1
 ((
uöt32_t
)0x00000020)

	)

9896 
	#RTC_DR_DU
 ((
uöt32_t
)0x0000000F)

	)

9897 
	#RTC_DR_DU_0
 ((
uöt32_t
)0x00000001)

	)

9898 
	#RTC_DR_DU_1
 ((
uöt32_t
)0x00000002)

	)

9899 
	#RTC_DR_DU_2
 ((
uöt32_t
)0x00000004)

	)

9900 
	#RTC_DR_DU_3
 ((
uöt32_t
)0x00000008)

	)

9903 
	#RTC_CR_COE
 ((
uöt32_t
)0x00800000)

	)

9904 
	#RTC_CR_OSEL
 ((
uöt32_t
)0x00600000)

	)

9905 
	#RTC_CR_OSEL_0
 ((
uöt32_t
)0x00200000)

	)

9906 
	#RTC_CR_OSEL_1
 ((
uöt32_t
)0x00400000)

	)

9907 
	#RTC_CR_POL
 ((
uöt32_t
)0x00100000)

	)

9908 
	#RTC_CR_COSEL
 ((
uöt32_t
)0x00080000)

	)

9909 
	#RTC_CR_BCK
 ((
uöt32_t
)0x00040000)

	)

9910 
	#RTC_CR_SUB1H
 ((
uöt32_t
)0x00020000)

	)

9911 
	#RTC_CR_ADD1H
 ((
uöt32_t
)0x00010000)

	)

9912 
	#RTC_CR_TSIE
 ((
uöt32_t
)0x00008000)

	)

9913 
	#RTC_CR_WUTIE
 ((
uöt32_t
)0x00004000)

	)

9914 
	#RTC_CR_ALRBIE
 ((
uöt32_t
)0x00002000)

	)

9915 
	#RTC_CR_ALRAIE
 ((
uöt32_t
)0x00001000)

	)

9916 
	#RTC_CR_TSE
 ((
uöt32_t
)0x00000800)

	)

9917 
	#RTC_CR_WUTE
 ((
uöt32_t
)0x00000400)

	)

9918 
	#RTC_CR_ALRBE
 ((
uöt32_t
)0x00000200)

	)

9919 
	#RTC_CR_ALRAE
 ((
uöt32_t
)0x00000100)

	)

9920 
	#RTC_CR_DCE
 ((
uöt32_t
)0x00000080)

	)

9921 
	#RTC_CR_FMT
 ((
uöt32_t
)0x00000040)

	)

9922 
	#RTC_CR_BYPSHAD
 ((
uöt32_t
)0x00000020)

	)

9923 
	#RTC_CR_REFCKON
 ((
uöt32_t
)0x00000010)

	)

9924 
	#RTC_CR_TSEDGE
 ((
uöt32_t
)0x00000008)

	)

9925 
	#RTC_CR_WUCKSEL
 ((
uöt32_t
)0x00000007)

	)

9926 
	#RTC_CR_WUCKSEL_0
 ((
uöt32_t
)0x00000001)

	)

9927 
	#RTC_CR_WUCKSEL_1
 ((
uöt32_t
)0x00000002)

	)

9928 
	#RTC_CR_WUCKSEL_2
 ((
uöt32_t
)0x00000004)

	)

9931 
	#RTC_ISR_RECALPF
 ((
uöt32_t
)0x00010000)

	)

9932 
	#RTC_ISR_TAMP1F
 ((
uöt32_t
)0x00002000)

	)

9933 
	#RTC_ISR_TAMP2F
 ((
uöt32_t
)0x00004000)

	)

9934 
	#RTC_ISR_TSOVF
 ((
uöt32_t
)0x00001000)

	)

9935 
	#RTC_ISR_TSF
 ((
uöt32_t
)0x00000800)

	)

9936 
	#RTC_ISR_WUTF
 ((
uöt32_t
)0x00000400)

	)

9937 
	#RTC_ISR_ALRBF
 ((
uöt32_t
)0x00000200)

	)

9938 
	#RTC_ISR_ALRAF
 ((
uöt32_t
)0x00000100)

	)

9939 
	#RTC_ISR_INIT
 ((
uöt32_t
)0x00000080)

	)

9940 
	#RTC_ISR_INITF
 ((
uöt32_t
)0x00000040)

	)

9941 
	#RTC_ISR_RSF
 ((
uöt32_t
)0x00000020)

	)

9942 
	#RTC_ISR_INITS
 ((
uöt32_t
)0x00000010)

	)

9943 
	#RTC_ISR_SHPF
 ((
uöt32_t
)0x00000008)

	)

9944 
	#RTC_ISR_WUTWF
 ((
uöt32_t
)0x00000004)

	)

9945 
	#RTC_ISR_ALRBWF
 ((
uöt32_t
)0x00000002)

	)

9946 
	#RTC_ISR_ALRAWF
 ((
uöt32_t
)0x00000001)

	)

9949 
	#RTC_PRER_PREDIV_A
 ((
uöt32_t
)0x007F0000)

	)

9950 
	#RTC_PRER_PREDIV_S
 ((
uöt32_t
)0x00001FFF)

	)

9953 
	#RTC_WUTR_WUT
 ((
uöt32_t
)0x0000FFFF)

	)

9956 
	#RTC_CALIBR_DCS
 ((
uöt32_t
)0x00000080)

	)

9957 
	#RTC_CALIBR_DC
 ((
uöt32_t
)0x0000001F)

	)

9960 
	#RTC_ALRMAR_MSK4
 ((
uöt32_t
)0x80000000)

	)

9961 
	#RTC_ALRMAR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

9962 
	#RTC_ALRMAR_DT
 ((
uöt32_t
)0x30000000)

	)

9963 
	#RTC_ALRMAR_DT_0
 ((
uöt32_t
)0x10000000)

	)

9964 
	#RTC_ALRMAR_DT_1
 ((
uöt32_t
)0x20000000)

	)

9965 
	#RTC_ALRMAR_DU
 ((
uöt32_t
)0x0F000000)

	)

9966 
	#RTC_ALRMAR_DU_0
 ((
uöt32_t
)0x01000000)

	)

9967 
	#RTC_ALRMAR_DU_1
 ((
uöt32_t
)0x02000000)

	)

9968 
	#RTC_ALRMAR_DU_2
 ((
uöt32_t
)0x04000000)

	)

9969 
	#RTC_ALRMAR_DU_3
 ((
uöt32_t
)0x08000000)

	)

9970 
	#RTC_ALRMAR_MSK3
 ((
uöt32_t
)0x00800000)

	)

9971 
	#RTC_ALRMAR_PM
 ((
uöt32_t
)0x00400000)

	)

9972 
	#RTC_ALRMAR_HT
 ((
uöt32_t
)0x00300000)

	)

9973 
	#RTC_ALRMAR_HT_0
 ((
uöt32_t
)0x00100000)

	)

9974 
	#RTC_ALRMAR_HT_1
 ((
uöt32_t
)0x00200000)

	)

9975 
	#RTC_ALRMAR_HU
 ((
uöt32_t
)0x000F0000)

	)

9976 
	#RTC_ALRMAR_HU_0
 ((
uöt32_t
)0x00010000)

	)

9977 
	#RTC_ALRMAR_HU_1
 ((
uöt32_t
)0x00020000)

	)

9978 
	#RTC_ALRMAR_HU_2
 ((
uöt32_t
)0x00040000)

	)

9979 
	#RTC_ALRMAR_HU_3
 ((
uöt32_t
)0x00080000)

	)

9980 
	#RTC_ALRMAR_MSK2
 ((
uöt32_t
)0x00008000)

	)

9981 
	#RTC_ALRMAR_MNT
 ((
uöt32_t
)0x00007000)

	)

9982 
	#RTC_ALRMAR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

9983 
	#RTC_ALRMAR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

9984 
	#RTC_ALRMAR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

9985 
	#RTC_ALRMAR_MNU
 ((
uöt32_t
)0x00000F00)

	)

9986 
	#RTC_ALRMAR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

9987 
	#RTC_ALRMAR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

9988 
	#RTC_ALRMAR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

9989 
	#RTC_ALRMAR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

9990 
	#RTC_ALRMAR_MSK1
 ((
uöt32_t
)0x00000080)

	)

9991 
	#RTC_ALRMAR_ST
 ((
uöt32_t
)0x00000070)

	)

9992 
	#RTC_ALRMAR_ST_0
 ((
uöt32_t
)0x00000010)

	)

9993 
	#RTC_ALRMAR_ST_1
 ((
uöt32_t
)0x00000020)

	)

9994 
	#RTC_ALRMAR_ST_2
 ((
uöt32_t
)0x00000040)

	)

9995 
	#RTC_ALRMAR_SU
 ((
uöt32_t
)0x0000000F)

	)

9996 
	#RTC_ALRMAR_SU_0
 ((
uöt32_t
)0x00000001)

	)

9997 
	#RTC_ALRMAR_SU_1
 ((
uöt32_t
)0x00000002)

	)

9998 
	#RTC_ALRMAR_SU_2
 ((
uöt32_t
)0x00000004)

	)

9999 
	#RTC_ALRMAR_SU_3
 ((
uöt32_t
)0x00000008)

	)

10002 
	#RTC_ALRMBR_MSK4
 ((
uöt32_t
)0x80000000)

	)

10003 
	#RTC_ALRMBR_WDSEL
 ((
uöt32_t
)0x40000000)

	)

10004 
	#RTC_ALRMBR_DT
 ((
uöt32_t
)0x30000000)

	)

10005 
	#RTC_ALRMBR_DT_0
 ((
uöt32_t
)0x10000000)

	)

10006 
	#RTC_ALRMBR_DT_1
 ((
uöt32_t
)0x20000000)

	)

10007 
	#RTC_ALRMBR_DU
 ((
uöt32_t
)0x0F000000)

	)

10008 
	#RTC_ALRMBR_DU_0
 ((
uöt32_t
)0x01000000)

	)

10009 
	#RTC_ALRMBR_DU_1
 ((
uöt32_t
)0x02000000)

	)

10010 
	#RTC_ALRMBR_DU_2
 ((
uöt32_t
)0x04000000)

	)

10011 
	#RTC_ALRMBR_DU_3
 ((
uöt32_t
)0x08000000)

	)

10012 
	#RTC_ALRMBR_MSK3
 ((
uöt32_t
)0x00800000)

	)

10013 
	#RTC_ALRMBR_PM
 ((
uöt32_t
)0x00400000)

	)

10014 
	#RTC_ALRMBR_HT
 ((
uöt32_t
)0x00300000)

	)

10015 
	#RTC_ALRMBR_HT_0
 ((
uöt32_t
)0x00100000)

	)

10016 
	#RTC_ALRMBR_HT_1
 ((
uöt32_t
)0x00200000)

	)

10017 
	#RTC_ALRMBR_HU
 ((
uöt32_t
)0x000F0000)

	)

10018 
	#RTC_ALRMBR_HU_0
 ((
uöt32_t
)0x00010000)

	)

10019 
	#RTC_ALRMBR_HU_1
 ((
uöt32_t
)0x00020000)

	)

10020 
	#RTC_ALRMBR_HU_2
 ((
uöt32_t
)0x00040000)

	)

10021 
	#RTC_ALRMBR_HU_3
 ((
uöt32_t
)0x00080000)

	)

10022 
	#RTC_ALRMBR_MSK2
 ((
uöt32_t
)0x00008000)

	)

10023 
	#RTC_ALRMBR_MNT
 ((
uöt32_t
)0x00007000)

	)

10024 
	#RTC_ALRMBR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

10025 
	#RTC_ALRMBR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

10026 
	#RTC_ALRMBR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

10027 
	#RTC_ALRMBR_MNU
 ((
uöt32_t
)0x00000F00)

	)

10028 
	#RTC_ALRMBR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

10029 
	#RTC_ALRMBR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

10030 
	#RTC_ALRMBR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

10031 
	#RTC_ALRMBR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

10032 
	#RTC_ALRMBR_MSK1
 ((
uöt32_t
)0x00000080)

	)

10033 
	#RTC_ALRMBR_ST
 ((
uöt32_t
)0x00000070)

	)

10034 
	#RTC_ALRMBR_ST_0
 ((
uöt32_t
)0x00000010)

	)

10035 
	#RTC_ALRMBR_ST_1
 ((
uöt32_t
)0x00000020)

	)

10036 
	#RTC_ALRMBR_ST_2
 ((
uöt32_t
)0x00000040)

	)

10037 
	#RTC_ALRMBR_SU
 ((
uöt32_t
)0x0000000F)

	)

10038 
	#RTC_ALRMBR_SU_0
 ((
uöt32_t
)0x00000001)

	)

10039 
	#RTC_ALRMBR_SU_1
 ((
uöt32_t
)0x00000002)

	)

10040 
	#RTC_ALRMBR_SU_2
 ((
uöt32_t
)0x00000004)

	)

10041 
	#RTC_ALRMBR_SU_3
 ((
uöt32_t
)0x00000008)

	)

10044 
	#RTC_WPR_KEY
 ((
uöt32_t
)0x000000FF)

	)

10047 
	#RTC_SSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

10050 
	#RTC_SHIFTR_SUBFS
 ((
uöt32_t
)0x00007FFF)

	)

10051 
	#RTC_SHIFTR_ADD1S
 ((
uöt32_t
)0x80000000)

	)

10054 
	#RTC_TSTR_PM
 ((
uöt32_t
)0x00400000)

	)

10055 
	#RTC_TSTR_HT
 ((
uöt32_t
)0x00300000)

	)

10056 
	#RTC_TSTR_HT_0
 ((
uöt32_t
)0x00100000)

	)

10057 
	#RTC_TSTR_HT_1
 ((
uöt32_t
)0x00200000)

	)

10058 
	#RTC_TSTR_HU
 ((
uöt32_t
)0x000F0000)

	)

10059 
	#RTC_TSTR_HU_0
 ((
uöt32_t
)0x00010000)

	)

10060 
	#RTC_TSTR_HU_1
 ((
uöt32_t
)0x00020000)

	)

10061 
	#RTC_TSTR_HU_2
 ((
uöt32_t
)0x00040000)

	)

10062 
	#RTC_TSTR_HU_3
 ((
uöt32_t
)0x00080000)

	)

10063 
	#RTC_TSTR_MNT
 ((
uöt32_t
)0x00007000)

	)

10064 
	#RTC_TSTR_MNT_0
 ((
uöt32_t
)0x00001000)

	)

10065 
	#RTC_TSTR_MNT_1
 ((
uöt32_t
)0x00002000)

	)

10066 
	#RTC_TSTR_MNT_2
 ((
uöt32_t
)0x00004000)

	)

10067 
	#RTC_TSTR_MNU
 ((
uöt32_t
)0x00000F00)

	)

10068 
	#RTC_TSTR_MNU_0
 ((
uöt32_t
)0x00000100)

	)

10069 
	#RTC_TSTR_MNU_1
 ((
uöt32_t
)0x00000200)

	)

10070 
	#RTC_TSTR_MNU_2
 ((
uöt32_t
)0x00000400)

	)

10071 
	#RTC_TSTR_MNU_3
 ((
uöt32_t
)0x00000800)

	)

10072 
	#RTC_TSTR_ST
 ((
uöt32_t
)0x00000070)

	)

10073 
	#RTC_TSTR_ST_0
 ((
uöt32_t
)0x00000010)

	)

10074 
	#RTC_TSTR_ST_1
 ((
uöt32_t
)0x00000020)

	)

10075 
	#RTC_TSTR_ST_2
 ((
uöt32_t
)0x00000040)

	)

10076 
	#RTC_TSTR_SU
 ((
uöt32_t
)0x0000000F)

	)

10077 
	#RTC_TSTR_SU_0
 ((
uöt32_t
)0x00000001)

	)

10078 
	#RTC_TSTR_SU_1
 ((
uöt32_t
)0x00000002)

	)

10079 
	#RTC_TSTR_SU_2
 ((
uöt32_t
)0x00000004)

	)

10080 
	#RTC_TSTR_SU_3
 ((
uöt32_t
)0x00000008)

	)

10083 
	#RTC_TSDR_WDU
 ((
uöt32_t
)0x0000E000)

	)

10084 
	#RTC_TSDR_WDU_0
 ((
uöt32_t
)0x00002000)

	)

10085 
	#RTC_TSDR_WDU_1
 ((
uöt32_t
)0x00004000)

	)

10086 
	#RTC_TSDR_WDU_2
 ((
uöt32_t
)0x00008000)

	)

10087 
	#RTC_TSDR_MT
 ((
uöt32_t
)0x00001000)

	)

10088 
	#RTC_TSDR_MU
 ((
uöt32_t
)0x00000F00)

	)

10089 
	#RTC_TSDR_MU_0
 ((
uöt32_t
)0x00000100)

	)

10090 
	#RTC_TSDR_MU_1
 ((
uöt32_t
)0x00000200)

	)

10091 
	#RTC_TSDR_MU_2
 ((
uöt32_t
)0x00000400)

	)

10092 
	#RTC_TSDR_MU_3
 ((
uöt32_t
)0x00000800)

	)

10093 
	#RTC_TSDR_DT
 ((
uöt32_t
)0x00000030)

	)

10094 
	#RTC_TSDR_DT_0
 ((
uöt32_t
)0x00000010)

	)

10095 
	#RTC_TSDR_DT_1
 ((
uöt32_t
)0x00000020)

	)

10096 
	#RTC_TSDR_DU
 ((
uöt32_t
)0x0000000F)

	)

10097 
	#RTC_TSDR_DU_0
 ((
uöt32_t
)0x00000001)

	)

10098 
	#RTC_TSDR_DU_1
 ((
uöt32_t
)0x00000002)

	)

10099 
	#RTC_TSDR_DU_2
 ((
uöt32_t
)0x00000004)

	)

10100 
	#RTC_TSDR_DU_3
 ((
uöt32_t
)0x00000008)

	)

10103 
	#RTC_TSSSR_SS
 ((
uöt32_t
)0x0000FFFF)

	)

10106 
	#RTC_CALR_CALP
 ((
uöt32_t
)0x00008000)

	)

10107 
	#RTC_CALR_CALW8
 ((
uöt32_t
)0x00004000)

	)

10108 
	#RTC_CALR_CALW16
 ((
uöt32_t
)0x00002000)

	)

10109 
	#RTC_CALR_CALM
 ((
uöt32_t
)0x000001FF)

	)

10110 
	#RTC_CALR_CALM_0
 ((
uöt32_t
)0x00000001)

	)

10111 
	#RTC_CALR_CALM_1
 ((
uöt32_t
)0x00000002)

	)

10112 
	#RTC_CALR_CALM_2
 ((
uöt32_t
)0x00000004)

	)

10113 
	#RTC_CALR_CALM_3
 ((
uöt32_t
)0x00000008)

	)

10114 
	#RTC_CALR_CALM_4
 ((
uöt32_t
)0x00000010)

	)

10115 
	#RTC_CALR_CALM_5
 ((
uöt32_t
)0x00000020)

	)

10116 
	#RTC_CALR_CALM_6
 ((
uöt32_t
)0x00000040)

	)

10117 
	#RTC_CALR_CALM_7
 ((
uöt32_t
)0x00000080)

	)

10118 
	#RTC_CALR_CALM_8
 ((
uöt32_t
)0x00000100)

	)

10121 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
uöt32_t
)0x00040000)

	)

10122 
	#RTC_TAFCR_TSINSEL
 ((
uöt32_t
)0x00020000)

	)

10123 
	#RTC_TAFCR_TAMPINSEL
 ((
uöt32_t
)0x00010000)

	)

10124 
	#RTC_TAFCR_TAMPPUDIS
 ((
uöt32_t
)0x00008000)

	)

10125 
	#RTC_TAFCR_TAMPPRCH
 ((
uöt32_t
)0x00006000)

	)

10126 
	#RTC_TAFCR_TAMPPRCH_0
 ((
uöt32_t
)0x00002000)

	)

10127 
	#RTC_TAFCR_TAMPPRCH_1
 ((
uöt32_t
)0x00004000)

	)

10128 
	#RTC_TAFCR_TAMPFLT
 ((
uöt32_t
)0x00001800)

	)

10129 
	#RTC_TAFCR_TAMPFLT_0
 ((
uöt32_t
)0x00000800)

	)

10130 
	#RTC_TAFCR_TAMPFLT_1
 ((
uöt32_t
)0x00001000)

	)

10131 
	#RTC_TAFCR_TAMPFREQ
 ((
uöt32_t
)0x00000700)

	)

10132 
	#RTC_TAFCR_TAMPFREQ_0
 ((
uöt32_t
)0x00000100)

	)

10133 
	#RTC_TAFCR_TAMPFREQ_1
 ((
uöt32_t
)0x00000200)

	)

10134 
	#RTC_TAFCR_TAMPFREQ_2
 ((
uöt32_t
)0x00000400)

	)

10135 
	#RTC_TAFCR_TAMPTS
 ((
uöt32_t
)0x00000080)

	)

10136 
	#RTC_TAFCR_TAMP2TRG
 ((
uöt32_t
)0x00000010)

	)

10137 
	#RTC_TAFCR_TAMP2E
 ((
uöt32_t
)0x00000008)

	)

10138 
	#RTC_TAFCR_TAMPIE
 ((
uöt32_t
)0x00000004)

	)

10139 
	#RTC_TAFCR_TAMP1TRG
 ((
uöt32_t
)0x00000002)

	)

10140 
	#RTC_TAFCR_TAMP1E
 ((
uöt32_t
)0x00000001)

	)

10143 
	#RTC_ALRMASSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

10144 
	#RTC_ALRMASSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

10145 
	#RTC_ALRMASSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

10146 
	#RTC_ALRMASSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

10147 
	#RTC_ALRMASSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

10148 
	#RTC_ALRMASSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

10151 
	#RTC_ALRMBSSR_MASKSS
 ((
uöt32_t
)0x0F000000)

	)

10152 
	#RTC_ALRMBSSR_MASKSS_0
 ((
uöt32_t
)0x01000000)

	)

10153 
	#RTC_ALRMBSSR_MASKSS_1
 ((
uöt32_t
)0x02000000)

	)

10154 
	#RTC_ALRMBSSR_MASKSS_2
 ((
uöt32_t
)0x04000000)

	)

10155 
	#RTC_ALRMBSSR_MASKSS_3
 ((
uöt32_t
)0x08000000)

	)

10156 
	#RTC_ALRMBSSR_SS
 ((
uöt32_t
)0x00007FFF)

	)

10159 
	#RTC_BKP0R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10162 
	#RTC_BKP1R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10165 
	#RTC_BKP2R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10168 
	#RTC_BKP3R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10171 
	#RTC_BKP4R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10174 
	#RTC_BKP5R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10177 
	#RTC_BKP6R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10180 
	#RTC_BKP7R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10183 
	#RTC_BKP8R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10186 
	#RTC_BKP9R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10189 
	#RTC_BKP10R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10192 
	#RTC_BKP11R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10195 
	#RTC_BKP12R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10198 
	#RTC_BKP13R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10201 
	#RTC_BKP14R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10204 
	#RTC_BKP15R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10207 
	#RTC_BKP16R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10210 
	#RTC_BKP17R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10213 
	#RTC_BKP18R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10216 
	#RTC_BKP19R
 ((
uöt32_t
)0xFFFFFFFF)

	)

10224 
	#SAI_GCR_SYNCIN
 ((
uöt32_t
)0x00000003Ë

	)

10225 
	#SAI_GCR_SYNCIN_0
 ((
uöt32_t
)0x00000001Ë

	)

10226 
	#SAI_GCR_SYNCIN_1
 ((
uöt32_t
)0x00000002Ë

	)

10228 
	#SAI_GCR_SYNCOUT
 ((
uöt32_t
)0x00000030Ë

	)

10229 
	#SAI_GCR_SYNCOUT_0
 ((
uöt32_t
)0x00000010Ë

	)

10230 
	#SAI_GCR_SYNCOUT_1
 ((
uöt32_t
)0x00000020Ë

	)

10233 
	#SAI_xCR1_MODE
 ((
uöt32_t
)0x00000003Ë

	)

10234 
	#SAI_xCR1_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

10235 
	#SAI_xCR1_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

10237 
	#SAI_xCR1_PRTCFG
 ((
uöt32_t
)0x0000000CË

	)

10238 
	#SAI_xCR1_PRTCFG_0
 ((
uöt32_t
)0x00000004Ë

	)

10239 
	#SAI_xCR1_PRTCFG_1
 ((
uöt32_t
)0x00000008Ë

	)

10241 
	#SAI_xCR1_DS
 ((
uöt32_t
)0x000000E0Ë

	)

10242 
	#SAI_xCR1_DS_0
 ((
uöt32_t
)0x00000020Ë

	)

10243 
	#SAI_xCR1_DS_1
 ((
uöt32_t
)0x00000040Ë

	)

10244 
	#SAI_xCR1_DS_2
 ((
uöt32_t
)0x00000080Ë

	)

10246 
	#SAI_xCR1_LSBFIRST
 ((
uöt32_t
)0x00000100Ë

	)

10247 
	#SAI_xCR1_CKSTR
 ((
uöt32_t
)0x00000200Ë

	)

10249 
	#SAI_xCR1_SYNCEN
 ((
uöt32_t
)0x00000C00Ë

	)

10250 
	#SAI_xCR1_SYNCEN_0
 ((
uöt32_t
)0x00000400Ë

	)

10251 
	#SAI_xCR1_SYNCEN_1
 ((
uöt32_t
)0x00000800Ë

	)

10253 
	#SAI_xCR1_MONO
 ((
uöt32_t
)0x00001000Ë

	)

10254 
	#SAI_xCR1_OUTDRIV
 ((
uöt32_t
)0x00002000Ë

	)

10255 
	#SAI_xCR1_SAIEN
 ((
uöt32_t
)0x00010000Ë

	)

10256 
	#SAI_xCR1_DMAEN
 ((
uöt32_t
)0x00020000Ë

	)

10257 
	#SAI_xCR1_NODIV
 ((
uöt32_t
)0x00080000Ë

	)

10259 
	#SAI_xCR1_MCKDIV
 ((
uöt32_t
)0x00780000Ë

	)

10260 
	#SAI_xCR1_MCKDIV_0
 ((
uöt32_t
)0x00080000Ë

	)

10261 
	#SAI_xCR1_MCKDIV_1
 ((
uöt32_t
)0x00100000Ë

	)

10262 
	#SAI_xCR1_MCKDIV_2
 ((
uöt32_t
)0x00200000Ë

	)

10263 
	#SAI_xCR1_MCKDIV_3
 ((
uöt32_t
)0x00400000Ë

	)

10266 
	#SAI_xCR2_FTH
 ((
uöt32_t
)0x00000003Ë

	)

10267 
	#SAI_xCR2_FTH_0
 ((
uöt32_t
)0x00000001Ë

	)

10268 
	#SAI_xCR2_FTH_1
 ((
uöt32_t
)0x00000002Ë

	)

10270 
	#SAI_xCR2_FFLUSH
 ((
uöt32_t
)0x00000008Ë

	)

10271 
	#SAI_xCR2_TRIS
 ((
uöt32_t
)0x00000010Ë

	)

10272 
	#SAI_xCR2_MUTE
 ((
uöt32_t
)0x00000020Ë

	)

10273 
	#SAI_xCR2_MUTEVAL
 ((
uöt32_t
)0x00000040Ë

	)

10275 
	#SAI_xCR2_MUTECNT
 ((
uöt32_t
)0x00001F80Ë

	)

10276 
	#SAI_xCR2_MUTECNT_0
 ((
uöt32_t
)0x00000080Ë

	)

10277 
	#SAI_xCR2_MUTECNT_1
 ((
uöt32_t
)0x00000100Ë

	)

10278 
	#SAI_xCR2_MUTECNT_2
 ((
uöt32_t
)0x00000200Ë

	)

10279 
	#SAI_xCR2_MUTECNT_3
 ((
uöt32_t
)0x00000400Ë

	)

10280 
	#SAI_xCR2_MUTECNT_4
 ((
uöt32_t
)0x00000800Ë

	)

10281 
	#SAI_xCR2_MUTECNT_5
 ((
uöt32_t
)0x00001000Ë

	)

10283 
	#SAI_xCR2_CPL
 ((
uöt32_t
)0x00002000Ë

	)

10285 
	#SAI_xCR2_COMP
 ((
uöt32_t
)0x0000C000Ë

	)

10286 
	#SAI_xCR2_COMP_0
 ((
uöt32_t
)0x00004000Ë

	)

10287 
	#SAI_xCR2_COMP_1
 ((
uöt32_t
)0x00008000Ë

	)

10290 
	#SAI_xFRCR_FRL
 ((
uöt32_t
)0x000000FFË

	)

10291 
	#SAI_xFRCR_FRL_0
 ((
uöt32_t
)0x00000001Ë

	)

10292 
	#SAI_xFRCR_FRL_1
 ((
uöt32_t
)0x00000002Ë

	)

10293 
	#SAI_xFRCR_FRL_2
 ((
uöt32_t
)0x00000004Ë

	)

10294 
	#SAI_xFRCR_FRL_3
 ((
uöt32_t
)0x00000008Ë

	)

10295 
	#SAI_xFRCR_FRL_4
 ((
uöt32_t
)0x00000010Ë

	)

10296 
	#SAI_xFRCR_FRL_5
 ((
uöt32_t
)0x00000020Ë

	)

10297 
	#SAI_xFRCR_FRL_6
 ((
uöt32_t
)0x00000040Ë

	)

10298 
	#SAI_xFRCR_FRL_7
 ((
uöt32_t
)0x00000080Ë

	)

10300 
	#SAI_xFRCR_FSALL
 ((
uöt32_t
)0x00007F00Ë

	)

10301 
	#SAI_xFRCR_FSALL_0
 ((
uöt32_t
)0x00000100Ë

	)

10302 
	#SAI_xFRCR_FSALL_1
 ((
uöt32_t
)0x00000200Ë

	)

10303 
	#SAI_xFRCR_FSALL_2
 ((
uöt32_t
)0x00000400Ë

	)

10304 
	#SAI_xFRCR_FSALL_3
 ((
uöt32_t
)0x00000800Ë

	)

10305 
	#SAI_xFRCR_FSALL_4
 ((
uöt32_t
)0x00001000Ë

	)

10306 
	#SAI_xFRCR_FSALL_5
 ((
uöt32_t
)0x00002000Ë

	)

10307 
	#SAI_xFRCR_FSALL_6
 ((
uöt32_t
)0x00004000Ë

	)

10309 
	#SAI_xFRCR_FSDEF
 ((
uöt32_t
)0x00010000Ë

	)

10310 
	#SAI_xFRCR_FSPOL
 ((
uöt32_t
)0x00020000Ë

	)

10311 
	#SAI_xFRCR_FSOFF
 ((
uöt32_t
)0x00040000Ë

	)

10313 
	#SAI_xFRCR_FSPO
 
SAI_xFRCR_FSPOL


	)

10316 
	#SAI_xSLOTR_FBOFF
 ((
uöt32_t
)0x0000001FË

	)

10317 
	#SAI_xSLOTR_FBOFF_0
 ((
uöt32_t
)0x00000001Ë

	)

10318 
	#SAI_xSLOTR_FBOFF_1
 ((
uöt32_t
)0x00000002Ë

	)

10319 
	#SAI_xSLOTR_FBOFF_2
 ((
uöt32_t
)0x00000004Ë

	)

10320 
	#SAI_xSLOTR_FBOFF_3
 ((
uöt32_t
)0x00000008Ë

	)

10321 
	#SAI_xSLOTR_FBOFF_4
 ((
uöt32_t
)0x00000010Ë

	)

10323 
	#SAI_xSLOTR_SLOTSZ
 ((
uöt32_t
)0x000000C0Ë

	)

10324 
	#SAI_xSLOTR_SLOTSZ_0
 ((
uöt32_t
)0x00000040Ë

	)

10325 
	#SAI_xSLOTR_SLOTSZ_1
 ((
uöt32_t
)0x00000080Ë

	)

10327 
	#SAI_xSLOTR_NBSLOT
 ((
uöt32_t
)0x00000F00Ë

	)

10328 
	#SAI_xSLOTR_NBSLOT_0
 ((
uöt32_t
)0x00000100Ë

	)

10329 
	#SAI_xSLOTR_NBSLOT_1
 ((
uöt32_t
)0x00000200Ë

	)

10330 
	#SAI_xSLOTR_NBSLOT_2
 ((
uöt32_t
)0x00000400Ë

	)

10331 
	#SAI_xSLOTR_NBSLOT_3
 ((
uöt32_t
)0x00000800Ë

	)

10333 
	#SAI_xSLOTR_SLOTEN
 ((
uöt32_t
)0xFFFF0000Ë

	)

10336 
	#SAI_xIMR_OVRUDRIE
 ((
uöt32_t
)0x00000001Ë

	)

10337 
	#SAI_xIMR_MUTEDETIE
 ((
uöt32_t
)0x00000002Ë

	)

10338 
	#SAI_xIMR_WCKCFGIE
 ((
uöt32_t
)0x00000004Ë

	)

10339 
	#SAI_xIMR_FREQIE
 ((
uöt32_t
)0x00000008Ë

	)

10340 
	#SAI_xIMR_CNRDYIE
 ((
uöt32_t
)0x00000010Ë

	)

10341 
	#SAI_xIMR_AFSDETIE
 ((
uöt32_t
)0x00000020Ë

	)

10342 
	#SAI_xIMR_LFSDETIE
 ((
uöt32_t
)0x00000040Ë

	)

10345 
	#SAI_xSR_OVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

10346 
	#SAI_xSR_MUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

10347 
	#SAI_xSR_WCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

10348 
	#SAI_xSR_FREQ
 ((
uöt32_t
)0x00000008Ë

	)

10349 
	#SAI_xSR_CNRDY
 ((
uöt32_t
)0x00000010Ë

	)

10350 
	#SAI_xSR_AFSDET
 ((
uöt32_t
)0x00000020Ë

	)

10351 
	#SAI_xSR_LFSDET
 ((
uöt32_t
)0x00000040Ë

	)

10353 
	#SAI_xSR_FLVL
 ((
uöt32_t
)0x00070000Ë

	)

10354 
	#SAI_xSR_FLVL_0
 ((
uöt32_t
)0x00010000Ë

	)

10355 
	#SAI_xSR_FLVL_1
 ((
uöt32_t
)0x00020000Ë

	)

10356 
	#SAI_xSR_FLVL_2
 ((
uöt32_t
)0x00030000Ë

	)

10359 
	#SAI_xCLRFR_COVRUDR
 ((
uöt32_t
)0x00000001Ë

	)

10360 
	#SAI_xCLRFR_CMUTEDET
 ((
uöt32_t
)0x00000002Ë

	)

10361 
	#SAI_xCLRFR_CWCKCFG
 ((
uöt32_t
)0x00000004Ë

	)

10362 
	#SAI_xCLRFR_CFREQ
 ((
uöt32_t
)0x00000008Ë

	)

10363 
	#SAI_xCLRFR_CCNRDY
 ((
uöt32_t
)0x00000010Ë

	)

10364 
	#SAI_xCLRFR_CAFSDET
 ((
uöt32_t
)0x00000020Ë

	)

10365 
	#SAI_xCLRFR_CLFSDET
 ((
uöt32_t
)0x00000040Ë

	)

10368 
	#SAI_xDR_DATA
 ((
uöt32_t
)0xFFFFFFFF)

	)

10370 #i‡
	`deföed
(
STM32F446xx
)

10377 
	#SPDIFRX_CR_SPDIFEN
 ((
uöt32_t
)0x00000003Ë

	)

10378 
	#SPDIFRX_CR_RXDMAEN
 ((
uöt32_t
)0x00000004Ë

	)

10379 
	#SPDIFRX_CR_RXSTEO
 ((
uöt32_t
)0x00000008Ë

	)

10380 
	#SPDIFRX_CR_DRFMT
 ((
uöt32_t
)0x00000030Ë

	)

10381 
	#SPDIFRX_CR_PMSK
 ((
uöt32_t
)0x00000040Ë

	)

10382 
	#SPDIFRX_CR_VMSK
 ((
uöt32_t
)0x00000080Ë

	)

10383 
	#SPDIFRX_CR_CUMSK
 ((
uöt32_t
)0x00000100Ë

	)

10384 
	#SPDIFRX_CR_PTMSK
 ((
uöt32_t
)0x00000200Ë

	)

10385 
	#SPDIFRX_CR_CBDMAEN
 ((
uöt32_t
)0x00000400Ë

	)

10386 
	#SPDIFRX_CR_CHSEL
 ((
uöt32_t
)0x00000800Ë

	)

10387 
	#SPDIFRX_CR_NBTR
 ((
uöt32_t
)0x00003000Ë

	)

10388 
	#SPDIFRX_CR_WFA
 ((
uöt32_t
)0x00004000Ë

	)

10389 
	#SPDIFRX_CR_INSEL
 ((
uöt32_t
)0x00070000Ë

	)

10392 
	#SPDIFRX_IMR_RXNEIE
 ((
uöt32_t
)0x00000001Ë

	)

10393 
	#SPDIFRX_IMR_CSRNEIE
 ((
uöt32_t
)0x00000002Ë

	)

10394 
	#SPDIFRX_IMR_PERRIE
 ((
uöt32_t
)0x00000004Ë

	)

10395 
	#SPDIFRX_IMR_OVRIE
 ((
uöt32_t
)0x00000008Ë

	)

10396 
	#SPDIFRX_IMR_SBLKIE
 ((
uöt32_t
)0x00000010Ë

	)

10397 
	#SPDIFRX_IMR_SYNCDIE
 ((
uöt32_t
)0x00000020Ë

	)

10398 
	#SPDIFRX_IMR_IFEIE
 ((
uöt32_t
)0x00000040Ë

	)

10401 
	#SPDIFRX_SR_RXNE
 ((
uöt32_t
)0x00000001Ë

	)

10402 
	#SPDIFRX_SR_CSRNE
 ((
uöt32_t
)0x00000002Ë

	)

10403 
	#SPDIFRX_SR_PERR
 ((
uöt32_t
)0x00000004Ë

	)

10404 
	#SPDIFRX_SR_OVR
 ((
uöt32_t
)0x00000008Ë

	)

10405 
	#SPDIFRX_SR_SBD
 ((
uöt32_t
)0x00000010Ë

	)

10406 
	#SPDIFRX_SR_SYNCD
 ((
uöt32_t
)0x00000020Ë

	)

10407 
	#SPDIFRX_SR_FERR
 ((
uöt32_t
)0x00000040Ë

	)

10408 
	#SPDIFRX_SR_SERR
 ((
uöt32_t
)0x00000080Ë

	)

10409 
	#SPDIFRX_SR_TERR
 ((
uöt32_t
)0x00000100Ë

	)

10410 
	#SPDIFRX_SR_WIDTH5
 ((
uöt32_t
)0x7FFF0000Ë

	)

10413 
	#SPDIFRX_IFCR_PERRCF
 ((
uöt32_t
)0x00000004Ë

	)

10414 
	#SPDIFRX_IFCR_OVRCF
 ((
uöt32_t
)0x00000008Ë

	)

10415 
	#SPDIFRX_IFCR_SBDCF
 ((
uöt32_t
)0x00000010Ë

	)

10416 
	#SPDIFRX_IFCR_SYNCDCF
 ((
uöt32_t
)0x00000020Ë

	)

10419 
	#SPDIFRX_DR0_DR
 ((
uöt32_t
)0x00FFFFFFË

	)

10420 
	#SPDIFRX_DR0_PE
 ((
uöt32_t
)0x01000000Ë

	)

10421 
	#SPDIFRX_DR0_V
 ((
uöt32_t
)0x02000000Ë

	)

10422 
	#SPDIFRX_DR0_U
 ((
uöt32_t
)0x04000000Ë

	)

10423 
	#SPDIFRX_DR0_C
 ((
uöt32_t
)0x08000000Ë

	)

10424 
	#SPDIFRX_DR0_PT
 ((
uöt32_t
)0x30000000Ë

	)

10427 
	#SPDIFRX_DR1_DR
 ((
uöt32_t
)0xFFFFFF00Ë

	)

10428 
	#SPDIFRX_DR1_PT
 ((
uöt32_t
)0x00000030Ë

	)

10429 
	#SPDIFRX_DR1_C
 ((
uöt32_t
)0x00000008Ë

	)

10430 
	#SPDIFRX_DR1_U
 ((
uöt32_t
)0x00000004Ë

	)

10431 
	#SPDIFRX_DR1_V
 ((
uöt32_t
)0x00000002Ë

	)

10432 
	#SPDIFRX_DR1_PE
 ((
uöt32_t
)0x00000001Ë

	)

10435 
	#SPDIFRX_DR1_DRNL1
 ((
uöt32_t
)0xFFFF0000Ë

	)

10436 
	#SPDIFRX_DR1_DRNL2
 ((
uöt32_t
)0x0000FFFFË

	)

10439 
	#SPDIFRX_CSR_USR
 ((
uöt32_t
)0x0000FFFFË

	)

10440 
	#SPDIFRX_CSR_CS
 ((
uöt32_t
)0x00FF0000Ë

	)

10441 
	#SPDIFRX_CSR_SOB
 ((
uöt32_t
)0x01000000Ë

	)

10444 
	#SPDIFRX_DIR_THI
 ((
uöt32_t
)0x000013FFË

	)

10445 
	#SPDIFRX_DIR_TLO
 ((
uöt32_t
)0x1FFF0000Ë

	)

10454 
	#SDIO_POWER_PWRCTRL
 ((
uöt8_t
)0x03Ë

	)

10455 
	#SDIO_POWER_PWRCTRL_0
 ((
uöt8_t
)0x01Ë

	)

10456 
	#SDIO_POWER_PWRCTRL_1
 ((
uöt8_t
)0x02Ë

	)

10459 
	#SDIO_CLKCR_CLKDIV
 ((
uöt16_t
)0x00FFË

	)

10460 
	#SDIO_CLKCR_CLKEN
 ((
uöt16_t
)0x0100Ë

	)

10461 
	#SDIO_CLKCR_PWRSAV
 ((
uöt16_t
)0x0200Ë

	)

10462 
	#SDIO_CLKCR_BYPASS
 ((
uöt16_t
)0x0400Ë

	)

10464 
	#SDIO_CLKCR_WIDBUS
 ((
uöt16_t
)0x1800Ë

	)

10465 
	#SDIO_CLKCR_WIDBUS_0
 ((
uöt16_t
)0x0800Ë

	)

10466 
	#SDIO_CLKCR_WIDBUS_1
 ((
uöt16_t
)0x1000Ë

	)

10468 
	#SDIO_CLKCR_NEGEDGE
 ((
uöt16_t
)0x2000Ë

	)

10469 
	#SDIO_CLKCR_HWFC_EN
 ((
uöt16_t
)0x4000Ë

	)

10472 
	#SDIO_ARG_CMDARG
 ((
uöt32_t
)0xFFFFFFFFË

	)

10475 
	#SDIO_CMD_CMDINDEX
 ((
uöt16_t
)0x003FË

	)

10477 
	#SDIO_CMD_WAITRESP
 ((
uöt16_t
)0x00C0Ë

	)

10478 
	#SDIO_CMD_WAITRESP_0
 ((
uöt16_t
)0x0040Ë

	)

10479 
	#SDIO_CMD_WAITRESP_1
 ((
uöt16_t
)0x0080Ë

	)

10481 
	#SDIO_CMD_WAITINT
 ((
uöt16_t
)0x0100Ë

	)

10482 
	#SDIO_CMD_WAITPEND
 ((
uöt16_t
)0x0200Ë

	)

10483 
	#SDIO_CMD_CPSMEN
 ((
uöt16_t
)0x0400Ë

	)

10484 
	#SDIO_CMD_SDIOSUSPEND
 ((
uöt16_t
)0x0800Ë

	)

10485 
	#SDIO_CMD_ENCMDCOMPL
 ((
uöt16_t
)0x1000Ë

	)

10486 
	#SDIO_CMD_NIEN
 ((
uöt16_t
)0x2000Ë

	)

10487 
	#SDIO_CMD_CEATACMD
 ((
uöt16_t
)0x4000Ë

	)

10490 
	#SDIO_RESPCMD_RESPCMD
 ((
uöt8_t
)0x3FË

	)

10493 
	#SDIO_RESP0_CARDSTATUS0
 ((
uöt32_t
)0xFFFFFFFFË

	)

10496 
	#SDIO_RESP1_CARDSTATUS1
 ((
uöt32_t
)0xFFFFFFFFË

	)

10499 
	#SDIO_RESP2_CARDSTATUS2
 ((
uöt32_t
)0xFFFFFFFFË

	)

10502 
	#SDIO_RESP3_CARDSTATUS3
 ((
uöt32_t
)0xFFFFFFFFË

	)

10505 
	#SDIO_RESP4_CARDSTATUS4
 ((
uöt32_t
)0xFFFFFFFFË

	)

10508 
	#SDIO_DTIMER_DATATIME
 ((
uöt32_t
)0xFFFFFFFFË

	)

10511 
	#SDIO_DLEN_DATALENGTH
 ((
uöt32_t
)0x01FFFFFFË

	)

10514 
	#SDIO_DCTRL_DTEN
 ((
uöt16_t
)0x0001Ë

	)

10515 
	#SDIO_DCTRL_DTDIR
 ((
uöt16_t
)0x0002Ë

	)

10516 
	#SDIO_DCTRL_DTMODE
 ((
uöt16_t
)0x0004Ë

	)

10517 
	#SDIO_DCTRL_DMAEN
 ((
uöt16_t
)0x0008Ë

	)

10519 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
uöt16_t
)0x00F0Ë

	)

10520 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
uöt16_t
)0x0010Ë

	)

10521 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
uöt16_t
)0x0020Ë

	)

10522 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
uöt16_t
)0x0040Ë

	)

10523 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
uöt16_t
)0x0080Ë

	)

10525 
	#SDIO_DCTRL_RWSTART
 ((
uöt16_t
)0x0100Ë

	)

10526 
	#SDIO_DCTRL_RWSTOP
 ((
uöt16_t
)0x0200Ë

	)

10527 
	#SDIO_DCTRL_RWMOD
 ((
uöt16_t
)0x0400Ë

	)

10528 
	#SDIO_DCTRL_SDIOEN
 ((
uöt16_t
)0x0800Ë

	)

10531 
	#SDIO_DCOUNT_DATACOUNT
 ((
uöt32_t
)0x01FFFFFFË

	)

10534 
	#SDIO_STA_CCRCFAIL
 ((
uöt32_t
)0x00000001Ë

	)

10535 
	#SDIO_STA_DCRCFAIL
 ((
uöt32_t
)0x00000002Ë

	)

10536 
	#SDIO_STA_CTIMEOUT
 ((
uöt32_t
)0x00000004Ë

	)

10537 
	#SDIO_STA_DTIMEOUT
 ((
uöt32_t
)0x00000008Ë

	)

10538 
	#SDIO_STA_TXUNDERR
 ((
uöt32_t
)0x00000010Ë

	)

10539 
	#SDIO_STA_RXOVERR
 ((
uöt32_t
)0x00000020Ë

	)

10540 
	#SDIO_STA_CMDREND
 ((
uöt32_t
)0x00000040Ë

	)

10541 
	#SDIO_STA_CMDSENT
 ((
uöt32_t
)0x00000080Ë

	)

10542 
	#SDIO_STA_DATAEND
 ((
uöt32_t
)0x00000100Ë

	)

10543 
	#SDIO_STA_STBITERR
 ((
uöt32_t
)0x00000200Ë

	)

10544 
	#SDIO_STA_DBCKEND
 ((
uöt32_t
)0x00000400Ë

	)

10545 
	#SDIO_STA_CMDACT
 ((
uöt32_t
)0x00000800Ë

	)

10546 
	#SDIO_STA_TXACT
 ((
uöt32_t
)0x00001000Ë

	)

10547 
	#SDIO_STA_RXACT
 ((
uöt32_t
)0x00002000Ë

	)

10548 
	#SDIO_STA_TXFIFOHE
 ((
uöt32_t
)0x00004000Ë

	)

10549 
	#SDIO_STA_RXFIFOHF
 ((
uöt32_t
)0x00008000Ë

	)

10550 
	#SDIO_STA_TXFIFOF
 ((
uöt32_t
)0x00010000Ë

	)

10551 
	#SDIO_STA_RXFIFOF
 ((
uöt32_t
)0x00020000Ë

	)

10552 
	#SDIO_STA_TXFIFOE
 ((
uöt32_t
)0x00040000Ë

	)

10553 
	#SDIO_STA_RXFIFOE
 ((
uöt32_t
)0x00080000Ë

	)

10554 
	#SDIO_STA_TXDAVL
 ((
uöt32_t
)0x00100000Ë

	)

10555 
	#SDIO_STA_RXDAVL
 ((
uöt32_t
)0x00200000Ë

	)

10556 
	#SDIO_STA_SDIOIT
 ((
uöt32_t
)0x00400000Ë

	)

10557 
	#SDIO_STA_CEATAEND
 ((
uöt32_t
)0x00800000Ë

	)

10560 
	#SDIO_ICR_CCRCFAILC
 ((
uöt32_t
)0x00000001Ë

	)

10561 
	#SDIO_ICR_DCRCFAILC
 ((
uöt32_t
)0x00000002Ë

	)

10562 
	#SDIO_ICR_CTIMEOUTC
 ((
uöt32_t
)0x00000004Ë

	)

10563 
	#SDIO_ICR_DTIMEOUTC
 ((
uöt32_t
)0x00000008Ë

	)

10564 
	#SDIO_ICR_TXUNDERRC
 ((
uöt32_t
)0x00000010Ë

	)

10565 
	#SDIO_ICR_RXOVERRC
 ((
uöt32_t
)0x00000020Ë

	)

10566 
	#SDIO_ICR_CMDRENDC
 ((
uöt32_t
)0x00000040Ë

	)

10567 
	#SDIO_ICR_CMDSENTC
 ((
uöt32_t
)0x00000080Ë

	)

10568 
	#SDIO_ICR_DATAENDC
 ((
uöt32_t
)0x00000100Ë

	)

10569 
	#SDIO_ICR_STBITERRC
 ((
uöt32_t
)0x00000200Ë

	)

10570 
	#SDIO_ICR_DBCKENDC
 ((
uöt32_t
)0x00000400Ë

	)

10571 
	#SDIO_ICR_SDIOITC
 ((
uöt32_t
)0x00400000Ë

	)

10572 
	#SDIO_ICR_CEATAENDC
 ((
uöt32_t
)0x00800000Ë

	)

10575 
	#SDIO_MASK_CCRCFAILIE
 ((
uöt32_t
)0x00000001Ë

	)

10576 
	#SDIO_MASK_DCRCFAILIE
 ((
uöt32_t
)0x00000002Ë

	)

10577 
	#SDIO_MASK_CTIMEOUTIE
 ((
uöt32_t
)0x00000004Ë

	)

10578 
	#SDIO_MASK_DTIMEOUTIE
 ((
uöt32_t
)0x00000008Ë

	)

10579 
	#SDIO_MASK_TXUNDERRIE
 ((
uöt32_t
)0x00000010Ë

	)

10580 
	#SDIO_MASK_RXOVERRIE
 ((
uöt32_t
)0x00000020Ë

	)

10581 
	#SDIO_MASK_CMDRENDIE
 ((
uöt32_t
)0x00000040Ë

	)

10582 
	#SDIO_MASK_CMDSENTIE
 ((
uöt32_t
)0x00000080Ë

	)

10583 
	#SDIO_MASK_DATAENDIE
 ((
uöt32_t
)0x00000100Ë

	)

10584 
	#SDIO_MASK_STBITERRIE
 ((
uöt32_t
)0x00000200Ë

	)

10585 
	#SDIO_MASK_DBCKENDIE
 ((
uöt32_t
)0x00000400Ë

	)

10586 
	#SDIO_MASK_CMDACTIE
 ((
uöt32_t
)0x00000800Ë

	)

10587 
	#SDIO_MASK_TXACTIE
 ((
uöt32_t
)0x00001000Ë

	)

10588 
	#SDIO_MASK_RXACTIE
 ((
uöt32_t
)0x00002000Ë

	)

10589 
	#SDIO_MASK_TXFIFOHEIE
 ((
uöt32_t
)0x00004000Ë

	)

10590 
	#SDIO_MASK_RXFIFOHFIE
 ((
uöt32_t
)0x00008000Ë

	)

10591 
	#SDIO_MASK_TXFIFOFIE
 ((
uöt32_t
)0x00010000Ë

	)

10592 
	#SDIO_MASK_RXFIFOFIE
 ((
uöt32_t
)0x00020000Ë

	)

10593 
	#SDIO_MASK_TXFIFOEIE
 ((
uöt32_t
)0x00040000Ë

	)

10594 
	#SDIO_MASK_RXFIFOEIE
 ((
uöt32_t
)0x00080000Ë

	)

10595 
	#SDIO_MASK_TXDAVLIE
 ((
uöt32_t
)0x00100000Ë

	)

10596 
	#SDIO_MASK_RXDAVLIE
 ((
uöt32_t
)0x00200000Ë

	)

10597 
	#SDIO_MASK_SDIOITIE
 ((
uöt32_t
)0x00400000Ë

	)

10598 
	#SDIO_MASK_CEATAENDIE
 ((
uöt32_t
)0x00800000Ë

	)

10601 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
uöt32_t
)0x00FFFFFFË

	)

10604 
	#SDIO_FIFO_FIFODATA
 ((
uöt32_t
)0xFFFFFFFFË

	)

10612 
	#SPI_CR1_CPHA
 ((
uöt16_t
)0x0001Ë

	)

10613 
	#SPI_CR1_CPOL
 ((
uöt16_t
)0x0002Ë

	)

10614 
	#SPI_CR1_MSTR
 ((
uöt16_t
)0x0004Ë

	)

10616 
	#SPI_CR1_BR
 ((
uöt16_t
)0x0038Ë

	)

10617 
	#SPI_CR1_BR_0
 ((
uöt16_t
)0x0008Ë

	)

10618 
	#SPI_CR1_BR_1
 ((
uöt16_t
)0x0010Ë

	)

10619 
	#SPI_CR1_BR_2
 ((
uöt16_t
)0x0020Ë

	)

10621 
	#SPI_CR1_SPE
 ((
uöt16_t
)0x0040Ë

	)

10622 
	#SPI_CR1_LSBFIRST
 ((
uöt16_t
)0x0080Ë

	)

10623 
	#SPI_CR1_SSI
 ((
uöt16_t
)0x0100Ë

	)

10624 
	#SPI_CR1_SSM
 ((
uöt16_t
)0x0200Ë

	)

10625 
	#SPI_CR1_RXONLY
 ((
uöt16_t
)0x0400Ë

	)

10626 
	#SPI_CR1_DFF
 ((
uöt16_t
)0x0800Ë

	)

10627 
	#SPI_CR1_CRCNEXT
 ((
uöt16_t
)0x1000Ë

	)

10628 
	#SPI_CR1_CRCEN
 ((
uöt16_t
)0x2000Ë

	)

10629 
	#SPI_CR1_BIDIOE
 ((
uöt16_t
)0x4000Ë

	)

10630 
	#SPI_CR1_BIDIMODE
 ((
uöt16_t
)0x8000Ë

	)

10633 
	#SPI_CR2_RXDMAEN
 ((
uöt8_t
)0x01Ë

	)

10634 
	#SPI_CR2_TXDMAEN
 ((
uöt8_t
)0x02Ë

	)

10635 
	#SPI_CR2_SSOE
 ((
uöt8_t
)0x04Ë

	)

10636 
	#SPI_CR2_ERRIE
 ((
uöt8_t
)0x20Ë

	)

10637 
	#SPI_CR2_RXNEIE
 ((
uöt8_t
)0x40Ë

	)

10638 
	#SPI_CR2_TXEIE
 ((
uöt8_t
)0x80Ë

	)

10641 
	#SPI_SR_RXNE
 ((
uöt8_t
)0x01Ë

	)

10642 
	#SPI_SR_TXE
 ((
uöt8_t
)0x02Ë

	)

10643 
	#SPI_SR_CHSIDE
 ((
uöt8_t
)0x04Ë

	)

10644 
	#SPI_SR_UDR
 ((
uöt8_t
)0x08Ë

	)

10645 
	#SPI_SR_CRCERR
 ((
uöt8_t
)0x10Ë

	)

10646 
	#SPI_SR_MODF
 ((
uöt8_t
)0x20Ë

	)

10647 
	#SPI_SR_OVR
 ((
uöt8_t
)0x40Ë

	)

10648 
	#SPI_SR_BSY
 ((
uöt8_t
)0x80Ë

	)

10651 
	#SPI_DR_DR
 ((
uöt16_t
)0xFFFFË

	)

10654 
	#SPI_CRCPR_CRCPOLY
 ((
uöt16_t
)0xFFFFË

	)

10657 
	#SPI_RXCRCR_RXCRC
 ((
uöt16_t
)0xFFFFË

	)

10660 
	#SPI_TXCRCR_TXCRC
 ((
uöt16_t
)0xFFFFË

	)

10663 
	#SPI_I2SCFGR_CHLEN
 ((
uöt16_t
)0x0001Ë

	)

10665 
	#SPI_I2SCFGR_DATLEN
 ((
uöt16_t
)0x0006Ë

	)

10666 
	#SPI_I2SCFGR_DATLEN_0
 ((
uöt16_t
)0x0002Ë

	)

10667 
	#SPI_I2SCFGR_DATLEN_1
 ((
uöt16_t
)0x0004Ë

	)

10669 
	#SPI_I2SCFGR_CKPOL
 ((
uöt16_t
)0x0008Ë

	)

10671 
	#SPI_I2SCFGR_I2SSTD
 ((
uöt16_t
)0x0030Ë

	)

10672 
	#SPI_I2SCFGR_I2SSTD_0
 ((
uöt16_t
)0x0010Ë

	)

10673 
	#SPI_I2SCFGR_I2SSTD_1
 ((
uöt16_t
)0x0020Ë

	)

10675 
	#SPI_I2SCFGR_PCMSYNC
 ((
uöt16_t
)0x0080Ë

	)

10677 
	#SPI_I2SCFGR_I2SCFG
 ((
uöt16_t
)0x0300Ë

	)

10678 
	#SPI_I2SCFGR_I2SCFG_0
 ((
uöt16_t
)0x0100Ë

	)

10679 
	#SPI_I2SCFGR_I2SCFG_1
 ((
uöt16_t
)0x0200Ë

	)

10681 
	#SPI_I2SCFGR_I2SE
 ((
uöt16_t
)0x0400Ë

	)

10682 
	#SPI_I2SCFGR_I2SMOD
 ((
uöt16_t
)0x0800Ë

	)

10683 #i‡
	`deföed
(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

10684 
	#SPI_I2SCFGR_ASTRTEN
 ((
uöt16_t
)0x1000Ë

	)

10688 
	#SPI_I2SPR_I2SDIV
 ((
uöt16_t
)0x00FFË

	)

10689 
	#SPI_I2SPR_ODD
 ((
uöt16_t
)0x0100Ë

	)

10690 
	#SPI_I2SPR_MCKOE
 ((
uöt16_t
)0x0200Ë

	)

10698 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
uöt32_t
)0x00000007Ë

	)

10699 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
uöt32_t
)0x00000001Ë

	)

10700 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
uöt32_t
)0x00000002Ë

	)

10701 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
uöt32_t
)0x00000004Ë

	)

10703 
	#SYSCFG_MEMRMP_FB_MODE
 ((
uöt32_t
)0x00000100Ë

	)

10705 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
uöt32_t
)0x00000C00Ë

	)

10706 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
uöt32_t
)0x00000400Ë

	)

10707 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
uöt32_t
)0x00000800Ë

	)

10711 
	#SYSCFG_PMC_ADCxDC2
 ((
uöt32_t
)0x00070000Ë

	)

10712 
	#SYSCFG_PMC_ADC1DC2
 ((
uöt32_t
)0x00010000Ë

	)

10713 
	#SYSCFG_PMC_ADC2DC2
 ((
uöt32_t
)0x00020000Ë

	)

10714 
	#SYSCFG_PMC_ADC3DC2
 ((
uöt32_t
)0x00040000Ë

	)

10716 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
uöt32_t
)0x00800000Ë

	)

10718 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

10721 
	#SYSCFG_EXTICR1_EXTI0
 ((
uöt16_t
)0x000FË

	)

10722 
	#SYSCFG_EXTICR1_EXTI1
 ((
uöt16_t
)0x00F0Ë

	)

10723 
	#SYSCFG_EXTICR1_EXTI2
 ((
uöt16_t
)0x0F00Ë

	)

10724 
	#SYSCFG_EXTICR1_EXTI3
 ((
uöt16_t
)0xF000Ë

	)

10728 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
uöt16_t
)0x0000Ë

	)

10729 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
uöt16_t
)0x0001Ë

	)

10730 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
uöt16_t
)0x0002Ë

	)

10731 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
uöt16_t
)0x0003Ë

	)

10732 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
uöt16_t
)0x0004Ë

	)

10733 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
uöt16_t
)0x0005Ë

	)

10734 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
uöt16_t
)0x0006Ë

	)

10735 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
uöt16_t
)0x0007Ë

	)

10736 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
uöt16_t
)0x0008Ë

	)

10737 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
uöt16_t
)0x0009Ë

	)

10738 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
uöt16_t
)0x000AË

	)

10743 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
uöt16_t
)0x0000Ë

	)

10744 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
uöt16_t
)0x0010Ë

	)

10745 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
uöt16_t
)0x0020Ë

	)

10746 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
uöt16_t
)0x0030Ë

	)

10747 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
uöt16_t
)0x0040Ë

	)

10748 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
uöt16_t
)0x0050Ë

	)

10749 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
uöt16_t
)0x0060Ë

	)

10750 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
uöt16_t
)0x0070Ë

	)

10751 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
uöt16_t
)0x0080Ë

	)

10752 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
uöt16_t
)0x0090Ë

	)

10753 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
uöt16_t
)0x00A0Ë

	)

10758 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
uöt16_t
)0x0000Ë

	)

10759 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
uöt16_t
)0x0100Ë

	)

10760 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
uöt16_t
)0x0200Ë

	)

10761 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
uöt16_t
)0x0300Ë

	)

10762 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
uöt16_t
)0x0400Ë

	)

10763 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
uöt16_t
)0x0500Ë

	)

10764 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
uöt16_t
)0x0600Ë

	)

10765 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
uöt16_t
)0x0700Ë

	)

10766 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
uöt16_t
)0x0800Ë

	)

10767 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
uöt16_t
)0x0900Ë

	)

10768 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
uöt16_t
)0x0A00Ë

	)

10773 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
uöt16_t
)0x0000Ë

	)

10774 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
uöt16_t
)0x1000Ë

	)

10775 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
uöt16_t
)0x2000Ë

	)

10776 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
uöt16_t
)0x3000Ë

	)

10777 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
uöt16_t
)0x4000Ë

	)

10778 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
uöt16_t
)0x5000Ë

	)

10779 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
uöt16_t
)0x6000Ë

	)

10780 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
uöt16_t
)0x7000Ë

	)

10781 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
uöt16_t
)0x8000Ë

	)

10782 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
uöt16_t
)0x9000Ë

	)

10783 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
uöt16_t
)0xA000Ë

	)

10786 
	#SYSCFG_EXTICR2_EXTI4
 ((
uöt16_t
)0x000FË

	)

10787 
	#SYSCFG_EXTICR2_EXTI5
 ((
uöt16_t
)0x00F0Ë

	)

10788 
	#SYSCFG_EXTICR2_EXTI6
 ((
uöt16_t
)0x0F00Ë

	)

10789 
	#SYSCFG_EXTICR2_EXTI7
 ((
uöt16_t
)0xF000Ë

	)

10793 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
uöt16_t
)0x0000Ë

	)

10794 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
uöt16_t
)0x0001Ë

	)

10795 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
uöt16_t
)0x0002Ë

	)

10796 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
uöt16_t
)0x0003Ë

	)

10797 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
uöt16_t
)0x0004Ë

	)

10798 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
uöt16_t
)0x0005Ë

	)

10799 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
uöt16_t
)0x0006Ë

	)

10800 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
uöt16_t
)0x0007Ë

	)

10801 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
uöt16_t
)0x0008Ë

	)

10802 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
uöt16_t
)0x0009Ë

	)

10803 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
uöt16_t
)0x000AË

	)

10808 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
uöt16_t
)0x0000Ë

	)

10809 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
uöt16_t
)0x0010Ë

	)

10810 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
uöt16_t
)0x0020Ë

	)

10811 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
uöt16_t
)0x0030Ë

	)

10812 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
uöt16_t
)0x0040Ë

	)

10813 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
uöt16_t
)0x0050Ë

	)

10814 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
uöt16_t
)0x0060Ë

	)

10815 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
uöt16_t
)0x0070Ë

	)

10816 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
uöt16_t
)0x0080Ë

	)

10817 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
uöt16_t
)0x0090Ë

	)

10818 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
uöt16_t
)0x00A0Ë

	)

10823 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
uöt16_t
)0x0000Ë

	)

10824 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
uöt16_t
)0x0100Ë

	)

10825 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
uöt16_t
)0x0200Ë

	)

10826 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
uöt16_t
)0x0300Ë

	)

10827 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
uöt16_t
)0x0400Ë

	)

10828 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
uöt16_t
)0x0500Ë

	)

10829 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
uöt16_t
)0x0600Ë

	)

10830 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
uöt16_t
)0x0700Ë

	)

10831 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
uöt16_t
)0x0800Ë

	)

10832 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
uöt16_t
)0x0900Ë

	)

10833 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
uöt16_t
)0x0A00Ë

	)

10838 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
uöt16_t
)0x0000Ë

	)

10839 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
uöt16_t
)0x1000Ë

	)

10840 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
uöt16_t
)0x2000Ë

	)

10841 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
uöt16_t
)0x3000Ë

	)

10842 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
uöt16_t
)0x4000Ë

	)

10843 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
uöt16_t
)0x5000Ë

	)

10844 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
uöt16_t
)0x6000Ë

	)

10845 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
uöt16_t
)0x7000Ë

	)

10846 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
uöt16_t
)0x8000Ë

	)

10847 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
uöt16_t
)0x9000Ë

	)

10848 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
uöt16_t
)0xA000Ë

	)

10851 
	#SYSCFG_EXTICR3_EXTI8
 ((
uöt16_t
)0x000FË

	)

10852 
	#SYSCFG_EXTICR3_EXTI9
 ((
uöt16_t
)0x00F0Ë

	)

10853 
	#SYSCFG_EXTICR3_EXTI10
 ((
uöt16_t
)0x0F00Ë

	)

10854 
	#SYSCFG_EXTICR3_EXTI11
 ((
uöt16_t
)0xF000Ë

	)

10859 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
uöt16_t
)0x0000Ë

	)

10860 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
uöt16_t
)0x0001Ë

	)

10861 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
uöt16_t
)0x0002Ë

	)

10862 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
uöt16_t
)0x0003Ë

	)

10863 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
uöt16_t
)0x0004Ë

	)

10864 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
uöt16_t
)0x0005Ë

	)

10865 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
uöt16_t
)0x0006Ë

	)

10866 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
uöt16_t
)0x0007Ë

	)

10867 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
uöt16_t
)0x0008Ë

	)

10868 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
uöt16_t
)0x0009Ë

	)

10873 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
uöt16_t
)0x0000Ë

	)

10874 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
uöt16_t
)0x0010Ë

	)

10875 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
uöt16_t
)0x0020Ë

	)

10876 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
uöt16_t
)0x0030Ë

	)

10877 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
uöt16_t
)0x0040Ë

	)

10878 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
uöt16_t
)0x0050Ë

	)

10879 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
uöt16_t
)0x0060Ë

	)

10880 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
uöt16_t
)0x0070Ë

	)

10881 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
uöt16_t
)0x0080Ë

	)

10882 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
uöt16_t
)0x0090Ë

	)

10887 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
uöt16_t
)0x0000Ë

	)

10888 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
uöt16_t
)0x0100Ë

	)

10889 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
uöt16_t
)0x0200Ë

	)

10890 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
uöt16_t
)0x0300Ë

	)

10891 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
uöt16_t
)0x0400Ë

	)

10892 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
uöt16_t
)0x0500Ë

	)

10893 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
uöt16_t
)0x0600Ë

	)

10894 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
uöt16_t
)0x0700Ë

	)

10895 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
uöt16_t
)0x0800Ë

	)

10896 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
uöt16_t
)0x0900Ë

	)

10901 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
uöt16_t
)0x0000Ë

	)

10902 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
uöt16_t
)0x1000Ë

	)

10903 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
uöt16_t
)0x2000Ë

	)

10904 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
uöt16_t
)0x3000Ë

	)

10905 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
uöt16_t
)0x4000Ë

	)

10906 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
uöt16_t
)0x5000Ë

	)

10907 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
uöt16_t
)0x6000Ë

	)

10908 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
uöt16_t
)0x7000Ë

	)

10909 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
uöt16_t
)0x8000Ë

	)

10910 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
uöt16_t
)0x9000Ë

	)

10913 
	#SYSCFG_EXTICR4_EXTI12
 ((
uöt16_t
)0x000FË

	)

10914 
	#SYSCFG_EXTICR4_EXTI13
 ((
uöt16_t
)0x00F0Ë

	)

10915 
	#SYSCFG_EXTICR4_EXTI14
 ((
uöt16_t
)0x0F00Ë

	)

10916 
	#SYSCFG_EXTICR4_EXTI15
 ((
uöt16_t
)0xF000Ë

	)

10920 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
uöt16_t
)0x0000Ë

	)

10921 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
uöt16_t
)0x0001Ë

	)

10922 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
uöt16_t
)0x0002Ë

	)

10923 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
uöt16_t
)0x0003Ë

	)

10924 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
uöt16_t
)0x0004Ë

	)

10925 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
uöt16_t
)0x0005Ë

	)

10926 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
uöt16_t
)0x0006Ë

	)

10927 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
uöt16_t
)0x0007Ë

	)

10928 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
uöt16_t
)0x0008Ë

	)

10929 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
uöt16_t
)0x0009Ë

	)

10934 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
uöt16_t
)0x0000Ë

	)

10935 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
uöt16_t
)0x0010Ë

	)

10936 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
uöt16_t
)0x0020Ë

	)

10937 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
uöt16_t
)0x0030Ë

	)

10938 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
uöt16_t
)0x0040Ë

	)

10939 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
uöt16_t
)0x0050Ë

	)

10940 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
uöt16_t
)0x0060Ë

	)

10941 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
uöt16_t
)0x0070Ë

	)

10942 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
uöt16_t
)0x0008Ë

	)

10943 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
uöt16_t
)0x0009Ë

	)

10948 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
uöt16_t
)0x0000Ë

	)

10949 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
uöt16_t
)0x0100Ë

	)

10950 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
uöt16_t
)0x0200Ë

	)

10951 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
uöt16_t
)0x0300Ë

	)

10952 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
uöt16_t
)0x0400Ë

	)

10953 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
uöt16_t
)0x0500Ë

	)

10954 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
uöt16_t
)0x0600Ë

	)

10955 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
uöt16_t
)0x0700Ë

	)

10956 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
uöt16_t
)0x0800Ë

	)

10957 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
uöt16_t
)0x0900Ë

	)

10962 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
uöt16_t
)0x0000Ë

	)

10963 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
uöt16_t
)0x1000Ë

	)

10964 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
uöt16_t
)0x2000Ë

	)

10965 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
uöt16_t
)0x3000Ë

	)

10966 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
uöt16_t
)0x4000Ë

	)

10967 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
uöt16_t
)0x5000Ë

	)

10968 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
uöt16_t
)0x6000Ë

	)

10969 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
uöt16_t
)0x7000Ë

	)

10970 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
uöt16_t
)0x8000Ë

	)

10971 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
uöt16_t
)0x9000Ë

	)

10973 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

10975 
	#SYSCFG_CFGR_FMPI2C1_SCL
 ((
uöt32_t
)0x00000001Ë

	)

10976 
	#SYSCFG_CFGR_FMPI2C1_SDA
 ((
uöt32_t
)0x00000002Ë

	)

10979 #i‡
	`deföed
 (
STM32F410xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

10981 
	#SYSCFG_CFGR2_CLL
 ((
uöt32_t
)0x00000001Ë

	)

10982 
	#SYSCFG_CFGR2_PVDL
 ((
uöt32_t
)0x00000004Ë

	)

10985 
	#SYSCFG_CMPCR_CMP_PD
 ((
uöt32_t
)0x00000001Ë

	)

10986 
	#SYSCFG_CMPCR_READY
 ((
uöt32_t
)0x00000100Ë

	)

10988 #i‡
	`deföed
(
STM32F413_423xx
)

10990 
	#SYSCFG_MCHDLYCR_BSCKSEL
 ((
uöt32_t
)0x00000001Ë

	)

10991 
	#SYSCFG_MCHDLYCR_MCHDLY1EN
 ((
uöt32_t
)0x00000002Ë

	)

10992 
	#SYSCFG_MCHDLYCR_DFSDM1D0SEL
 ((
uöt32_t
)0x00000004Ë

	)

10993 
	#SYSCFG_MCHDLYCR_DFSDM1D2SEL
 ((
uöt32_t
)0x00000008Ë

	)

10994 
	#SYSCFG_MCHDLYCR_DFSDM1CK02SEL
 ((
uöt32_t
)0x00000010Ë

	)

10995 
	#SYSCFG_MCHDLYCR_DFSDM1CK13SEL
 ((
uöt32_t
)0x00000020Ë

	)

10996 
	#SYSCFG_MCHDLYCR_DFSDM1CFG
 ((
uöt32_t
)0x00000040Ë

	)

10997 
	#SYSCFG_MCHDLYCR_DFSDM1CKOSEL
 ((
uöt32_t
)0x00000080Ë

	)

10998 
	#SYSCFG_MCHDLYCR_MCHDLY2EN
 ((
uöt32_t
)0x00000100Ë

	)

10999 
	#SYSCFG_MCHDLYCR_DFSDM2D0SEL
 ((
uöt32_t
)0x00000200Ë

	)

11000 
	#SYSCFG_MCHDLYCR_DFSDM2D2SEL
 ((
uöt32_t
)0x00000400Ë

	)

11001 
	#SYSCFG_MCHDLYCR_DFSDM2D4SEL
 ((
uöt32_t
)0x00000800Ë

	)

11002 
	#SYSCFG_MCHDLYCR_DFSDM2D6SEL
 ((
uöt32_t
)0x00001000Ë

	)

11003 
	#SYSCFG_MCHDLYCR_DFSDM2CK04SEL
 ((
uöt32_t
)0x00002000Ë

	)

11004 
	#SYSCFG_MCHDLYCR_DFSDM2CK15SEL
 ((
uöt32_t
)0x00004000Ë

	)

11005 
	#SYSCFG_MCHDLYCR_DFSDM2CK26SEL
 ((
uöt32_t
)0x00008000Ë

	)

11006 
	#SYSCFG_MCHDLYCR_DFSDM2CK37SEL
 ((
uöt32_t
)0x00010000Ë

	)

11007 
	#SYSCFG_MCHDLYCR_DFSDM2CFG
 ((
uöt32_t
)0x00020000Ë

	)

11008 
	#SYSCFG_MCHDLYCR_DFSDM2CKOSEL
 ((
uöt32_t
)0x00040000Ë

	)

11017 
	#TIM_CR1_CEN
 ((
uöt16_t
)0x0001Ë

	)

11018 
	#TIM_CR1_UDIS
 ((
uöt16_t
)0x0002Ë

	)

11019 
	#TIM_CR1_URS
 ((
uöt16_t
)0x0004Ë

	)

11020 
	#TIM_CR1_OPM
 ((
uöt16_t
)0x0008Ë

	)

11021 
	#TIM_CR1_DIR
 ((
uöt16_t
)0x0010Ë

	)

11023 
	#TIM_CR1_CMS
 ((
uöt16_t
)0x0060Ë

	)

11024 
	#TIM_CR1_CMS_0
 ((
uöt16_t
)0x0020Ë

	)

11025 
	#TIM_CR1_CMS_1
 ((
uöt16_t
)0x0040Ë

	)

11027 
	#TIM_CR1_ARPE
 ((
uöt16_t
)0x0080Ë

	)

11029 
	#TIM_CR1_CKD
 ((
uöt16_t
)0x0300Ë

	)

11030 
	#TIM_CR1_CKD_0
 ((
uöt16_t
)0x0100Ë

	)

11031 
	#TIM_CR1_CKD_1
 ((
uöt16_t
)0x0200Ë

	)

11034 
	#TIM_CR2_CCPC
 ((
uöt16_t
)0x0001Ë

	)

11035 
	#TIM_CR2_CCUS
 ((
uöt16_t
)0x0004Ë

	)

11036 
	#TIM_CR2_CCDS
 ((
uöt16_t
)0x0008Ë

	)

11038 
	#TIM_CR2_MMS
 ((
uöt16_t
)0x0070Ë

	)

11039 
	#TIM_CR2_MMS_0
 ((
uöt16_t
)0x0010Ë

	)

11040 
	#TIM_CR2_MMS_1
 ((
uöt16_t
)0x0020Ë

	)

11041 
	#TIM_CR2_MMS_2
 ((
uöt16_t
)0x0040Ë

	)

11043 
	#TIM_CR2_TI1S
 ((
uöt16_t
)0x0080Ë

	)

11044 
	#TIM_CR2_OIS1
 ((
uöt16_t
)0x0100Ë

	)

11045 
	#TIM_CR2_OIS1N
 ((
uöt16_t
)0x0200Ë

	)

11046 
	#TIM_CR2_OIS2
 ((
uöt16_t
)0x0400Ë

	)

11047 
	#TIM_CR2_OIS2N
 ((
uöt16_t
)0x0800Ë

	)

11048 
	#TIM_CR2_OIS3
 ((
uöt16_t
)0x1000Ë

	)

11049 
	#TIM_CR2_OIS3N
 ((
uöt16_t
)0x2000Ë

	)

11050 
	#TIM_CR2_OIS4
 ((
uöt16_t
)0x4000Ë

	)

11053 
	#TIM_SMCR_SMS
 ((
uöt16_t
)0x0007Ë

	)

11054 
	#TIM_SMCR_SMS_0
 ((
uöt16_t
)0x0001Ë

	)

11055 
	#TIM_SMCR_SMS_1
 ((
uöt16_t
)0x0002Ë

	)

11056 
	#TIM_SMCR_SMS_2
 ((
uöt16_t
)0x0004Ë

	)

11058 
	#TIM_SMCR_TS
 ((
uöt16_t
)0x0070Ë

	)

11059 
	#TIM_SMCR_TS_0
 ((
uöt16_t
)0x0010Ë

	)

11060 
	#TIM_SMCR_TS_1
 ((
uöt16_t
)0x0020Ë

	)

11061 
	#TIM_SMCR_TS_2
 ((
uöt16_t
)0x0040Ë

	)

11063 
	#TIM_SMCR_MSM
 ((
uöt16_t
)0x0080Ë

	)

11065 
	#TIM_SMCR_ETF
 ((
uöt16_t
)0x0F00Ë

	)

11066 
	#TIM_SMCR_ETF_0
 ((
uöt16_t
)0x0100Ë

	)

11067 
	#TIM_SMCR_ETF_1
 ((
uöt16_t
)0x0200Ë

	)

11068 
	#TIM_SMCR_ETF_2
 ((
uöt16_t
)0x0400Ë

	)

11069 
	#TIM_SMCR_ETF_3
 ((
uöt16_t
)0x0800Ë

	)

11071 
	#TIM_SMCR_ETPS
 ((
uöt16_t
)0x3000Ë

	)

11072 
	#TIM_SMCR_ETPS_0
 ((
uöt16_t
)0x1000Ë

	)

11073 
	#TIM_SMCR_ETPS_1
 ((
uöt16_t
)0x2000Ë

	)

11075 
	#TIM_SMCR_ECE
 ((
uöt16_t
)0x4000Ë

	)

11076 
	#TIM_SMCR_ETP
 ((
uöt16_t
)0x8000Ë

	)

11079 
	#TIM_DIER_UIE
 ((
uöt16_t
)0x0001Ë

	)

11080 
	#TIM_DIER_CC1IE
 ((
uöt16_t
)0x0002Ë

	)

11081 
	#TIM_DIER_CC2IE
 ((
uöt16_t
)0x0004Ë

	)

11082 
	#TIM_DIER_CC3IE
 ((
uöt16_t
)0x0008Ë

	)

11083 
	#TIM_DIER_CC4IE
 ((
uöt16_t
)0x0010Ë

	)

11084 
	#TIM_DIER_COMIE
 ((
uöt16_t
)0x0020Ë

	)

11085 
	#TIM_DIER_TIE
 ((
uöt16_t
)0x0040Ë

	)

11086 
	#TIM_DIER_BIE
 ((
uöt16_t
)0x0080Ë

	)

11087 
	#TIM_DIER_UDE
 ((
uöt16_t
)0x0100Ë

	)

11088 
	#TIM_DIER_CC1DE
 ((
uöt16_t
)0x0200Ë

	)

11089 
	#TIM_DIER_CC2DE
 ((
uöt16_t
)0x0400Ë

	)

11090 
	#TIM_DIER_CC3DE
 ((
uöt16_t
)0x0800Ë

	)

11091 
	#TIM_DIER_CC4DE
 ((
uöt16_t
)0x1000Ë

	)

11092 
	#TIM_DIER_COMDE
 ((
uöt16_t
)0x2000Ë

	)

11093 
	#TIM_DIER_TDE
 ((
uöt16_t
)0x4000Ë

	)

11096 
	#TIM_SR_UIF
 ((
uöt16_t
)0x0001Ë

	)

11097 
	#TIM_SR_CC1IF
 ((
uöt16_t
)0x0002Ë

	)

11098 
	#TIM_SR_CC2IF
 ((
uöt16_t
)0x0004Ë

	)

11099 
	#TIM_SR_CC3IF
 ((
uöt16_t
)0x0008Ë

	)

11100 
	#TIM_SR_CC4IF
 ((
uöt16_t
)0x0010Ë

	)

11101 
	#TIM_SR_COMIF
 ((
uöt16_t
)0x0020Ë

	)

11102 
	#TIM_SR_TIF
 ((
uöt16_t
)0x0040Ë

	)

11103 
	#TIM_SR_BIF
 ((
uöt16_t
)0x0080Ë

	)

11104 
	#TIM_SR_CC1OF
 ((
uöt16_t
)0x0200Ë

	)

11105 
	#TIM_SR_CC2OF
 ((
uöt16_t
)0x0400Ë

	)

11106 
	#TIM_SR_CC3OF
 ((
uöt16_t
)0x0800Ë

	)

11107 
	#TIM_SR_CC4OF
 ((
uöt16_t
)0x1000Ë

	)

11110 
	#TIM_EGR_UG
 ((
uöt8_t
)0x01Ë

	)

11111 
	#TIM_EGR_CC1G
 ((
uöt8_t
)0x02Ë

	)

11112 
	#TIM_EGR_CC2G
 ((
uöt8_t
)0x04Ë

	)

11113 
	#TIM_EGR_CC3G
 ((
uöt8_t
)0x08Ë

	)

11114 
	#TIM_EGR_CC4G
 ((
uöt8_t
)0x10Ë

	)

11115 
	#TIM_EGR_COMG
 ((
uöt8_t
)0x20Ë

	)

11116 
	#TIM_EGR_TG
 ((
uöt8_t
)0x40Ë

	)

11117 
	#TIM_EGR_BG
 ((
uöt8_t
)0x80Ë

	)

11120 
	#TIM_CCMR1_CC1S
 ((
uöt16_t
)0x0003Ë

	)

11121 
	#TIM_CCMR1_CC1S_0
 ((
uöt16_t
)0x0001Ë

	)

11122 
	#TIM_CCMR1_CC1S_1
 ((
uöt16_t
)0x0002Ë

	)

11124 
	#TIM_CCMR1_OC1FE
 ((
uöt16_t
)0x0004Ë

	)

11125 
	#TIM_CCMR1_OC1PE
 ((
uöt16_t
)0x0008Ë

	)

11127 
	#TIM_CCMR1_OC1M
 ((
uöt16_t
)0x0070Ë

	)

11128 
	#TIM_CCMR1_OC1M_0
 ((
uöt16_t
)0x0010Ë

	)

11129 
	#TIM_CCMR1_OC1M_1
 ((
uöt16_t
)0x0020Ë

	)

11130 
	#TIM_CCMR1_OC1M_2
 ((
uöt16_t
)0x0040Ë

	)

11132 
	#TIM_CCMR1_OC1CE
 ((
uöt16_t
)0x0080Ë

	)

11134 
	#TIM_CCMR1_CC2S
 ((
uöt16_t
)0x0300Ë

	)

11135 
	#TIM_CCMR1_CC2S_0
 ((
uöt16_t
)0x0100Ë

	)

11136 
	#TIM_CCMR1_CC2S_1
 ((
uöt16_t
)0x0200Ë

	)

11138 
	#TIM_CCMR1_OC2FE
 ((
uöt16_t
)0x0400Ë

	)

11139 
	#TIM_CCMR1_OC2PE
 ((
uöt16_t
)0x0800Ë

	)

11141 
	#TIM_CCMR1_OC2M
 ((
uöt16_t
)0x7000Ë

	)

11142 
	#TIM_CCMR1_OC2M_0
 ((
uöt16_t
)0x1000Ë

	)

11143 
	#TIM_CCMR1_OC2M_1
 ((
uöt16_t
)0x2000Ë

	)

11144 
	#TIM_CCMR1_OC2M_2
 ((
uöt16_t
)0x4000Ë

	)

11146 
	#TIM_CCMR1_OC2CE
 ((
uöt16_t
)0x8000Ë

	)

11150 
	#TIM_CCMR1_IC1PSC
 ((
uöt16_t
)0x000CË

	)

11151 
	#TIM_CCMR1_IC1PSC_0
 ((
uöt16_t
)0x0004Ë

	)

11152 
	#TIM_CCMR1_IC1PSC_1
 ((
uöt16_t
)0x0008Ë

	)

11154 
	#TIM_CCMR1_IC1F
 ((
uöt16_t
)0x00F0Ë

	)

11155 
	#TIM_CCMR1_IC1F_0
 ((
uöt16_t
)0x0010Ë

	)

11156 
	#TIM_CCMR1_IC1F_1
 ((
uöt16_t
)0x0020Ë

	)

11157 
	#TIM_CCMR1_IC1F_2
 ((
uöt16_t
)0x0040Ë

	)

11158 
	#TIM_CCMR1_IC1F_3
 ((
uöt16_t
)0x0080Ë

	)

11160 
	#TIM_CCMR1_IC2PSC
 ((
uöt16_t
)0x0C00Ë

	)

11161 
	#TIM_CCMR1_IC2PSC_0
 ((
uöt16_t
)0x0400Ë

	)

11162 
	#TIM_CCMR1_IC2PSC_1
 ((
uöt16_t
)0x0800Ë

	)

11164 
	#TIM_CCMR1_IC2F
 ((
uöt16_t
)0xF000Ë

	)

11165 
	#TIM_CCMR1_IC2F_0
 ((
uöt16_t
)0x1000Ë

	)

11166 
	#TIM_CCMR1_IC2F_1
 ((
uöt16_t
)0x2000Ë

	)

11167 
	#TIM_CCMR1_IC2F_2
 ((
uöt16_t
)0x4000Ë

	)

11168 
	#TIM_CCMR1_IC2F_3
 ((
uöt16_t
)0x8000Ë

	)

11171 
	#TIM_CCMR2_CC3S
 ((
uöt16_t
)0x0003Ë

	)

11172 
	#TIM_CCMR2_CC3S_0
 ((
uöt16_t
)0x0001Ë

	)

11173 
	#TIM_CCMR2_CC3S_1
 ((
uöt16_t
)0x0002Ë

	)

11175 
	#TIM_CCMR2_OC3FE
 ((
uöt16_t
)0x0004Ë

	)

11176 
	#TIM_CCMR2_OC3PE
 ((
uöt16_t
)0x0008Ë

	)

11178 
	#TIM_CCMR2_OC3M
 ((
uöt16_t
)0x0070Ë

	)

11179 
	#TIM_CCMR2_OC3M_0
 ((
uöt16_t
)0x0010Ë

	)

11180 
	#TIM_CCMR2_OC3M_1
 ((
uöt16_t
)0x0020Ë

	)

11181 
	#TIM_CCMR2_OC3M_2
 ((
uöt16_t
)0x0040Ë

	)

11183 
	#TIM_CCMR2_OC3CE
 ((
uöt16_t
)0x0080Ë

	)

11185 
	#TIM_CCMR2_CC4S
 ((
uöt16_t
)0x0300Ë

	)

11186 
	#TIM_CCMR2_CC4S_0
 ((
uöt16_t
)0x0100Ë

	)

11187 
	#TIM_CCMR2_CC4S_1
 ((
uöt16_t
)0x0200Ë

	)

11189 
	#TIM_CCMR2_OC4FE
 ((
uöt16_t
)0x0400Ë

	)

11190 
	#TIM_CCMR2_OC4PE
 ((
uöt16_t
)0x0800Ë

	)

11192 
	#TIM_CCMR2_OC4M
 ((
uöt16_t
)0x7000Ë

	)

11193 
	#TIM_CCMR2_OC4M_0
 ((
uöt16_t
)0x1000Ë

	)

11194 
	#TIM_CCMR2_OC4M_1
 ((
uöt16_t
)0x2000Ë

	)

11195 
	#TIM_CCMR2_OC4M_2
 ((
uöt16_t
)0x4000Ë

	)

11197 
	#TIM_CCMR2_OC4CE
 ((
uöt16_t
)0x8000Ë

	)

11201 
	#TIM_CCMR2_IC3PSC
 ((
uöt16_t
)0x000CË

	)

11202 
	#TIM_CCMR2_IC3PSC_0
 ((
uöt16_t
)0x0004Ë

	)

11203 
	#TIM_CCMR2_IC3PSC_1
 ((
uöt16_t
)0x0008Ë

	)

11205 
	#TIM_CCMR2_IC3F
 ((
uöt16_t
)0x00F0Ë

	)

11206 
	#TIM_CCMR2_IC3F_0
 ((
uöt16_t
)0x0010Ë

	)

11207 
	#TIM_CCMR2_IC3F_1
 ((
uöt16_t
)0x0020Ë

	)

11208 
	#TIM_CCMR2_IC3F_2
 ((
uöt16_t
)0x0040Ë

	)

11209 
	#TIM_CCMR2_IC3F_3
 ((
uöt16_t
)0x0080Ë

	)

11211 
	#TIM_CCMR2_IC4PSC
 ((
uöt16_t
)0x0C00Ë

	)

11212 
	#TIM_CCMR2_IC4PSC_0
 ((
uöt16_t
)0x0400Ë

	)

11213 
	#TIM_CCMR2_IC4PSC_1
 ((
uöt16_t
)0x0800Ë

	)

11215 
	#TIM_CCMR2_IC4F
 ((
uöt16_t
)0xF000Ë

	)

11216 
	#TIM_CCMR2_IC4F_0
 ((
uöt16_t
)0x1000Ë

	)

11217 
	#TIM_CCMR2_IC4F_1
 ((
uöt16_t
)0x2000Ë

	)

11218 
	#TIM_CCMR2_IC4F_2
 ((
uöt16_t
)0x4000Ë

	)

11219 
	#TIM_CCMR2_IC4F_3
 ((
uöt16_t
)0x8000Ë

	)

11222 
	#TIM_CCER_CC1E
 ((
uöt16_t
)0x0001Ë

	)

11223 
	#TIM_CCER_CC1P
 ((
uöt16_t
)0x0002Ë

	)

11224 
	#TIM_CCER_CC1NE
 ((
uöt16_t
)0x0004Ë

	)

11225 
	#TIM_CCER_CC1NP
 ((
uöt16_t
)0x0008Ë

	)

11226 
	#TIM_CCER_CC2E
 ((
uöt16_t
)0x0010Ë

	)

11227 
	#TIM_CCER_CC2P
 ((
uöt16_t
)0x0020Ë

	)

11228 
	#TIM_CCER_CC2NE
 ((
uöt16_t
)0x0040Ë

	)

11229 
	#TIM_CCER_CC2NP
 ((
uöt16_t
)0x0080Ë

	)

11230 
	#TIM_CCER_CC3E
 ((
uöt16_t
)0x0100Ë

	)

11231 
	#TIM_CCER_CC3P
 ((
uöt16_t
)0x0200Ë

	)

11232 
	#TIM_CCER_CC3NE
 ((
uöt16_t
)0x0400Ë

	)

11233 
	#TIM_CCER_CC3NP
 ((
uöt16_t
)0x0800Ë

	)

11234 
	#TIM_CCER_CC4E
 ((
uöt16_t
)0x1000Ë

	)

11235 
	#TIM_CCER_CC4P
 ((
uöt16_t
)0x2000Ë

	)

11236 
	#TIM_CCER_CC4NP
 ((
uöt16_t
)0x8000Ë

	)

11239 
	#TIM_CNT_CNT
 ((
uöt16_t
)0xFFFFË

	)

11242 
	#TIM_PSC_PSC
 ((
uöt16_t
)0xFFFFË

	)

11245 
	#TIM_ARR_ARR
 ((
uöt16_t
)0xFFFFË

	)

11248 
	#TIM_RCR_REP
 ((
uöt8_t
)0xFFË

	)

11251 
	#TIM_CCR1_CCR1
 ((
uöt16_t
)0xFFFFË

	)

11254 
	#TIM_CCR2_CCR2
 ((
uöt16_t
)0xFFFFË

	)

11257 
	#TIM_CCR3_CCR3
 ((
uöt16_t
)0xFFFFË

	)

11260 
	#TIM_CCR4_CCR4
 ((
uöt16_t
)0xFFFFË

	)

11263 
	#TIM_BDTR_DTG
 ((
uöt16_t
)0x00FFË

	)

11264 
	#TIM_BDTR_DTG_0
 ((
uöt16_t
)0x0001Ë

	)

11265 
	#TIM_BDTR_DTG_1
 ((
uöt16_t
)0x0002Ë

	)

11266 
	#TIM_BDTR_DTG_2
 ((
uöt16_t
)0x0004Ë

	)

11267 
	#TIM_BDTR_DTG_3
 ((
uöt16_t
)0x0008Ë

	)

11268 
	#TIM_BDTR_DTG_4
 ((
uöt16_t
)0x0010Ë

	)

11269 
	#TIM_BDTR_DTG_5
 ((
uöt16_t
)0x0020Ë

	)

11270 
	#TIM_BDTR_DTG_6
 ((
uöt16_t
)0x0040Ë

	)

11271 
	#TIM_BDTR_DTG_7
 ((
uöt16_t
)0x0080Ë

	)

11273 
	#TIM_BDTR_LOCK
 ((
uöt16_t
)0x0300Ë

	)

11274 
	#TIM_BDTR_LOCK_0
 ((
uöt16_t
)0x0100Ë

	)

11275 
	#TIM_BDTR_LOCK_1
 ((
uöt16_t
)0x0200Ë

	)

11277 
	#TIM_BDTR_OSSI
 ((
uöt16_t
)0x0400Ë

	)

11278 
	#TIM_BDTR_OSSR
 ((
uöt16_t
)0x0800Ë

	)

11279 
	#TIM_BDTR_BKE
 ((
uöt16_t
)0x1000Ë

	)

11280 
	#TIM_BDTR_BKP
 ((
uöt16_t
)0x2000Ë

	)

11281 
	#TIM_BDTR_AOE
 ((
uöt16_t
)0x4000Ë

	)

11282 
	#TIM_BDTR_MOE
 ((
uöt16_t
)0x8000Ë

	)

11285 
	#TIM_DCR_DBA
 ((
uöt16_t
)0x001FË

	)

11286 
	#TIM_DCR_DBA_0
 ((
uöt16_t
)0x0001Ë

	)

11287 
	#TIM_DCR_DBA_1
 ((
uöt16_t
)0x0002Ë

	)

11288 
	#TIM_DCR_DBA_2
 ((
uöt16_t
)0x0004Ë

	)

11289 
	#TIM_DCR_DBA_3
 ((
uöt16_t
)0x0008Ë

	)

11290 
	#TIM_DCR_DBA_4
 ((
uöt16_t
)0x0010Ë

	)

11292 
	#TIM_DCR_DBL
 ((
uöt16_t
)0x1F00Ë

	)

11293 
	#TIM_DCR_DBL_0
 ((
uöt16_t
)0x0100Ë

	)

11294 
	#TIM_DCR_DBL_1
 ((
uöt16_t
)0x0200Ë

	)

11295 
	#TIM_DCR_DBL_2
 ((
uöt16_t
)0x0400Ë

	)

11296 
	#TIM_DCR_DBL_3
 ((
uöt16_t
)0x0800Ë

	)

11297 
	#TIM_DCR_DBL_4
 ((
uöt16_t
)0x1000Ë

	)

11300 
	#TIM_DMAR_DMAB
 ((
uöt16_t
)0xFFFFË

	)

11303 
	#TIM_OR_TI4_RMP
 ((
uöt16_t
)0x00C0Ë

	)

11304 
	#TIM_OR_TI4_RMP_0
 ((
uöt16_t
)0x0040Ë

	)

11305 
	#TIM_OR_TI4_RMP_1
 ((
uöt16_t
)0x0080Ë

	)

11306 
	#TIM_OR_ITR1_RMP
 ((
uöt16_t
)0x0C00Ë

	)

11307 
	#TIM_OR_ITR1_RMP_0
 ((
uöt16_t
)0x0400Ë

	)

11308 
	#TIM_OR_ITR1_RMP_1
 ((
uöt16_t
)0x0800Ë

	)

11310 #i‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F413_423xx
)

11317 
	#LPTIM_ISR_CMPM
 ((
uöt32_t
)0x00000001Ë

	)

11318 
	#LPTIM_ISR_ARRM
 ((
uöt32_t
)0x00000002Ë

	)

11319 
	#LPTIM_ISR_EXTTRIG
 ((
uöt32_t
)0x00000004Ë

	)

11320 
	#LPTIM_ISR_CMPOK
 ((
uöt32_t
)0x00000008Ë

	)

11321 
	#LPTIM_ISR_ARROK
 ((
uöt32_t
)0x00000010Ë

	)

11322 
	#LPTIM_ISR_UP
 ((
uöt32_t
)0x00000020Ë

	)

11323 
	#LPTIM_ISR_DOWN
 ((
uöt32_t
)0x00000040Ë

	)

11326 
	#LPTIM_ICR_CMPMCF
 ((
uöt32_t
)0x00000001Ë

	)

11327 
	#LPTIM_ICR_ARRMCF
 ((
uöt32_t
)0x00000002Ë

	)

11328 
	#LPTIM_ICR_EXTTRIGCF
 ((
uöt32_t
)0x00000004Ë

	)

11329 
	#LPTIM_ICR_CMPOKCF
 ((
uöt32_t
)0x00000008Ë

	)

11330 
	#LPTIM_ICR_ARROKCF
 ((
uöt32_t
)0x00000010Ë

	)

11331 
	#LPTIM_ICR_UPCF
 ((
uöt32_t
)0x00000020Ë

	)

11332 
	#LPTIM_ICR_DOWNCF
 ((
uöt32_t
)0x00000040Ë

	)

11335 
	#LPTIM_IER_CMPMIE
 ((
uöt32_t
)0x00000001Ë

	)

11336 
	#LPTIM_IER_ARRMIE
 ((
uöt32_t
)0x00000002Ë

	)

11337 
	#LPTIM_IER_EXTTRIGIE
 ((
uöt32_t
)0x00000004Ë

	)

11338 
	#LPTIM_IER_CMPOKIE
 ((
uöt32_t
)0x00000008Ë

	)

11339 
	#LPTIM_IER_ARROKIE
 ((
uöt32_t
)0x00000010Ë

	)

11340 
	#LPTIM_IER_UPIE
 ((
uöt32_t
)0x00000020Ë

	)

11341 
	#LPTIM_IER_DOWNIE
 ((
uöt32_t
)0x00000040Ë

	)

11344 
	#LPTIM_CFGR_CKSEL
 ((
uöt32_t
)0x00000001Ë

	)

11346 
	#LPTIM_CFGR_CKPOL
 ((
uöt32_t
)0x00000006Ë

	)

11347 
	#LPTIM_CFGR_CKPOL_0
 ((
uöt32_t
)0x00000002Ë

	)

11348 
	#LPTIM_CFGR_CKPOL_1
 ((
uöt32_t
)0x00000004Ë

	)

11350 
	#LPTIM_CFGR_CKFLT
 ((
uöt32_t
)0x00000018Ë

	)

11351 
	#LPTIM_CFGR_CKFLT_0
 ((
uöt32_t
)0x00000008Ë

	)

11352 
	#LPTIM_CFGR_CKFLT_1
 ((
uöt32_t
)0x00000010Ë

	)

11354 
	#LPTIM_CFGR_TRGFLT
 ((
uöt32_t
)0x000000C0Ë

	)

11355 
	#LPTIM_CFGR_TRGFLT_0
 ((
uöt32_t
)0x00000040Ë

	)

11356 
	#LPTIM_CFGR_TRGFLT_1
 ((
uöt32_t
)0x00000080Ë

	)

11358 
	#LPTIM_CFGR_PRESC
 ((
uöt32_t
)0x00000E00Ë

	)

11359 
	#LPTIM_CFGR_PRESC_0
 ((
uöt32_t
)0x00000200Ë

	)

11360 
	#LPTIM_CFGR_PRESC_1
 ((
uöt32_t
)0x00000400Ë

	)

11361 
	#LPTIM_CFGR_PRESC_2
 ((
uöt32_t
)0x00000800Ë

	)

11363 
	#LPTIM_CFGR_TRIGSEL
 ((
uöt32_t
)0x0000E000Ë

	)

11364 
	#LPTIM_CFGR_TRIGSEL_0
 ((
uöt32_t
)0x00002000Ë

	)

11365 
	#LPTIM_CFGR_TRIGSEL_1
 ((
uöt32_t
)0x00004000Ë

	)

11366 
	#LPTIM_CFGR_TRIGSEL_2
 ((
uöt32_t
)0x00008000Ë

	)

11368 
	#LPTIM_CFGR_TRIGEN
 ((
uöt32_t
)0x00060000Ë

	)

11369 
	#LPTIM_CFGR_TRIGEN_0
 ((
uöt32_t
)0x00020000Ë

	)

11370 
	#LPTIM_CFGR_TRIGEN_1
 ((
uöt32_t
)0x00040000Ë

	)

11372 
	#LPTIM_CFGR_TIMOUT
 ((
uöt32_t
)0x00080000Ë

	)

11373 
	#LPTIM_CFGR_WAVE
 ((
uöt32_t
)0x00100000Ë

	)

11374 
	#LPTIM_CFGR_WAVPOL
 ((
uöt32_t
)0x00200000Ë

	)

11375 
	#LPTIM_CFGR_PRELOAD
 ((
uöt32_t
)0x00400000Ë

	)

11376 
	#LPTIM_CFGR_COUNTMODE
 ((
uöt32_t
)0x00800000Ë

	)

11377 
	#LPTIM_CFGR_ENC
 ((
uöt32_t
)0x01000000Ë

	)

11380 
	#LPTIM_CR_ENABLE
 ((
uöt32_t
)0x00000001Ë

	)

11381 
	#LPTIM_CR_SNGSTRT
 ((
uöt32_t
)0x00000002Ë

	)

11382 
	#LPTIM_CR_CNTSTRT
 ((
uöt32_t
)0x00000004Ë

	)

11385 
	#LPTIM_CMP_CMP
 ((
uöt32_t
)0x0000FFFFË

	)

11388 
	#LPTIM_ARR_ARR
 ((
uöt32_t
)0x0000FFFFË

	)

11391 
	#LPTIM_CNT_CNT
 ((
uöt32_t
)0x0000FFFFË

	)

11394 
	#LPTIM_OR_OR
 ((
uöt32_t
)0x00000003Ë

	)

11395 
	#LPTIM_OR_OR_0
 ((
uöt32_t
)0x00000001Ë

	)

11396 
	#LPTIM_OR_OR_1
 ((
uöt32_t
)0x00000002Ë

	)

11405 
	#USART_SR_PE
 ((
uöt16_t
)0x0001Ë

	)

11406 
	#USART_SR_FE
 ((
uöt16_t
)0x0002Ë

	)

11407 
	#USART_SR_NE
 ((
uöt16_t
)0x0004Ë

	)

11408 
	#USART_SR_ORE
 ((
uöt16_t
)0x0008Ë

	)

11409 
	#USART_SR_IDLE
 ((
uöt16_t
)0x0010Ë

	)

11410 
	#USART_SR_RXNE
 ((
uöt16_t
)0x0020Ë

	)

11411 
	#USART_SR_TC
 ((
uöt16_t
)0x0040Ë

	)

11412 
	#USART_SR_TXE
 ((
uöt16_t
)0x0080Ë

	)

11413 
	#USART_SR_LBD
 ((
uöt16_t
)0x0100Ë

	)

11414 
	#USART_SR_CTS
 ((
uöt16_t
)0x0200Ë

	)

11417 
	#USART_DR_DR
 ((
uöt16_t
)0x01FFË

	)

11420 
	#USART_BRR_DIV_Fø˘i⁄
 ((
uöt16_t
)0x000FË

	)

11421 
	#USART_BRR_DIV_M™tisß
 ((
uöt16_t
)0xFFF0Ë

	)

11424 
	#USART_CR1_SBK
 ((
uöt16_t
)0x0001Ë

	)

11425 
	#USART_CR1_RWU
 ((
uöt16_t
)0x0002Ë

	)

11426 
	#USART_CR1_RE
 ((
uöt16_t
)0x0004Ë

	)

11427 
	#USART_CR1_TE
 ((
uöt16_t
)0x0008Ë

	)

11428 
	#USART_CR1_IDLEIE
 ((
uöt16_t
)0x0010Ë

	)

11429 
	#USART_CR1_RXNEIE
 ((
uöt16_t
)0x0020Ë

	)

11430 
	#USART_CR1_TCIE
 ((
uöt16_t
)0x0040Ë

	)

11431 
	#USART_CR1_TXEIE
 ((
uöt16_t
)0x0080Ë

	)

11432 
	#USART_CR1_PEIE
 ((
uöt16_t
)0x0100Ë

	)

11433 
	#USART_CR1_PS
 ((
uöt16_t
)0x0200Ë

	)

11434 
	#USART_CR1_PCE
 ((
uöt16_t
)0x0400Ë

	)

11435 
	#USART_CR1_WAKE
 ((
uöt16_t
)0x0800Ë

	)

11436 
	#USART_CR1_M
 ((
uöt16_t
)0x1000Ë

	)

11437 
	#USART_CR1_UE
 ((
uöt16_t
)0x2000Ë

	)

11438 
	#USART_CR1_OVER8
 ((
uöt16_t
)0x8000Ë

	)

11441 
	#USART_CR2_ADD
 ((
uöt16_t
)0x000FË

	)

11442 
	#USART_CR2_LBDL
 ((
uöt16_t
)0x0020Ë

	)

11443 
	#USART_CR2_LBDIE
 ((
uöt16_t
)0x0040Ë

	)

11444 
	#USART_CR2_LBCL
 ((
uöt16_t
)0x0100Ë

	)

11445 
	#USART_CR2_CPHA
 ((
uöt16_t
)0x0200Ë

	)

11446 
	#USART_CR2_CPOL
 ((
uöt16_t
)0x0400Ë

	)

11447 
	#USART_CR2_CLKEN
 ((
uöt16_t
)0x0800Ë

	)

11449 
	#USART_CR2_STOP
 ((
uöt16_t
)0x3000Ë

	)

11450 
	#USART_CR2_STOP_0
 ((
uöt16_t
)0x1000Ë

	)

11451 
	#USART_CR2_STOP_1
 ((
uöt16_t
)0x2000Ë

	)

11453 
	#USART_CR2_LINEN
 ((
uöt16_t
)0x4000Ë

	)

11456 
	#USART_CR3_EIE
 ((
uöt16_t
)0x0001Ë

	)

11457 
	#USART_CR3_IREN
 ((
uöt16_t
)0x0002Ë

	)

11458 
	#USART_CR3_IRLP
 ((
uöt16_t
)0x0004Ë

	)

11459 
	#USART_CR3_HDSEL
 ((
uöt16_t
)0x0008Ë

	)

11460 
	#USART_CR3_NACK
 ((
uöt16_t
)0x0010Ë

	)

11461 
	#USART_CR3_SCEN
 ((
uöt16_t
)0x0020Ë

	)

11462 
	#USART_CR3_DMAR
 ((
uöt16_t
)0x0040Ë

	)

11463 
	#USART_CR3_DMAT
 ((
uöt16_t
)0x0080Ë

	)

11464 
	#USART_CR3_RTSE
 ((
uöt16_t
)0x0100Ë

	)

11465 
	#USART_CR3_CTSE
 ((
uöt16_t
)0x0200Ë

	)

11466 
	#USART_CR3_CTSIE
 ((
uöt16_t
)0x0400Ë

	)

11467 
	#USART_CR3_ONEBIT
 ((
uöt16_t
)0x0800Ë

	)

11470 
	#USART_GTPR_PSC
 ((
uöt16_t
)0x00FFË

	)

11471 
	#USART_GTPR_PSC_0
 ((
uöt16_t
)0x0001Ë

	)

11472 
	#USART_GTPR_PSC_1
 ((
uöt16_t
)0x0002Ë

	)

11473 
	#USART_GTPR_PSC_2
 ((
uöt16_t
)0x0004Ë

	)

11474 
	#USART_GTPR_PSC_3
 ((
uöt16_t
)0x0008Ë

	)

11475 
	#USART_GTPR_PSC_4
 ((
uöt16_t
)0x0010Ë

	)

11476 
	#USART_GTPR_PSC_5
 ((
uöt16_t
)0x0020Ë

	)

11477 
	#USART_GTPR_PSC_6
 ((
uöt16_t
)0x0040Ë

	)

11478 
	#USART_GTPR_PSC_7
 ((
uöt16_t
)0x0080Ë

	)

11480 
	#USART_GTPR_GT
 ((
uöt16_t
)0xFF00Ë

	)

11488 
	#WWDG_CR_T
 ((
uöt8_t
)0x7FË

	)

11489 
	#WWDG_CR_T_0
 ((
uöt8_t
)0x01Ë

	)

11490 
	#WWDG_CR_T_1
 ((
uöt8_t
)0x02Ë

	)

11491 
	#WWDG_CR_T_2
 ((
uöt8_t
)0x04Ë

	)

11492 
	#WWDG_CR_T_3
 ((
uöt8_t
)0x08Ë

	)

11493 
	#WWDG_CR_T_4
 ((
uöt8_t
)0x10Ë

	)

11494 
	#WWDG_CR_T_5
 ((
uöt8_t
)0x20Ë

	)

11495 
	#WWDG_CR_T_6
 ((
uöt8_t
)0x40Ë

	)

11497 
	#WWDG_CR_T0
 
WWDG_CR_T_0


	)

11498 
	#WWDG_CR_T1
 
WWDG_CR_T_1


	)

11499 
	#WWDG_CR_T2
 
WWDG_CR_T_2


	)

11500 
	#WWDG_CR_T3
 
WWDG_CR_T_3


	)

11501 
	#WWDG_CR_T4
 
WWDG_CR_T_4


	)

11502 
	#WWDG_CR_T5
 
WWDG_CR_T_5


	)

11503 
	#WWDG_CR_T6
 
WWDG_CR_T_6


	)

11505 
	#WWDG_CR_WDGA
 ((
uöt8_t
)0x80Ë

	)

11508 
	#WWDG_CFR_W
 ((
uöt16_t
)0x007FË

	)

11509 
	#WWDG_CFR_W_0
 ((
uöt16_t
)0x0001Ë

	)

11510 
	#WWDG_CFR_W_1
 ((
uöt16_t
)0x0002Ë

	)

11511 
	#WWDG_CFR_W_2
 ((
uöt16_t
)0x0004Ë

	)

11512 
	#WWDG_CFR_W_3
 ((
uöt16_t
)0x0008Ë

	)

11513 
	#WWDG_CFR_W_4
 ((
uöt16_t
)0x0010Ë

	)

11514 
	#WWDG_CFR_W_5
 ((
uöt16_t
)0x0020Ë

	)

11515 
	#WWDG_CFR_W_6
 ((
uöt16_t
)0x0040Ë

	)

11517 
	#WWDG_CFR_W0
 
WWDG_CFR_W_0


	)

11518 
	#WWDG_CFR_W1
 
WWDG_CFR_W_1


	)

11519 
	#WWDG_CFR_W2
 
WWDG_CFR_W_2


	)

11520 
	#WWDG_CFR_W3
 
WWDG_CFR_W_3


	)

11521 
	#WWDG_CFR_W4
 
WWDG_CFR_W_4


	)

11522 
	#WWDG_CFR_W5
 
WWDG_CFR_W_5


	)

11523 
	#WWDG_CFR_W6
 
WWDG_CFR_W_6


	)

11525 
	#WWDG_CFR_WDGTB
 ((
uöt16_t
)0x0180Ë

	)

11526 
	#WWDG_CFR_WDGTB_0
 ((
uöt16_t
)0x0080Ë

	)

11527 
	#WWDG_CFR_WDGTB_1
 ((
uöt16_t
)0x0100Ë

	)

11529 
	#WWDG_CFR_WDGTB0
 
WWDG_CFR_WDGTB_0


	)

11530 
	#WWDG_CFR_WDGTB1
 
WWDG_CFR_WDGTB_1


	)

11532 
	#WWDG_CFR_EWI
 ((
uöt16_t
)0x0200Ë

	)

11535 
	#WWDG_SR_EWIF
 ((
uöt8_t
)0x01Ë

	)

11544 
	#DBGMCU_IDCODE_DEV_ID
 ((
uöt32_t
)0x00000FFF)

	)

11545 
	#DBGMCU_IDCODE_REV_ID
 ((
uöt32_t
)0xFFFF0000)

	)

11548 
	#DBGMCU_CR_DBG_SLEEP
 ((
uöt32_t
)0x00000001)

	)

11549 
	#DBGMCU_CR_DBG_STOP
 ((
uöt32_t
)0x00000002)

	)

11550 
	#DBGMCU_CR_DBG_STANDBY
 ((
uöt32_t
)0x00000004)

	)

11551 
	#DBGMCU_CR_TRACE_IOEN
 ((
uöt32_t
)0x00000020)

	)

11553 
	#DBGMCU_CR_TRACE_MODE
 ((
uöt32_t
)0x000000C0)

	)

11554 
	#DBGMCU_CR_TRACE_MODE_0
 ((
uöt32_t
)0x00000040)

	)

11555 
	#DBGMCU_CR_TRACE_MODE_1
 ((
uöt32_t
)0x00000080)

	)

11558 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
uöt32_t
)0x00000001)

	)

11559 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
uöt32_t
)0x00000002)

	)

11560 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
uöt32_t
)0x00000004)

	)

11561 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
uöt32_t
)0x00000008)

	)

11562 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
uöt32_t
)0x00000010)

	)

11563 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
uöt32_t
)0x00000020)

	)

11564 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
uöt32_t
)0x00000040)

	)

11565 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
uöt32_t
)0x00000080)

	)

11566 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
uöt32_t
)0x00000100)

	)

11567 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
uöt32_t
)0x00000400)

	)

11568 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
uöt32_t
)0x00000800)

	)

11569 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
uöt32_t
)0x00001000)

	)

11570 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00200000)

	)

11571 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00400000)

	)

11572 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
uöt32_t
)0x00800000)

	)

11573 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
uöt32_t
)0x02000000)

	)

11574 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
uöt32_t
)0x04000000)

	)

11576 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

11579 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
uöt32_t
)0x00000001)

	)

11580 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
uöt32_t
)0x00000002)

	)

11581 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
uöt32_t
)0x00010000)

	)

11582 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
uöt32_t
)0x00020000)

	)

11583 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
uöt32_t
)0x00040000)

	)

11591 
	#ETH_MACCR_WD
 ((
uöt32_t
)0x00800000Ë

	)

11592 
	#ETH_MACCR_JD
 ((
uöt32_t
)0x00400000Ë

	)

11593 
	#ETH_MACCR_IFG
 ((
uöt32_t
)0x000E0000Ë

	)

11594 
	#ETH_MACCR_IFG_96Bô
 ((
uöt32_t
)0x00000000Ë

	)

11595 
	#ETH_MACCR_IFG_88Bô
 ((
uöt32_t
)0x00020000Ë

	)

11596 
	#ETH_MACCR_IFG_80Bô
 ((
uöt32_t
)0x00040000Ë

	)

11597 
	#ETH_MACCR_IFG_72Bô
 ((
uöt32_t
)0x00060000Ë

	)

11598 
	#ETH_MACCR_IFG_64Bô
 ((
uöt32_t
)0x00080000Ë

	)

11599 
	#ETH_MACCR_IFG_56Bô
 ((
uöt32_t
)0x000A0000Ë

	)

11600 
	#ETH_MACCR_IFG_48Bô
 ((
uöt32_t
)0x000C0000Ë

	)

11601 
	#ETH_MACCR_IFG_40Bô
 ((
uöt32_t
)0x000E0000Ë

	)

11602 
	#ETH_MACCR_CSD
 ((
uöt32_t
)0x00010000Ë

	)

11603 
	#ETH_MACCR_FES
 ((
uöt32_t
)0x00004000Ë

	)

11604 
	#ETH_MACCR_ROD
 ((
uöt32_t
)0x00002000Ë

	)

11605 
	#ETH_MACCR_LM
 ((
uöt32_t
)0x00001000Ë

	)

11606 
	#ETH_MACCR_DM
 ((
uöt32_t
)0x00000800Ë

	)

11607 
	#ETH_MACCR_IPCO
 ((
uöt32_t
)0x00000400Ë

	)

11608 
	#ETH_MACCR_RD
 ((
uöt32_t
)0x00000200Ë

	)

11609 
	#ETH_MACCR_APCS
 ((
uöt32_t
)0x00000080Ë

	)

11610 
	#ETH_MACCR_BL
 ((
uöt32_t
)0x00000060Ë

	)

11612 
	#ETH_MACCR_BL_10
 ((
uöt32_t
)0x00000000Ë

	)

11613 
	#ETH_MACCR_BL_8
 ((
uöt32_t
)0x00000020Ë

	)

11614 
	#ETH_MACCR_BL_4
 ((
uöt32_t
)0x00000040Ë

	)

11615 
	#ETH_MACCR_BL_1
 ((
uöt32_t
)0x00000060Ë

	)

11616 
	#ETH_MACCR_DC
 ((
uöt32_t
)0x00000010Ë

	)

11617 
	#ETH_MACCR_TE
 ((
uöt32_t
)0x00000008Ë

	)

11618 
	#ETH_MACCR_RE
 ((
uöt32_t
)0x00000004Ë

	)

11621 
	#ETH_MACFFR_RA
 ((
uöt32_t
)0x80000000Ë

	)

11622 
	#ETH_MACFFR_HPF
 ((
uöt32_t
)0x00000400Ë

	)

11623 
	#ETH_MACFFR_SAF
 ((
uöt32_t
)0x00000200Ë

	)

11624 
	#ETH_MACFFR_SAIF
 ((
uöt32_t
)0x00000100Ë

	)

11625 
	#ETH_MACFFR_PCF
 ((
uöt32_t
)0x000000C0Ë

	)

11626 
	#ETH_MACFFR_PCF_BlockAŒ
 ((
uöt32_t
)0x00000040Ë

	)

11627 
	#ETH_MACFFR_PCF_F‹w¨dAŒ
 ((
uöt32_t
)0x00000080Ë

	)

11628 
	#ETH_MACFFR_PCF_F‹w¨dPas£dAddrFûãr
 ((
uöt32_t
)0x000000C0Ë

	)

11629 
	#ETH_MACFFR_BFD
 ((
uöt32_t
)0x00000020Ë

	)

11630 
	#ETH_MACFFR_PAM
 ((
uöt32_t
)0x00000010Ë

	)

11631 
	#ETH_MACFFR_DAIF
 ((
uöt32_t
)0x00000008Ë

	)

11632 
	#ETH_MACFFR_HM
 ((
uöt32_t
)0x00000004Ë

	)

11633 
	#ETH_MACFFR_HU
 ((
uöt32_t
)0x00000002Ë

	)

11634 
	#ETH_MACFFR_PM
 ((
uöt32_t
)0x00000001Ë

	)

11637 
	#ETH_MACHTHR_HTH
 ((
uöt32_t
)0xFFFFFFFFË

	)

11640 
	#ETH_MACHTLR_HTL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11643 
	#ETH_MACMIIAR_PA
 ((
uöt32_t
)0x0000F800Ë

	)

11644 
	#ETH_MACMIIAR_MR
 ((
uöt32_t
)0x000007C0Ë

	)

11645 
	#ETH_MACMIIAR_CR
 ((
uöt32_t
)0x0000001CË

	)

11646 
	#ETH_MACMIIAR_CR_Div42
 ((
uöt32_t
)0x00000000Ë

	)

11647 
	#ETH_MACMIIAR_CR_Div62
 ((
uöt32_t
)0x00000004Ë

	)

11648 
	#ETH_MACMIIAR_CR_Div16
 ((
uöt32_t
)0x00000008Ë

	)

11649 
	#ETH_MACMIIAR_CR_Div26
 ((
uöt32_t
)0x0000000CË

	)

11650 
	#ETH_MACMIIAR_CR_Div102
 ((
uöt32_t
)0x00000010Ë

	)

11651 
	#ETH_MACMIIAR_MW
 ((
uöt32_t
)0x00000002Ë

	)

11652 
	#ETH_MACMIIAR_MB
 ((
uöt32_t
)0x00000001Ë

	)

11655 
	#ETH_MACMIIDR_MD
 ((
uöt32_t
)0x0000FFFFË

	)

11658 
	#ETH_MACFCR_PT
 ((
uöt32_t
)0xFFFF0000Ë

	)

11659 
	#ETH_MACFCR_ZQPD
 ((
uöt32_t
)0x00000080Ë

	)

11660 
	#ETH_MACFCR_PLT
 ((
uöt32_t
)0x00000030Ë

	)

11661 
	#ETH_MACFCR_PLT_Möus4
 ((
uöt32_t
)0x00000000Ë

	)

11662 
	#ETH_MACFCR_PLT_Möus28
 ((
uöt32_t
)0x00000010Ë

	)

11663 
	#ETH_MACFCR_PLT_Möus144
 ((
uöt32_t
)0x00000020Ë

	)

11664 
	#ETH_MACFCR_PLT_Möus256
 ((
uöt32_t
)0x00000030Ë

	)

11665 
	#ETH_MACFCR_UPFD
 ((
uöt32_t
)0x00000008Ë

	)

11666 
	#ETH_MACFCR_RFCE
 ((
uöt32_t
)0x00000004Ë

	)

11667 
	#ETH_MACFCR_TFCE
 ((
uöt32_t
)0x00000002Ë

	)

11668 
	#ETH_MACFCR_FCBBPA
 ((
uöt32_t
)0x00000001Ë

	)

11671 
	#ETH_MACVLANTR_VLANTC
 ((
uöt32_t
)0x00010000Ë

	)

11672 
	#ETH_MACVLANTR_VLANTI
 ((
uöt32_t
)0x0000FFFFË

	)

11675 
	#ETH_MACRWUFFR_D
 ((
uöt32_t
)0xFFFFFFFFË

	)

11689 
	#ETH_MACPMTCSR_WFFRPR
 ((
uöt32_t
)0x80000000Ë

	)

11690 
	#ETH_MACPMTCSR_GU
 ((
uöt32_t
)0x00000200Ë

	)

11691 
	#ETH_MACPMTCSR_WFR
 ((
uöt32_t
)0x00000040Ë

	)

11692 
	#ETH_MACPMTCSR_MPR
 ((
uöt32_t
)0x00000020Ë

	)

11693 
	#ETH_MACPMTCSR_WFE
 ((
uöt32_t
)0x00000004Ë

	)

11694 
	#ETH_MACPMTCSR_MPE
 ((
uöt32_t
)0x00000002Ë

	)

11695 
	#ETH_MACPMTCSR_PD
 ((
uöt32_t
)0x00000001Ë

	)

11698 
	#ETH_MACSR_TSTS
 ((
uöt32_t
)0x00000200Ë

	)

11699 
	#ETH_MACSR_MMCTS
 ((
uöt32_t
)0x00000040Ë

	)

11700 
	#ETH_MACSR_MMMCRS
 ((
uöt32_t
)0x00000020Ë

	)

11701 
	#ETH_MACSR_MMCS
 ((
uöt32_t
)0x00000010Ë

	)

11702 
	#ETH_MACSR_PMTS
 ((
uöt32_t
)0x00000008Ë

	)

11705 
	#ETH_MACIMR_TSTIM
 ((
uöt32_t
)0x00000200Ë

	)

11706 
	#ETH_MACIMR_PMTIM
 ((
uöt32_t
)0x00000008Ë

	)

11709 
	#ETH_MACA0HR_MACA0H
 ((
uöt32_t
)0x0000FFFFË

	)

11712 
	#ETH_MACA0LR_MACA0L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11715 
	#ETH_MACA1HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11716 
	#ETH_MACA1HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11717 
	#ETH_MACA1HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11718 
	#ETH_MACA1HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11719 
	#ETH_MACA1HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11720 
	#ETH_MACA1HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11721 
	#ETH_MACA1HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11722 
	#ETH_MACA1HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11723 
	#ETH_MACA1HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11724 
	#ETH_MACA1HR_MACA1H
 ((
uöt32_t
)0x0000FFFFË

	)

11727 
	#ETH_MACA1LR_MACA1L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11730 
	#ETH_MACA2HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11731 
	#ETH_MACA2HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11732 
	#ETH_MACA2HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11733 
	#ETH_MACA2HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11734 
	#ETH_MACA2HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11735 
	#ETH_MACA2HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11736 
	#ETH_MACA2HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11737 
	#ETH_MACA2HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11738 
	#ETH_MACA2HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11739 
	#ETH_MACA2HR_MACA2H
 ((
uöt32_t
)0x0000FFFFË

	)

11742 
	#ETH_MACA2LR_MACA2L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11745 
	#ETH_MACA3HR_AE
 ((
uöt32_t
)0x80000000Ë

	)

11746 
	#ETH_MACA3HR_SA
 ((
uöt32_t
)0x40000000Ë

	)

11747 
	#ETH_MACA3HR_MBC
 ((
uöt32_t
)0x3F000000Ë

	)

11748 
	#ETH_MACA3HR_MBC_HBôs15_8
 ((
uöt32_t
)0x20000000Ë

	)

11749 
	#ETH_MACA3HR_MBC_HBôs7_0
 ((
uöt32_t
)0x10000000Ë

	)

11750 
	#ETH_MACA3HR_MBC_LBôs31_24
 ((
uöt32_t
)0x08000000Ë

	)

11751 
	#ETH_MACA3HR_MBC_LBôs23_16
 ((
uöt32_t
)0x04000000Ë

	)

11752 
	#ETH_MACA3HR_MBC_LBôs15_8
 ((
uöt32_t
)0x02000000Ë

	)

11753 
	#ETH_MACA3HR_MBC_LBôs7_0
 ((
uöt32_t
)0x01000000Ë

	)

11754 
	#ETH_MACA3HR_MACA3H
 ((
uöt32_t
)0x0000FFFFË

	)

11757 
	#ETH_MACA3LR_MACA3L
 ((
uöt32_t
)0xFFFFFFFFË

	)

11764 
	#ETH_MMCCR_MCFHP
 ((
uöt32_t
)0x00000020Ë

	)

11765 
	#ETH_MMCCR_MCP
 ((
uöt32_t
)0x00000010Ë

	)

11766 
	#ETH_MMCCR_MCF
 ((
uöt32_t
)0x00000008Ë

	)

11767 
	#ETH_MMCCR_ROR
 ((
uöt32_t
)0x00000004Ë

	)

11768 
	#ETH_MMCCR_CSR
 ((
uöt32_t
)0x00000002Ë

	)

11769 
	#ETH_MMCCR_CR
 ((
uöt32_t
)0x00000001Ë

	)

11772 
	#ETH_MMCRIR_RGUFS
 ((
uöt32_t
)0x00020000Ë

	)

11773 
	#ETH_MMCRIR_RFAES
 ((
uöt32_t
)0x00000040Ë

	)

11774 
	#ETH_MMCRIR_RFCES
 ((
uöt32_t
)0x00000020Ë

	)

11777 
	#ETH_MMCTIR_TGFS
 ((
uöt32_t
)0x00200000Ë

	)

11778 
	#ETH_MMCTIR_TGFMSCS
 ((
uöt32_t
)0x00008000Ë

	)

11779 
	#ETH_MMCTIR_TGFSCS
 ((
uöt32_t
)0x00004000Ë

	)

11782 
	#ETH_MMCRIMR_RGUFM
 ((
uöt32_t
)0x00020000Ë

	)

11783 
	#ETH_MMCRIMR_RFAEM
 ((
uöt32_t
)0x00000040Ë

	)

11784 
	#ETH_MMCRIMR_RFCEM
 ((
uöt32_t
)0x00000020Ë

	)

11787 
	#ETH_MMCTIMR_TGFM
 ((
uöt32_t
)0x00200000Ë

	)

11788 
	#ETH_MMCTIMR_TGFMSCM
 ((
uöt32_t
)0x00008000Ë

	)

11789 
	#ETH_MMCTIMR_TGFSCM
 ((
uöt32_t
)0x00004000Ë

	)

11792 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11795 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11798 
	#ETH_MMCTGFCR_TGFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11801 
	#ETH_MMCRFCECR_RFCEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11804 
	#ETH_MMCRFAECR_RFAEC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11807 
	#ETH_MMCRGUFCR_RGUFC
 ((
uöt32_t
)0xFFFFFFFFË

	)

11814 
	#ETH_PTPTSCR_TSCNT
 ((
uöt32_t
)0x00030000Ë

	)

11815 
	#ETH_PTPTSSR_TSSMRME
 ((
uöt32_t
)0x00008000Ë

	)

11816 
	#ETH_PTPTSSR_TSSEME
 ((
uöt32_t
)0x00004000Ë

	)

11817 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
uöt32_t
)0x00002000Ë

	)

11818 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
uöt32_t
)0x00001000Ë

	)

11819 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
uöt32_t
)0x00000800Ë

	)

11820 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
uöt32_t
)0x00000400Ë

	)

11821 
	#ETH_PTPTSSR_TSSSR
 ((
uöt32_t
)0x00000200Ë

	)

11822 
	#ETH_PTPTSSR_TSSARFE
 ((
uöt32_t
)0x00000100Ë

	)

11824 
	#ETH_PTPTSCR_TSARU
 ((
uöt32_t
)0x00000020Ë

	)

11825 
	#ETH_PTPTSCR_TSITE
 ((
uöt32_t
)0x00000010Ë

	)

11826 
	#ETH_PTPTSCR_TSSTU
 ((
uöt32_t
)0x00000008Ë

	)

11827 
	#ETH_PTPTSCR_TSSTI
 ((
uöt32_t
)0x00000004Ë

	)

11828 
	#ETH_PTPTSCR_TSFCU
 ((
uöt32_t
)0x00000002Ë

	)

11829 
	#ETH_PTPTSCR_TSE
 ((
uöt32_t
)0x00000001Ë

	)

11832 
	#ETH_PTPSSIR_STSSI
 ((
uöt32_t
)0x000000FFË

	)

11835 
	#ETH_PTPTSHR_STS
 ((
uöt32_t
)0xFFFFFFFFË

	)

11838 
	#ETH_PTPTSLR_STPNS
 ((
uöt32_t
)0x80000000Ë

	)

11839 
	#ETH_PTPTSLR_STSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

11842 
	#ETH_PTPTSHUR_TSUS
 ((
uöt32_t
)0xFFFFFFFFË

	)

11845 
	#ETH_PTPTSLUR_TSUPNS
 ((
uöt32_t
)0x80000000Ë

	)

11846 
	#ETH_PTPTSLUR_TSUSS
 ((
uöt32_t
)0x7FFFFFFFË

	)

11849 
	#ETH_PTPTSAR_TSA
 ((
uöt32_t
)0xFFFFFFFFË

	)

11852 
	#ETH_PTPTTHR_TTSH
 ((
uöt32_t
)0xFFFFFFFFË

	)

11855 
	#ETH_PTPTTLR_TTSL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11858 
	#ETH_PTPTSSR_TSTTR
 ((
uöt32_t
)0x00000020Ë

	)

11859 
	#ETH_PTPTSSR_TSSO
 ((
uöt32_t
)0x00000010Ë

	)

11866 
	#ETH_DMABMR_AAB
 ((
uöt32_t
)0x02000000Ë

	)

11867 
	#ETH_DMABMR_FPM
 ((
uöt32_t
)0x01000000Ë

	)

11868 
	#ETH_DMABMR_USP
 ((
uöt32_t
)0x00800000Ë

	)

11869 
	#ETH_DMABMR_RDP
 ((
uöt32_t
)0x007E0000Ë

	)

11870 
	#ETH_DMABMR_RDP_1Bót
 ((
uöt32_t
)0x00020000Ë

	)

11871 
	#ETH_DMABMR_RDP_2Bót
 ((
uöt32_t
)0x00040000Ë

	)

11872 
	#ETH_DMABMR_RDP_4Bót
 ((
uöt32_t
)0x00080000Ë

	)

11873 
	#ETH_DMABMR_RDP_8Bót
 ((
uöt32_t
)0x00100000Ë

	)

11874 
	#ETH_DMABMR_RDP_16Bót
 ((
uöt32_t
)0x00200000Ë

	)

11875 
	#ETH_DMABMR_RDP_32Bót
 ((
uöt32_t
)0x00400000Ë

	)

11876 
	#ETH_DMABMR_RDP_4xPBL_4Bót
 ((
uöt32_t
)0x01020000Ë

	)

11877 
	#ETH_DMABMR_RDP_4xPBL_8Bót
 ((
uöt32_t
)0x01040000Ë

	)

11878 
	#ETH_DMABMR_RDP_4xPBL_16Bót
 ((
uöt32_t
)0x01080000Ë

	)

11879 
	#ETH_DMABMR_RDP_4xPBL_32Bót
 ((
uöt32_t
)0x01100000Ë

	)

11880 
	#ETH_DMABMR_RDP_4xPBL_64Bót
 ((
uöt32_t
)0x01200000Ë

	)

11881 
	#ETH_DMABMR_RDP_4xPBL_128Bót
 ((
uöt32_t
)0x01400000Ë

	)

11882 
	#ETH_DMABMR_FB
 ((
uöt32_t
)0x00010000Ë

	)

11883 
	#ETH_DMABMR_RTPR
 ((
uöt32_t
)0x0000C000Ë

	)

11884 
	#ETH_DMABMR_RTPR_1_1
 ((
uöt32_t
)0x00000000Ë

	)

11885 
	#ETH_DMABMR_RTPR_2_1
 ((
uöt32_t
)0x00004000Ë

	)

11886 
	#ETH_DMABMR_RTPR_3_1
 ((
uöt32_t
)0x00008000Ë

	)

11887 
	#ETH_DMABMR_RTPR_4_1
 ((
uöt32_t
)0x0000C000Ë

	)

11888 
	#ETH_DMABMR_PBL
 ((
uöt32_t
)0x00003F00Ë

	)

11889 
	#ETH_DMABMR_PBL_1Bót
 ((
uöt32_t
)0x00000100Ë

	)

11890 
	#ETH_DMABMR_PBL_2Bót
 ((
uöt32_t
)0x00000200Ë

	)

11891 
	#ETH_DMABMR_PBL_4Bót
 ((
uöt32_t
)0x00000400Ë

	)

11892 
	#ETH_DMABMR_PBL_8Bót
 ((
uöt32_t
)0x00000800Ë

	)

11893 
	#ETH_DMABMR_PBL_16Bót
 ((
uöt32_t
)0x00001000Ë

	)

11894 
	#ETH_DMABMR_PBL_32Bót
 ((
uöt32_t
)0x00002000Ë

	)

11895 
	#ETH_DMABMR_PBL_4xPBL_4Bót
 ((
uöt32_t
)0x01000100Ë

	)

11896 
	#ETH_DMABMR_PBL_4xPBL_8Bót
 ((
uöt32_t
)0x01000200Ë

	)

11897 
	#ETH_DMABMR_PBL_4xPBL_16Bót
 ((
uöt32_t
)0x01000400Ë

	)

11898 
	#ETH_DMABMR_PBL_4xPBL_32Bót
 ((
uöt32_t
)0x01000800Ë

	)

11899 
	#ETH_DMABMR_PBL_4xPBL_64Bót
 ((
uöt32_t
)0x01001000Ë

	)

11900 
	#ETH_DMABMR_PBL_4xPBL_128Bót
 ((
uöt32_t
)0x01002000Ë

	)

11901 
	#ETH_DMABMR_EDE
 ((
uöt32_t
)0x00000080Ë

	)

11902 
	#ETH_DMABMR_DSL
 ((
uöt32_t
)0x0000007CË

	)

11903 
	#ETH_DMABMR_DA
 ((
uöt32_t
)0x00000002Ë

	)

11904 
	#ETH_DMABMR_SR
 ((
uöt32_t
)0x00000001Ë

	)

11907 
	#ETH_DMATPDR_TPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

11910 
	#ETH_DMARPDR_RPD
 ((
uöt32_t
)0xFFFFFFFFË

	)

11913 
	#ETH_DMARDLAR_SRL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11916 
	#ETH_DMATDLAR_STL
 ((
uöt32_t
)0xFFFFFFFFË

	)

11919 
	#ETH_DMASR_TSTS
 ((
uöt32_t
)0x20000000Ë

	)

11920 
	#ETH_DMASR_PMTS
 ((
uöt32_t
)0x10000000Ë

	)

11921 
	#ETH_DMASR_MMCS
 ((
uöt32_t
)0x08000000Ë

	)

11922 
	#ETH_DMASR_EBS
 ((
uöt32_t
)0x03800000Ë

	)

11924 
	#ETH_DMASR_EBS_DescAc˚ss
 ((
uöt32_t
)0x02000000Ë

	)

11925 
	#ETH_DMASR_EBS_RódTønsf
 ((
uöt32_t
)0x01000000Ë

	)

11926 
	#ETH_DMASR_EBS_D©aTønsfTx
 ((
uöt32_t
)0x00800000Ë

	)

11927 
	#ETH_DMASR_TPS
 ((
uöt32_t
)0x00700000Ë

	)

11928 
	#ETH_DMASR_TPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

11929 
	#ETH_DMASR_TPS_Fëchög
 ((
uöt32_t
)0x00100000Ë

	)

11930 
	#ETH_DMASR_TPS_Waôög
 ((
uöt32_t
)0x00200000Ë

	)

11931 
	#ETH_DMASR_TPS_Ródög
 ((
uöt32_t
)0x00300000Ë

	)

11932 
	#ETH_DMASR_TPS_Su•íded
 ((
uöt32_t
)0x00600000Ë

	)

11933 
	#ETH_DMASR_TPS_Closög
 ((
uöt32_t
)0x00700000Ë

	)

11934 
	#ETH_DMASR_RPS
 ((
uöt32_t
)0x000E0000Ë

	)

11935 
	#ETH_DMASR_RPS_St›≥d
 ((
uöt32_t
)0x00000000Ë

	)

11936 
	#ETH_DMASR_RPS_Fëchög
 ((
uöt32_t
)0x00020000Ë

	)

11937 
	#ETH_DMASR_RPS_Waôög
 ((
uöt32_t
)0x00060000Ë

	)

11938 
	#ETH_DMASR_RPS_Su•íded
 ((
uöt32_t
)0x00080000Ë

	)

11939 
	#ETH_DMASR_RPS_Closög
 ((
uöt32_t
)0x000A0000Ë

	)

11940 
	#ETH_DMASR_RPS_Queuög
 ((
uöt32_t
)0x000E0000Ë

	)

11941 
	#ETH_DMASR_NIS
 ((
uöt32_t
)0x00010000Ë

	)

11942 
	#ETH_DMASR_AIS
 ((
uöt32_t
)0x00008000Ë

	)

11943 
	#ETH_DMASR_ERS
 ((
uöt32_t
)0x00004000Ë

	)

11944 
	#ETH_DMASR_FBES
 ((
uöt32_t
)0x00002000Ë

	)

11945 
	#ETH_DMASR_ETS
 ((
uöt32_t
)0x00000400Ë

	)

11946 
	#ETH_DMASR_RWTS
 ((
uöt32_t
)0x00000200Ë

	)

11947 
	#ETH_DMASR_RPSS
 ((
uöt32_t
)0x00000100Ë

	)

11948 
	#ETH_DMASR_RBUS
 ((
uöt32_t
)0x00000080Ë

	)

11949 
	#ETH_DMASR_RS
 ((
uöt32_t
)0x00000040Ë

	)

11950 
	#ETH_DMASR_TUS
 ((
uöt32_t
)0x00000020Ë

	)

11951 
	#ETH_DMASR_ROS
 ((
uöt32_t
)0x00000010Ë

	)

11952 
	#ETH_DMASR_TJTS
 ((
uöt32_t
)0x00000008Ë

	)

11953 
	#ETH_DMASR_TBUS
 ((
uöt32_t
)0x00000004Ë

	)

11954 
	#ETH_DMASR_TPSS
 ((
uöt32_t
)0x00000002Ë

	)

11955 
	#ETH_DMASR_TS
 ((
uöt32_t
)0x00000001Ë

	)

11958 
	#ETH_DMAOMR_DTCEFD
 ((
uöt32_t
)0x04000000Ë

	)

11959 
	#ETH_DMAOMR_RSF
 ((
uöt32_t
)0x02000000Ë

	)

11960 
	#ETH_DMAOMR_DFRF
 ((
uöt32_t
)0x01000000Ë

	)

11961 
	#ETH_DMAOMR_TSF
 ((
uöt32_t
)0x00200000Ë

	)

11962 
	#ETH_DMAOMR_FTF
 ((
uöt32_t
)0x00100000Ë

	)

11963 
	#ETH_DMAOMR_TTC
 ((
uöt32_t
)0x0001C000Ë

	)

11964 
	#ETH_DMAOMR_TTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

11965 
	#ETH_DMAOMR_TTC_128Byãs
 ((
uöt32_t
)0x00004000Ë

	)

11966 
	#ETH_DMAOMR_TTC_192Byãs
 ((
uöt32_t
)0x00008000Ë

	)

11967 
	#ETH_DMAOMR_TTC_256Byãs
 ((
uöt32_t
)0x0000C000Ë

	)

11968 
	#ETH_DMAOMR_TTC_40Byãs
 ((
uöt32_t
)0x00010000Ë

	)

11969 
	#ETH_DMAOMR_TTC_32Byãs
 ((
uöt32_t
)0x00014000Ë

	)

11970 
	#ETH_DMAOMR_TTC_24Byãs
 ((
uöt32_t
)0x00018000Ë

	)

11971 
	#ETH_DMAOMR_TTC_16Byãs
 ((
uöt32_t
)0x0001C000Ë

	)

11972 
	#ETH_DMAOMR_ST
 ((
uöt32_t
)0x00002000Ë

	)

11973 
	#ETH_DMAOMR_FEF
 ((
uöt32_t
)0x00000080Ë

	)

11974 
	#ETH_DMAOMR_FUGF
 ((
uöt32_t
)0x00000040Ë

	)

11975 
	#ETH_DMAOMR_RTC
 ((
uöt32_t
)0x00000018Ë

	)

11976 
	#ETH_DMAOMR_RTC_64Byãs
 ((
uöt32_t
)0x00000000Ë

	)

11977 
	#ETH_DMAOMR_RTC_32Byãs
 ((
uöt32_t
)0x00000008Ë

	)

11978 
	#ETH_DMAOMR_RTC_96Byãs
 ((
uöt32_t
)0x00000010Ë

	)

11979 
	#ETH_DMAOMR_RTC_128Byãs
 ((
uöt32_t
)0x00000018Ë

	)

11980 
	#ETH_DMAOMR_OSF
 ((
uöt32_t
)0x00000004Ë

	)

11981 
	#ETH_DMAOMR_SR
 ((
uöt32_t
)0x00000002Ë

	)

11984 
	#ETH_DMAIER_NISE
 ((
uöt32_t
)0x00010000Ë

	)

11985 
	#ETH_DMAIER_AISE
 ((
uöt32_t
)0x00008000Ë

	)

11986 
	#ETH_DMAIER_ERIE
 ((
uöt32_t
)0x00004000Ë

	)

11987 
	#ETH_DMAIER_FBEIE
 ((
uöt32_t
)0x00002000Ë

	)

11988 
	#ETH_DMAIER_ETIE
 ((
uöt32_t
)0x00000400Ë

	)

11989 
	#ETH_DMAIER_RWTIE
 ((
uöt32_t
)0x00000200Ë

	)

11990 
	#ETH_DMAIER_RPSIE
 ((
uöt32_t
)0x00000100Ë

	)

11991 
	#ETH_DMAIER_RBUIE
 ((
uöt32_t
)0x00000080Ë

	)

11992 
	#ETH_DMAIER_RIE
 ((
uöt32_t
)0x00000040Ë

	)

11993 
	#ETH_DMAIER_TUIE
 ((
uöt32_t
)0x00000020Ë

	)

11994 
	#ETH_DMAIER_ROIE
 ((
uöt32_t
)0x00000010Ë

	)

11995 
	#ETH_DMAIER_TJTIE
 ((
uöt32_t
)0x00000008Ë

	)

11996 
	#ETH_DMAIER_TBUIE
 ((
uöt32_t
)0x00000004Ë

	)

11997 
	#ETH_DMAIER_TPSIE
 ((
uöt32_t
)0x00000002Ë

	)

11998 
	#ETH_DMAIER_TIE
 ((
uöt32_t
)0x00000001Ë

	)

12001 
	#ETH_DMAMFBOCR_OFOC
 ((
uöt32_t
)0x10000000Ë

	)

12002 
	#ETH_DMAMFBOCR_MFA
 ((
uöt32_t
)0x0FFE0000Ë

	)

12003 
	#ETH_DMAMFBOCR_OMFC
 ((
uöt32_t
)0x00010000Ë

	)

12004 
	#ETH_DMAMFBOCR_MFC
 ((
uöt32_t
)0x0000FFFFË

	)

12007 
	#ETH_DMACHTDR_HTDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12010 
	#ETH_DMACHRDR_HRDAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12013 
	#ETH_DMACHTBAR_HTBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12016 
	#ETH_DMACHRBAR_HRBAP
 ((
uöt32_t
)0xFFFFFFFFË

	)

12026 #ifde‡
USE_STDPERIPH_DRIVER


12027 
	~"°m32f4xx_c⁄f.h
"

12034 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

12036 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

12038 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

12040 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

12042 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

12044 
	#READ_REG
(
REG
Ë((REG))

	)

12046 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

12052 #ifde‡
__˝lu•lus


12053 
	}
}

	@C:\repos\SmallCar-main\inc\system_stm32f4xx.h

39 #i‚de‡
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifde‡
__˝lu•lus


59 
uöt32_t
 
Sy°emC‹eClock
;

86 
Sy°emInô
();

87 
Sy°emC‹eClockUpd©e
();

92 #ifde‡
__˝lu•lus


	@C:\repos\SmallCar-main\src\OLED.c

1 
	~"OLED.h
"

2 
	~"TCS3472.h
"

4 
	$öt°oﬁed
(
uöt16_t
 
d©a
[],
Àn
){

5 
	`SSD1306_Fûl
(
SSD1306_COLOR_BLACK
);

6 
y
=20;

7 
i
=0; i<
Àn
; i++){

8 
Ànöt
=0;

9 
ãmp
=
d©a
[
i
];

10 
ãmp
!=0){

11 
ãmp
=temp/10;

12 
Ànöt
++;

14 
ch
[
Ànöt
];

15 
ãmp
=
d©a
[
i
];

16 
j
=0; j<
Ànöt
; j++){

17 
vÆ
=
ãmp
%10+48;

18 
ch
[
Ànöt
-1-
j
]=
vÆ
;

19 
ãmp
=temp/10;

22 
	`SSD1306_GŸoXY
(0,
y
);

23 
	`SSD1306_Puts
(
ch
, &
F⁄t_7x10
 , 
SSD1306_COLOR_WHITE
);

24 
y
+=12;

26 
	`SSD1306_Upd©eS¸ìn
();

27 
	}
}

28 
	$døw
(){

30 
	`SSD1306_Fûl
(
SSD1306_COLOR_BLACK
);

31 
	`ssd1306_image
(
Sad_50x50
, 50,50,0, 0);

32 
	`SSD1306_Upd©eS¸ìn
();

33 
	}
}

35 
	$wrôeöt
(
y
, 
d©a
){

36 
Àn
=0;

37 
d©a1
=
d©a
;

38 
cd©a
[
Àn
];

39 
d©a
!=0){

40 
d©a
=data/10;

41 
Àn
++;

43 
i
=0;i<4;i++){

44 
cd©a
[
Àn
-1-
i
]=('0'+
d©a1
%10);

45 
d©a1
=data1/10;

47 
	`SSD1306_Fûl
(
SSD1306_COLOR_BLACK
);

49 
	`SSD1306_GŸoXY
(0,
y
);

50 
	`SSD1306_Puts
(
cd©a
, &
F⁄t_11x18
, 
SSD1306_COLOR_WHITE
);

51 
	`SSD1306_Upd©eS¸ìn
();

52 
	}
}

	@C:\repos\SmallCar-main\src\OLED.h

1 
	~"maö.h
"

2 
	~"ssd1306.h
"

5 
öt°oﬁed
(
uöt16_t
 
d©a
[], 
Àn
);

6 
døw
();

7 
wrôeöt
(
Àn
, 
d©a
);

8 
cﬁ‹
();

	@C:\repos\SmallCar-main\src\functions.c

1 
	#R
 0.02

2 

	)

3 
	#Àngth
 0.1256628

	)

4 
	#ba£Dis¸ës
 3200.0

5 
	#LíCú˛e
 0.4612388

	)

8 
	~"TCS3472.h
"

9 
	~"fun˘i⁄s.h
"

10 
	~"OLED.h
"

12 
uöt8_t
 
	gw‹k
=0;

15 
uöt16_t
 
	mt›
[4];

16 
uöt16_t
 
	mbŸtom
[8];

17 }
	g£ns
;

19 
	$ªad
(
num
){

20 if(
num
<=7){

21 
	`Re£tPö
(
MULPLXA_PIN
);

22 
	`Re£tPö
(
MULPLXB_PIN
);

23 
	`Re£tPö
(
MULPLXC_PIN
);

24 if(((
num
 >> 2)&(0x1)Ë=1Ë
	`SëPö
(
MULPLXC_PIN
);

25 if(((
num
 >> 1)&(0x1)Ë=1Ë
	`SëPö
(
MULPLXB_PIN
);

26 if(
num
&0x1Ë
	`SëPö
(
MULPLXA_PIN
);

27 
	`dñay_ms
(2);

28 
£ns
.
bŸtom
[
num
]=
ADC1_D©a
[1];

30 
num
){

32 
£ns
.
t›
[0]=
ADC1_D©a
[0];

35 
£ns
.
t›
[1]=(
ADC1_D©a
[0]);

38 
£ns
.
t›
[2]=(
ADC1_D©a
[0]);

41 
£ns
.
t›
[3]=(
ADC1_D©a
[0]);

46 
i
=0;i<=7;i++){

47 
	`ªad
(
i
);

48 
	`dñay_ms
(2);

51 
	}
}

53 
öt16_t
 
	gEncodîD©a
[2];

54 
	guglS
[2], 
	glöS
[2], 
	g•ìd
[2];

56 
	$c⁄fig
() {

57 
Bﬂrd_C⁄fig
;

59 
TIM3
->
CNT
 = 0;

60 
TIM5
->
CNT
 = 0;

62 
	`ADCAddCh™√l
(8,
REGULAR
,
ADC_480_CYCLES
);

63 
	`ADCAddCh™√l
(9,
REGULAR
,
ADC_480_CYCLES
);

64 
	`C⁄√˘ADCTODMA
(
HIGH_P
, 
ADC1_D©a
, 0);

65 
	`ADC_Inô
();

67 
	`I2CSim∂eC⁄figuª
(
I2C1
, 
I2C_Fa°
);

68 
	`TCS3472_Inô
();

69 
	`SSD1306_Inô
();

71 
	`PID
();

73 
	`NVIC_E«bÀIRQ
(
TIM2_IRQn
);

74 
	`NVIC_E«bÀIRQ
(
TIM4_IRQn
);

76 
	`AddEXTII¡îru±
(
EXTI1_PIN
,
EXTI_RISING_EDGE
);

77 
	`NVIC_E«bÀIRQ
(
EXTI2_IRQn
);

78 
	`AddEXTII¡îru±
(
EXTI2_PIN
,
EXTI_RISING_EDGE
);

79 
	`NVIC_E«bÀIRQ
(
EXTI3_IRQn
);

80 
	`AddEXTII¡îru±
(
EXTI3_PIN
,
EXTI_RISING_EDGE
);

81 
	`NVIC_E«bÀIRQ
(
EXTI4_IRQn
);

83 
	`SSD1306_GŸoXY
(0,44);

84 
	`SSD1306_Puts
("Kib‹g ubiyˇ", &
F⁄t_7x10
, 
SSD1306_COLOR_WHITE
);

85 
	`SSD1306_Upd©eS¸ìn
();

87 
	`TCS3472_GëRGB
();

88 
	}
}

90 
	$SëS≥ed
(
Dutyr
, 
boﬁ
 
mŸ‹
){

91 i‡(
mŸ‹
){

92 i‡(
Dutyr
>=0){

93 
	`Re£tPö
(
BTN2_DIR_PIN
);

94 
	`SëPWM
(
TIM1
,2,
Dutyr
);

97 
	`SëPö
(
BTN2_DIR_PIN
);

98 
	`SëPWM
(
TIM1
,2,
Dutyr
);

102 i‡(
Dutyr
>=0){

103 
	`Re£tPö
(
BTN1_DIR_PIN
);

104 
	`SëPWM
(
TIM1
,1,
Dutyr
);

107 
	`SëPö
(
BTN1_DIR_PIN
);

108 
	`SëPWM
(
TIM1
,1,
Dutyr
);

111 
	}
}

116 
	mPk
;

117 
	mIk
;

118 
	mDk
;

119 
	mMax_ouçut
;

120 
	mMö_ouçut
;

121 
	mMax_sum_îr‹
;

122 
	mouçut
;

123 
	mcuºít
;

124 
	mèrgë
;

125 
	mîr‹
;

126 
	m¥ev_îr‹
;

127 
	msum_îr‹
;

128 }
	tReguœt‹
;

130 
Reguœt‹
 
	gPID°ru˘
[2];

132 
	$PID
()

134 
PID°ru˘
[0].
Pk
 = 6;

135 
PID°ru˘
[0].
Ik
 = 0.15;

136 
PID°ru˘
[0].
Dk
 = 0.2;

137 
PID°ru˘
[0].
cuºít
 = 0.0;

138 
PID°ru˘
[0].
èrgë
 = 0.0;

139 
PID°ru˘
[0].
îr‹
 = 0.0;

140 
PID°ru˘
[0].
Max_ouçut
 = 1.0;

141 
PID°ru˘
[0].
Mö_ouçut
 = 0.18;

142 
PID°ru˘
[0].
Max_sum_îr‹
 = 5.0;

143 
PID°ru˘
[0].
¥ev_îr‹
 = 0.0;

144 
PID°ru˘
[0].
sum_îr‹
 = 0.0;

146 
PID°ru˘
[1].
Pk
 = 6;

147 
PID°ru˘
[1].
Ik
 = 0.15;

148 
PID°ru˘
[1].
Dk
 = 0.2;

149 
PID°ru˘
[1].
cuºít
 = 0.0;

150 
PID°ru˘
[1].
èrgë
 = 0.0;

151 
PID°ru˘
[1].
îr‹
 = 0.0;

152 
PID°ru˘
[1].
Max_ouçut
 = 1.0;

153 
PID°ru˘
[1].
Mö_ouçut
 = 0.18;

154 
PID°ru˘
[1].
Max_sum_îr‹
 = 5.0;

155 
PID°ru˘
[1].
¥ev_îr‹
 = 0.0;

156 
PID°ru˘
[1].
sum_îr‹
 = 0.0;

157 
	}
}

160 
	$PID_CÆc
(
numbî
)

162 
p
=0.0,
i
=0.0,
dp
 = 0.0;

163 
PID°ru˘
[
numbî
].
îr‹
 = PID°ru˘[numbî].
èrgë
 - PID°ru˘[numbî].
cuºít
;

164 
PID°ru˘
[
numbî
].
sum_îr‹
 +PID°ru˘[numbî].
îr‹
;

165 if(
PID°ru˘
[
numbî
].
sum_îr‹
 > PID°ru˘[numbî].
Max_sum_îr‹
) PIDstruct[number].sum_error = PIDstruct[number].Max_sum_error;

166 if(
PID°ru˘
[
numbî
].
sum_îr‹
 < -PID°ru˘[numbî].
Max_sum_îr‹
) PIDstruct[number].sum_error = -PIDstruct[number].Max_sum_error;

167 
p
=
PID°ru˘
[
numbî
].
Pk
 * PID°ru˘[numbî].
îr‹
;

168 
i
=
PID°ru˘
[
numbî
].
Ik
 * PID°ru˘[numbî].
sum_îr‹
;

169 
dp
=
PID°ru˘
[
numbî
].
Dk
 * PID°ru˘[numbî].
¥ev_îr‹
;

170 
PID°ru˘
[
numbî
].
ouçut
 = (
p
Ë+ (
i
Ë+ (
dp
);

171 if(
PID°ru˘
[
numbî
].
ouçut
 < PID°ru˘[numbî].
Mö_ouçut
 &&

172 
PID°ru˘
[
numbî
].
ouçut
 > -PID°ru˘[numbî].
Mö_ouçut
) PIDstruct[number].output = 0.0000;

174 if(
PID°ru˘
[
numbî
].
ouçut
 < -PID°ru˘[numbî].
Max_ouçut
) PIDstruct[number].output = -1.0;

175 if(
PID°ru˘
[
numbî
].
ouçut
 > PID°ru˘[numbî].
Max_ouçut
) PIDstruct[number].output = 1.0;

176 
PID°ru˘
[
numbî
].
¥ev_îr‹
 = PID°ru˘[numbî].
îr‹
;

177 
	}
}

180 
	$checkcﬁ‹
(){

181 i‡((
TCS3472
.
RGB
[2])>100){

182 
	`SSD1306_Fûl
(
SSD1306_COLOR_BLACK
);

183 
	`SSD1306_GŸoXY
(0,22);

184 
	`SSD1306_Puts
("blue", &
F⁄t_11x18
, 
SSD1306_COLOR_WHITE
);

185 
	`SSD1306_Upd©eS¸ìn
();

186 
TCS3472
.
cﬁ‹
=1;

188 i‡((
TCS3472
.
RGB
[1])>88){

189 i‡((
TCS3472
.
RGB
[0])>90){

190 
	`SSD1306_Fûl
(
SSD1306_COLOR_BLACK
);

191 
	`SSD1306_GŸoXY
(0,22);

192 
	`SSD1306_Puts
("yñlow", &
F⁄t_11x18
, 
SSD1306_COLOR_WHITE
);

193 
	`SSD1306_Upd©eS¸ìn
();

194 
TCS3472
.
cﬁ‹
=2;

197 
	`SSD1306_Fûl
(
SSD1306_COLOR_BLACK
);

198 
	`SSD1306_GŸoXY
(0,22);

199 
	`SSD1306_Puts
("gªí", &
F⁄t_11x18
, 
SSD1306_COLOR_WHITE
);

200 
	`SSD1306_Upd©eS¸ìn
();

201 
TCS3472
.
cﬁ‹
=2;

205 i‡((
TCS3472
.
RGB
[0])>100){

206 
	`SSD1306_Fûl
(
SSD1306_COLOR_BLACK
);

207 
	`SSD1306_GŸoXY
(0,22);

208 
	`SSD1306_Puts
("ªd", &
F⁄t_11x18
, 
SSD1306_COLOR_WHITE
);

209 
	`SSD1306_Upd©eS¸ìn
();

210 
TCS3472
.
cﬁ‹
=4;

212 i‡(((
TCS3472
.
RGB
[0])>100) || ((TCS3472.RGB[1])>100) || ((TCS3472.RGB[2])>100) ){

213 
	`SSD1306_Fûl
(
SSD1306_COLOR_BLACK
);

214 
	`SSD1306_GŸoXY
(0,22);

215 
	`SSD1306_Puts
("whôe", &
F⁄t_11x18
, 
SSD1306_COLOR_WHITE
);

216 
	`SSD1306_Upd©eS¸ìn
();

220 
	}
}

225 
	$cube
(){

226 
	`checkcﬁ‹
();

227 
TCS3472
.
cﬁ‹
){

229 
	`godi°™˚
(0.25);

232 
	`godi°™˚
(0.15);

235 
	`godi°™˚
(0);

238 
	`godi°™˚
(0.4);

241 
	`rŸ©ePœtf‹m
(180);

242 
	}
}

250 
	$TIM4_IRQH™dÀr
()

252 
PID°ru˘
[0].
cuºít
-
•ìd
[0];

253 
PID°ru˘
[1].
cuºít

•ìd
[1];

254 
	`PID_CÆc
(0);

255 
	`PID_CÆc
(1);

256 
	`SëS≥ed
((
PID°ru˘
[0].
ouçut
),0);

257 
	`SëS≥ed
((
PID°ru˘
[1].
ouçut
),1);

260 
	`Re£tTimSR
(
TIM4
);

261 
	}
}

262 
	gÀns
;

264 
	gmyöt
;

265 
	gba£öt
=0;

266 
uöt8_t
 
	gc⁄fúmK
;

267 
	$EXTI2_IRQH™dÀr
()

269 
c⁄fúmK
=0;

270 
myöt
++;

271 
ba£öt
=0;

272 
myöt
){

274 
ba£öt
=123;

277 
ba£öt
=213;

280 
ba£öt
=214;

283 
ba£öt
=234;

286 
ba£öt
=341;

289 
ba£öt
=342;

292 
ba£öt
=412;

295 
ba£öt
=413;

296 
myöt
=0;

300 
	`wrôeöt
(0, 
ba£öt
);

301 
EXTI
->
PR
=0x4;

302 
	}
}

304 
	gNUMBER
=0;

305 
	$EXTI3_IRQH™dÀr
()

307 
c⁄fúmK
++;

308 i‡(
c⁄fúmK
==3) {

309 
w‹k
=1;

310 
c⁄fúmK
=0;

311 
	`NVIC_DißbÀIRQ
(
EXTI2_IRQn
);

312 
	`NVIC_E«bÀIRQ
(
TIM2_IRQn
);

313 
	`NVIC_E«bÀIRQ
(
TIM4_IRQn
);

314 
NUMBER
=
ba£öt
;

316 
EXTI
->
PR
=0x8;

317 
	}
}

319 
boﬁ
 
	gcubeÊag
=0;

320 
	$EXTI4_IRQH™dÀr
()

322 
cubeÊag
=1;

323 
EXTI
->
PR
=0x10;

324 
	}
}

328 
	gø°
[2];

330 
	$TIM2_IRQH™dÀr
(){

331 
EncodîD©a
[0] = 
TIM5
->
CNT
;

332 
EncodîD©a
[1] = 
TIM3
->
CNT
;

334 
uglS
[0] = (()
EncodîD©a
[0] * 360.0Ë/ 
ba£Dis¸ës
;

335 
uglS
[1] = (()
EncodîD©a
[1] * 360.0Ë/ 
ba£Dis¸ës
;

336 
löS
[0] = (
uglS
[0] * ()
Àngth
) / 360.0;

337 
löS
[1] = (
uglS
[1] * ()
Àngth
) / 360.0;

338 
•ìd
[0] = 
löS
[0] * 10;

339 
•ìd
[1] = 
löS
[1] * 10;

340 
ø°
[0]=-
löS
[0]*1.1+rast[0];

341 
ø°
[1]=
löS
[1]*1.1+rast[1];

343 
TIM3
->
CNT
 = 0;

344 
TIM5
->
CNT
= 0;

346 
	`Re£tTimSR
(
TIM2
);

348 
	}
}

350 
	$godi°™˚
(
di°
){

351 
ø°
[0]=0.0;

352 
ø°
[1]=0.0;

354 (
ø°
[0]*(0.8))<(
di°
)){

355 
PID°ru˘
[0].
èrgë
 = 0.03;

356 
PID°ru˘
[1].
èrgë
 = 0.03;

359 
PID°ru˘
[0].
èrgë
 = 0.0;

360 
PID°ru˘
[1].
èrgë
 = 0.0;

361 
ø°
[0]=0.0;

362 
	}
}

365 
	$rŸ©ePœtf‹m
(
deg
){

366 
RŸ©eDi°™˚
=0;

367 
ø°
[0]=0;

368 
ø°
[1]=0;

370 i‡(
deg
>=180){

371 
deg
=360-deg;

372 
RŸ©eDi°™˚
=(()(
deg
/360.0)*(
LíCú˛e
));

373 (
ø°
[1])<
RŸ©eDi°™˚
){

374 
PID°ru˘
[1].
èrgë
=0.03;

375 
PID°ru˘
[0].
èrgë
=-0.03;

380 
RŸ©eDi°™˚
=(()(
deg
/360.0)*(
LíCú˛e
));

381 (
ø°
[0])<
RŸ©eDi°™˚
){

382 
PID°ru˘
[0].
èrgë
=0.03;

383 
PID°ru˘
[1].
èrgë
=-0.03;

386 
PID°ru˘
[0].
èrgë
=0;

387 
PID°ru˘
[1].
èrgë
=0;

388 
ø°
[0]=0;

389 
ø°
[1]=0;

391 
	}
}

394 
boﬁ
 
	mÀ·W
;

395 
boﬁ
 
	mrightW
;

396 
boﬁ
 
	mf‹w¨dW
;

397 
boﬁ
 
	mbackW
;

398 } 
	gways
;

400 
	$checkWays
(){

401 
	`ªad
(0);

402 
	`ªad
(2);

403 
	`ªad
(6);

405 
ways
.
backW
=
Ál£
;

406 
ways
.
f‹w¨dW
=
Ál£
;

407 
ways
.
À·W
=
Ál£
;

408 
ways
.
rightW
=
Ál£
;

410 i‡(
£ns
.
t›
[1]<2000){
ways
.
À·W
=
åue
;}

411 i‡(
£ns
.
t›
[2]<2000){
ways
.
rightW
=
åue
;}

412 i‡(
£ns
.
t›
[0]<2000){
ways
.
f‹w¨dW
=
åue
;}

413 i‡(
£ns
.
t›
[3]<2000){
ways
.
backW
=
åue
;}

414 
	}
}

416 
	$À·H™d
(){

417 i‡(
ways
.
À·W
){
	`rŸ©ePœtf‹m
(90);}

418 i‡(
ways
.
f‹w¨dW
){}

419 i‡(
ways
.
rightW
){
	`rŸ©ePœtf‹m
(270);}

420 i‡(
ways
.
backW
){
	`rŸ©ePœtf‹m
(180);}

421 
	`godi°™˚
(0.3);

422 
	}
}

424 
	mÀ·£ns
, 
	mright£ns
, 
	mîr‹
, 
	mdeÁu…VÆue
;

425 
	mpk
, 
	mouçutL
,
	mouçutR
, 
	mdeÁu…•ìd
;

426 }
	gcubREG°ru˘
;

428 
	$cubREGöô
(){

429 
cubREG°ru˘
.
pk
=0.000000000034625;

430 
cubREG°ru˘
.
deÁu…VÆue
=0;

431 
cubREG°ru˘
.
deÁu…•ìd
=0.3;

433 
	}
}

436 
	$cubeREG
(){

437 
cubREG°ru˘
.
À·£ns
 =(()
£ns
.
bŸtom
[1]);

438 i‡(
cubREG°ru˘
.
À·£ns
>4095) cubREGstruct.leftsens=4095;

439 
cubREG°ru˘
.
right£ns
=()
£ns
.
bŸtom
[3];

440 
cubREG°ru˘
.
îr‹
=cubREG°ru˘.
right£ns
-cubREG°ru˘.
À·£ns
 + ((
£ns
.
bŸtom
[4]-sens.bottom[0])*0.7);

442 
cubREG°ru˘
.
ouçutR
=cubREG°ru˘.
deÁu…•ìd
+(cubREG°ru˘.
pk
)*cubREG°ru˘.
îr‹
*cubREGstruct.error*cubREGstruct.error;

443 
cubREG°ru˘
.
ouçutL
=cubREG°ru˘.
deÁu…•ìd
+(-cubREG°ru˘.
pk
)*cubREG°ru˘.
îr‹
*cubREGstruct.error*cubREGstruct.error;

444 i‡(
£ns
.
bŸtom
[2]<4096){

445 
	`SëS≥ed
(
cubREG°ru˘
.
ouçutL
,1);

446 
	`SëS≥ed
(
cubREG°ru˘
.
ouçutR
,0);

450 
	`SëS≥ed
(0,0);

451 
	`SëS≥ed
(0,1);

454 
	}
}

457 
	mîr‹
;

458 
	mkp
;

459 
	ml•ìd
;

460 
	mr•ìd
;

461 }
	g¥egSåu˘
;

463 
boﬁ
 
	gmazeÊag
=0;

464 
	$¥eg
(){

466 
¥egSåu˘
.
kp
=0.0000025;

467 
¥egSåu˘
.
îr‹
 = 
£ns
.
bŸtom
[1] - sens.bottom[3];

468 
¥egSåu˘
.
l•ìd
 =ÖªgSåu˘.
îr‹
*¥egSåu˘.
kp
 + 0.03;

469 
¥egSåu˘
.
r•ìd
 =ÖªgSåu˘.
îr‹
*(-¥egSåu˘.
kp
) + 0.03;

473 
PID°ru˘
[1].
èrgë
=
¥egSåu˘
.
l•ìd
;

474 
PID°ru˘
[0].
èrgë
=
¥egSåu˘
.
r•ìd
;

478 i‡(
£ns
.
bŸtom
[0]<3500 ){

479 
	`godi°™˚
(0.05);

480 
	`rŸ©ePœtf‹m
(90);

482 if(
£ns
.
bŸtom
[0]<3500 && sens.bottom[4]<3500|| sens.bottom[4]<3500){

483 
	`godi°™˚
(0.2);

484 
	`ªad
(8);

486 i‡(
£ns
.
bŸtom
[2]==4095 && sens.bottom[1]==4095 && sens.bottom[3]==4095){

488 
	`rŸ©ePœtf‹m
(180);

492 
	`ªad
(8);

493 i‡(
£ns
.
bŸtom
[0]==4095 && sens.bottom[1]==4095 && sens.bottom[2]==4095 && sens.bottom[3]==4095 && sens.bottom[4]==4095){

494 i‡(
£ns
.
t›
[0]>1600 || sens.top[1]>1600 || sens.top[2]>1600){

495 
mazeÊag
=1;

514 
	}
}

	@C:\repos\SmallCar-main\src\functions.h

1 
	~"maö.h
"

2 
	~"ssd1306.h
"

4 
ªad
(
num
);

5 
TIM2_IRQH™dÀr
();

6 
c⁄fig
();

7 
SëS≥ed
(
Dutyr
, 
boﬁ
 
mŸ‹
);

8 
EXTI2_IRQH™dÀr
();

9 
PID
();

10 
PID_CÆc
(
numbî
);

11 
TIM4_IRQH™dÀr
();

12 
godi°™˚
(
di°
);

13 
cube
();

14 
rŸ©ePœtf‹m
(
dec
);

15 
checkWays
();

16 
À·H™d
();

17 
cubeREG
();

18 
¥eg
();

	@C:\repos\SmallCar-main\src\main.c

1 
	~"maö.h
"

2 
	~"TCS3472.h
"

3 
	~"ssd1306.h
"

4 
	~"fun˘i⁄s.h
"

5 
	~"OLED.h
"

6 
	~"f⁄ts.c
"

7 
	~<m©h.h
>

9 
uöt8_t
 
w‹k
;

10 
ø°
[];

11 
boﬁ
 
cubeÊag
, 
mazeÊag
;

12 
löS
;

15 
uöt16_t
 
t›
[3];

16 
uöt16_t
 
bŸtom
[8];

17 }
£ns
;

21 
	mPk
;

22 
	mIk
;

23 
	mDk
;

24 
	mMax_ouçut
;

25 
	mMö_ouçut
;

26 
	mMax_sum_îr‹
;

27 
	mouçut
;

28 
	mcuºít
;

29 
	mèrgë
;

30 
	mîr‹
;

31 
	m¥ev_îr‹
;

32 
	msum_îr‹
;

33 }
	tReguœt‹
;

34 
Reguœt‹
 
PID°ru˘
[2];

37 
boﬁ
 
À·W
;

38 
boﬁ
 
rightW
;

39 
boﬁ
 
f‹w¨dW
;

40 
boﬁ
 
backW
;

41 } 
ways
;

45 
	ga
;

49 
uöt16_t
 
	gb
,
	gg
;

50 
	gh
;

54 
	$maö
(){

55 
di°™˚
;

56 
uöt32_t
 
timî
=0;

57 
	`c⁄fig
();

64 
	`ªad
(8);

65 
	`checkWays
();

67 if(
w‹k
)

69 
	`checkWays
();

74 i‡(
mazeÊag
){

75 
	`checkWays
();

85 
	`SëPö
(
LED_PIN
);

88 
di°™˚
 = ()
£ns
.
t›
[0] * 0.0008058608;

89 
a
 = 29.988*
	`powf
(
di°™˚
, -1.173);

92 i‡(
globÆTime
-
timî
>=500){

93 
timî
=
globÆTime
;

94 
	`TCS3472_GëRGB
();

101 if(
cubeÊag
){

102 
	`cube
();

103 
cubeÊag
=0;

107 
	}
}

	@C:\repos\SmallCar-main\src\startup_stm32f401xc.S

44 .
sy¡ax
 
	gunifõd


45 .
˝u
 
	gc‹ãx
-
	gm4


46 .
Âu
 
	gso·vÂ


47 .
	gthumb


49 .
globÆ
 
	gg_p‚Ve˘‹s


50 .
globÆ
 
	gDeÁu…_H™dÀr


54 .
w‹d
 
	g_sid©a


56 .
w‹d
 
	g_sd©a


58 .
w‹d
 
	g_ed©a


60 .
w‹d
 
	g_sbss


62 .
w‹d
 
	g_ebss


74 .
	g£˘i⁄
 .
	gãxt
.
	gRe£t_H™dÀr


75 .
wók
 
	gRe£t_H™dÀr


76 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


77 
	gRe£t_H™dÀr
:

78 
ldr
 
•
, =
_e°ack


81 
movs
 
r1
, #0

82 
b
 
Lo›C›yD©aInô


84 
	gC›yD©aInô
:

85 
ldr
 
r3
, =
_sid©a


86 
ldr
 
r3
, [r3, 
r1
]

87 
°r
 
	gr3
, [
r0
, 
r1
]

88 
adds
 
	gr1
,Ñ1, #4

90 
	gLo›C›yD©aInô
:

91 
ldr
 
r0
, =
_sd©a


92 
ldr
 
r3
, =
_ed©a


93 
adds
 
r2
, 
	gr0
, 
r1


94 
cmp
 
	gr2
, 
r3


95 
bcc
 
C›yD©aInô


96 
ldr
 
	gr2
, =
_sbss


97 
b
 
Lo›FûlZîobss


99 
FûlZîobss
:

100 
movs
 
r3
, #0

101 
°r
 
	gr3
, [
r2
], #4

103 
	gLo›FûlZîobss
:

104 
ldr
 
r3
, = 
_ebss


105 
cmp
 
r2
, 
r3


106 
bcc
 
FûlZîobss


109 
bl
 
	gSy°emInô


111 #ifde‡
PROJECT_CPP


112 
bl
 
	g__libc_öô_¨øy


115 
bl
 
maö


116 
bx
 
	gÃ


117 .
size
 
	gRe£t_H™dÀr
, .-Reset_Handler

126 .
	g£˘i⁄
 .
	gãxt
.
	gDeÁu…_H™dÀr
,"ax",%
¥ogbôs


127 
	gDeÁu…_H™dÀr
:

128 
Inföôe_Lo›
:

129 
b
 
Inföôe_Lo›


130 .
size
 
DeÁu…_H™dÀr
, .-
	gDeÁu…_H™dÀr


138 .
	g£˘i⁄
 .
	gi§_ve˘‹
,"a",%
	g¥ogbôs


139 .
ty≥
 
	gg_p‚Ve˘‹s
, %
	gobje˘


140 .
size
 
	gg_p‚Ve˘‹s
, .-
g_p‚Ve˘‹s


142 
	gg_p‚Ve˘‹s
:

143 .
w‹d
 
_e°ack


144 .
w‹d
 
Re£t_H™dÀr


145 .
w‹d
 
NMI_H™dÀr


146 .
w‹d
 
H¨dFau…_H™dÀr


147 .
w‹d
 
MemM™age_H™dÀr


148 .
w‹d
 
BusFau…_H™dÀr


149 .
w‹d
 
UßgeFau…_H™dÀr


150 .
w‹d
 0

151 .
w‹d
 0

152 .
w‹d
 0

153 .
w‹d
 0

154 .
w‹d
 
SVC_H™dÀr


155 .
w‹d
 
DebugM⁄_H™dÀr


156 .
w‹d
 0

157 .
w‹d
 
PídSV_H™dÀr


158 .
w‹d
 
SysTick_H™dÀr


161 .
w‹d
 
WWDG_IRQH™dÀr


162 .
w‹d
 
PVD_IRQH™dÀr


163 .
w‹d
 
TAMP_STAMP_IRQH™dÀr


164 .
w‹d
 
RTC_WKUP_IRQH™dÀr


165 .
w‹d
 
FLASH_IRQH™dÀr


166 .
w‹d
 
RCC_IRQH™dÀr


167 .
w‹d
 
EXTI0_IRQH™dÀr


168 .
w‹d
 
EXTI1_IRQH™dÀr


169 .
w‹d
 
EXTI2_IRQH™dÀr


170 .
w‹d
 
EXTI3_IRQH™dÀr


171 .
w‹d
 
EXTI4_IRQH™dÀr


172 .
w‹d
 
DMA1_Såóm0_IRQH™dÀr


173 .
w‹d
 
DMA1_Såóm1_IRQH™dÀr


174 .
w‹d
 
DMA1_Såóm2_IRQH™dÀr


175 .
w‹d
 
DMA1_Såóm3_IRQH™dÀr


176 .
w‹d
 
DMA1_Såóm4_IRQH™dÀr


177 .
w‹d
 
DMA1_Såóm5_IRQH™dÀr


178 .
w‹d
 
DMA1_Såóm6_IRQH™dÀr


179 .
w‹d
 
ADC_IRQH™dÀr


180 .
w‹d
 0

181 .
w‹d
 0

182 .
w‹d
 0

183 .
w‹d
 0

184 .
w‹d
 
EXTI9_5_IRQH™dÀr


185 .
w‹d
 
TIM1_BRK_TIM9_IRQH™dÀr


186 .
w‹d
 
TIM1_UP_TIM10_IRQH™dÀr


187 .
w‹d
 
TIM1_TRG_COM_TIM11_IRQH™dÀr


188 .
w‹d
 
TIM1_CC_IRQH™dÀr


189 .
w‹d
 
TIM2_IRQH™dÀr


190 .
w‹d
 
TIM3_IRQH™dÀr


191 .
w‹d
 
TIM4_IRQH™dÀr


192 .
w‹d
 
I2C1_EV_IRQH™dÀr


193 .
w‹d
 
I2C1_ER_IRQH™dÀr


194 .
w‹d
 
I2C2_EV_IRQH™dÀr


195 .
w‹d
 
I2C2_ER_IRQH™dÀr


196 .
w‹d
 
SPI1_IRQH™dÀr


197 .
w‹d
 
SPI2_IRQH™dÀr


198 .
w‹d
 
USART1_IRQH™dÀr


199 .
w‹d
 
USART2_IRQH™dÀr


200 .
w‹d
 0

201 .
w‹d
 
EXTI15_10_IRQH™dÀr


202 .
w‹d
 
RTC_Aœrm_IRQH™dÀr


203 .
w‹d
 
OTG_FS_WKUP_IRQH™dÀr


204 .
w‹d
 0

205 .
w‹d
 0

206 .
w‹d
 0

207 .
w‹d
 0

208 .
w‹d
 
DMA1_Såóm7_IRQH™dÀr


209 .
w‹d
 0

210 .
w‹d
 
SDIO_IRQH™dÀr


211 .
w‹d
 
TIM5_IRQH™dÀr


212 .
w‹d
 
SPI3_IRQH™dÀr


213 .
w‹d
 0

214 .
w‹d
 0

215 .
w‹d
 0

216 .
w‹d
 0

217 .
w‹d
 
DMA2_Såóm0_IRQH™dÀr


218 .
w‹d
 
DMA2_Såóm1_IRQH™dÀr


219 .
w‹d
 
DMA2_Såóm2_IRQH™dÀr


220 .
w‹d
 
DMA2_Såóm3_IRQH™dÀr


221 .
w‹d
 
DMA2_Såóm4_IRQH™dÀr


222 .
w‹d
 0

223 .
w‹d
 0

224 .
w‹d
 0

225 .
w‹d
 0

226 .
w‹d
 0

227 .
w‹d
 0

228 .
w‹d
 
OTG_FS_IRQH™dÀr


229 .
w‹d
 
DMA2_Såóm5_IRQH™dÀr


230 .
w‹d
 
DMA2_Såóm6_IRQH™dÀr


231 .
w‹d
 
DMA2_Såóm7_IRQH™dÀr


232 .
w‹d
 
USART6_IRQH™dÀr


233 .
w‹d
 
I2C3_EV_IRQH™dÀr


234 .
w‹d
 
I2C3_ER_IRQH™dÀr


235 .
w‹d
 0

236 .
w‹d
 0

237 .
w‹d
 0

238 .
w‹d
 0

239 .
w‹d
 0

240 .
w‹d
 0

241 .
w‹d
 0

242 .
w‹d
 
FPU_IRQH™dÀr


243 .
w‹d
 0

244 .
w‹d
 0

245 .
w‹d
 
SPI4_IRQH™dÀr


254 .
wók
 
NMI_H™dÀr


255 .
thumb_£t
 
NMI_H™dÀr
,
	gDeÁu…_H™dÀr


257 .
wók
 
	gH¨dFau…_H™dÀr


258 .
thumb_£t
 
	gH¨dFau…_H™dÀr
,
	gDeÁu…_H™dÀr


260 .
wók
 
	gMemM™age_H™dÀr


261 .
thumb_£t
 
	gMemM™age_H™dÀr
,
	gDeÁu…_H™dÀr


263 .
wók
 
	gBusFau…_H™dÀr


264 .
thumb_£t
 
	gBusFau…_H™dÀr
,
	gDeÁu…_H™dÀr


266 .
wók
 
	gUßgeFau…_H™dÀr


267 .
thumb_£t
 
	gUßgeFau…_H™dÀr
,
	gDeÁu…_H™dÀr


269 .
wók
 
	gSVC_H™dÀr


270 .
thumb_£t
 
	gSVC_H™dÀr
,
	gDeÁu…_H™dÀr


272 .
wók
 
	gDebugM⁄_H™dÀr


273 .
thumb_£t
 
	gDebugM⁄_H™dÀr
,
	gDeÁu…_H™dÀr


275 .
wók
 
	gPídSV_H™dÀr


276 .
thumb_£t
 
	gPídSV_H™dÀr
,
	gDeÁu…_H™dÀr


278 .
wók
 
	gSysTick_H™dÀr


279 .
thumb_£t
 
	gSysTick_H™dÀr
,
	gDeÁu…_H™dÀr


281 .
wók
 
	gWWDG_IRQH™dÀr


282 .
thumb_£t
 
	gWWDG_IRQH™dÀr
,
	gDeÁu…_H™dÀr


284 .
wók
 
	gPVD_IRQH™dÀr


285 .
thumb_£t
 
	gPVD_IRQH™dÀr
,
	gDeÁu…_H™dÀr


287 .
wók
 
	gTAMP_STAMP_IRQH™dÀr


288 .
thumb_£t
 
	gTAMP_STAMP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


290 .
wók
 
	gRTC_WKUP_IRQH™dÀr


291 .
thumb_£t
 
	gRTC_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


293 .
wók
 
	gFLASH_IRQH™dÀr


294 .
thumb_£t
 
	gFLASH_IRQH™dÀr
,
	gDeÁu…_H™dÀr


296 .
wók
 
	gRCC_IRQH™dÀr


297 .
thumb_£t
 
	gRCC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


299 .
wók
 
	gEXTI0_IRQH™dÀr


300 .
thumb_£t
 
	gEXTI0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


302 .
wók
 
	gEXTI1_IRQH™dÀr


303 .
thumb_£t
 
	gEXTI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


305 .
wók
 
	gEXTI2_IRQH™dÀr


306 .
thumb_£t
 
	gEXTI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


308 .
wók
 
	gEXTI3_IRQH™dÀr


309 .
thumb_£t
 
	gEXTI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


311 .
wók
 
	gEXTI4_IRQH™dÀr


312 .
thumb_£t
 
	gEXTI4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


314 .
wók
 
	gDMA1_Såóm0_IRQH™dÀr


315 .
thumb_£t
 
	gDMA1_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


317 .
wók
 
	gDMA1_Såóm1_IRQH™dÀr


318 .
thumb_£t
 
	gDMA1_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


320 .
wók
 
	gDMA1_Såóm2_IRQH™dÀr


321 .
thumb_£t
 
	gDMA1_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


323 .
wók
 
	gDMA1_Såóm3_IRQH™dÀr


324 .
thumb_£t
 
	gDMA1_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


326 .
wók
 
	gDMA1_Såóm4_IRQH™dÀr


327 .
thumb_£t
 
	gDMA1_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


329 .
wók
 
	gDMA1_Såóm5_IRQH™dÀr


330 .
thumb_£t
 
	gDMA1_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


332 .
wók
 
	gDMA1_Såóm6_IRQH™dÀr


333 .
thumb_£t
 
	gDMA1_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


335 .
wók
 
	gADC_IRQH™dÀr


336 .
thumb_£t
 
	gADC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


338 .
wók
 
	gEXTI9_5_IRQH™dÀr


339 .
thumb_£t
 
	gEXTI9_5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


341 .
wók
 
	gTIM1_BRK_TIM9_IRQH™dÀr


342 .
thumb_£t
 
	gTIM1_BRK_TIM9_IRQH™dÀr
,
	gDeÁu…_H™dÀr


344 .
wók
 
	gTIM1_UP_TIM10_IRQH™dÀr


345 .
thumb_£t
 
	gTIM1_UP_TIM10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


347 .
wók
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr


348 .
thumb_£t
 
	gTIM1_TRG_COM_TIM11_IRQH™dÀr
,
	gDeÁu…_H™dÀr


350 .
wók
 
	gTIM1_CC_IRQH™dÀr


351 .
thumb_£t
 
	gTIM1_CC_IRQH™dÀr
,
	gDeÁu…_H™dÀr


353 .
wók
 
	gTIM2_IRQH™dÀr


354 .
thumb_£t
 
	gTIM2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


356 .
wók
 
	gTIM3_IRQH™dÀr


357 .
thumb_£t
 
	gTIM3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


359 .
wók
 
	gTIM4_IRQH™dÀr


360 .
thumb_£t
 
	gTIM4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


362 .
wók
 
	gI2C1_EV_IRQH™dÀr


363 .
thumb_£t
 
	gI2C1_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


365 .
wók
 
	gI2C1_ER_IRQH™dÀr


366 .
thumb_£t
 
	gI2C1_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


368 .
wók
 
	gI2C2_EV_IRQH™dÀr


369 .
thumb_£t
 
	gI2C2_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


371 .
wók
 
	gI2C2_ER_IRQH™dÀr


372 .
thumb_£t
 
	gI2C2_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


374 .
wók
 
	gSPI1_IRQH™dÀr


375 .
thumb_£t
 
	gSPI1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


377 .
wók
 
	gSPI2_IRQH™dÀr


378 .
thumb_£t
 
	gSPI2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


380 .
wók
 
	gUSART1_IRQH™dÀr


381 .
thumb_£t
 
	gUSART1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


383 .
wók
 
	gUSART2_IRQH™dÀr


384 .
thumb_£t
 
	gUSART2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


386 .
wók
 
	gEXTI15_10_IRQH™dÀr


387 .
thumb_£t
 
	gEXTI15_10_IRQH™dÀr
,
	gDeÁu…_H™dÀr


389 .
wók
 
	gRTC_Aœrm_IRQH™dÀr


390 .
thumb_£t
 
	gRTC_Aœrm_IRQH™dÀr
,
	gDeÁu…_H™dÀr


392 .
wók
 
	gOTG_FS_WKUP_IRQH™dÀr


393 .
thumb_£t
 
	gOTG_FS_WKUP_IRQH™dÀr
,
	gDeÁu…_H™dÀr


395 .
wók
 
	gDMA1_Såóm7_IRQH™dÀr


396 .
thumb_£t
 
	gDMA1_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


398 .
wók
 
	gSDIO_IRQH™dÀr


399 .
thumb_£t
 
	gSDIO_IRQH™dÀr
,
	gDeÁu…_H™dÀr


401 .
wók
 
	gTIM5_IRQH™dÀr


402 .
thumb_£t
 
	gTIM5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


404 .
wók
 
	gSPI3_IRQH™dÀr


405 .
thumb_£t
 
	gSPI3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


407 .
wók
 
	gDMA2_Såóm0_IRQH™dÀr


408 .
thumb_£t
 
	gDMA2_Såóm0_IRQH™dÀr
,
	gDeÁu…_H™dÀr


410 .
wók
 
	gDMA2_Såóm1_IRQH™dÀr


411 .
thumb_£t
 
	gDMA2_Såóm1_IRQH™dÀr
,
	gDeÁu…_H™dÀr


413 .
wók
 
	gDMA2_Såóm2_IRQH™dÀr


414 .
thumb_£t
 
	gDMA2_Såóm2_IRQH™dÀr
,
	gDeÁu…_H™dÀr


416 .
wók
 
	gDMA2_Såóm3_IRQH™dÀr


417 .
thumb_£t
 
	gDMA2_Såóm3_IRQH™dÀr
,
	gDeÁu…_H™dÀr


419 .
wók
 
	gDMA2_Såóm4_IRQH™dÀr


420 .
thumb_£t
 
	gDMA2_Såóm4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


422 .
wók
 
	gOTG_FS_IRQH™dÀr


423 .
thumb_£t
 
	gOTG_FS_IRQH™dÀr
,
	gDeÁu…_H™dÀr


425 .
wók
 
	gDMA2_Såóm5_IRQH™dÀr


426 .
thumb_£t
 
	gDMA2_Såóm5_IRQH™dÀr
,
	gDeÁu…_H™dÀr


428 .
wók
 
	gDMA2_Såóm6_IRQH™dÀr


429 .
thumb_£t
 
	gDMA2_Såóm6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


431 .
wók
 
	gDMA2_Såóm7_IRQH™dÀr


432 .
thumb_£t
 
	gDMA2_Såóm7_IRQH™dÀr
,
	gDeÁu…_H™dÀr


434 .
wók
 
	gUSART6_IRQH™dÀr


435 .
thumb_£t
 
	gUSART6_IRQH™dÀr
,
	gDeÁu…_H™dÀr


437 .
wók
 
	gI2C3_EV_IRQH™dÀr


438 .
thumb_£t
 
	gI2C3_EV_IRQH™dÀr
,
	gDeÁu…_H™dÀr


440 .
wók
 
	gI2C3_ER_IRQH™dÀr


441 .
thumb_£t
 
	gI2C3_ER_IRQH™dÀr
,
	gDeÁu…_H™dÀr


443 .
wók
 
	gFPU_IRQH™dÀr


444 .
thumb_£t
 
	gFPU_IRQH™dÀr
,
	gDeÁu…_H™dÀr


446 .
wók
 
	gSPI4_IRQH™dÀr


447 .
thumb_£t
 
	gSPI4_IRQH™dÀr
,
	gDeÁu…_H™dÀr


	@C:\repos\SmallCar-main\src\system_stm32f4xx.c

317 
	~"°m32f4xx.h
"

338 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F469_479xx
Ë|| deföed(
STM32F413_423xx
)

342 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

346 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
)

356 #i‡
deföed
(
USE_HSE_BYPASS
)

357 
	#HSE_BYPASS_INPUT_FREQUENCY
 8000000

	)

364 
	#VECT_TAB_OFFSET
 0x00

	)

369 #i‡
deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F469_479xx
)

371 
	#PLL_M
 25

	)

372 #ñi‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed (
STM32F446xx
)

373 
	#PLL_M
 8

	)

374 #ñi‡
deföed
 (
STM32F410xx
Ë|| deföed (
STM32F411xE
)

375 #i‡
deföed
(
USE_HSE_BYPASS
)

376 
	#PLL_M
 8

	)

378 
	#PLL_M
 16

	)

384 
	#PLL_Q
 7

	)

386 #i‡
deföed
(
STM32F446xx
)

388 
	#PLL_R
 7

	)

389 #ñi‡
deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

390 
	#PLL_R
 2

	)

394 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

395 
	#PLL_N
 360

	)

397 
	#PLL_P
 2

	)

400 #i‡
deföed
 (
STM32F40_41xxx
)

401 
	#PLL_N
 336

	)

403 
	#PLL_P
 2

	)

406 #i‡
deföed
(
STM32F401xx
)

407 
	#PLL_N
 336

	)

409 
	#PLL_P
 4

	)

412 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

413 
	#PLL_N
 400

	)

415 
	#PLL_P
 4

	)

436 #i‡
deföed
(
STM32F40_41xxx
)

437 
uöt32_t
 
	gSy°emC‹eClock
 = 168000000;

440 #i‡
deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

441 
uöt32_t
 
	gSy°emC‹eClock
 = 180000000;

444 #i‡
deföed
(
STM32F401xx
)

445 
uöt32_t
 
	gSy°emC‹eClock
 = 84000000;

448 #i‡
deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
)

449 
uöt32_t
 
	gSy°emC‹eClock
 = 100000000;

452 
__I
 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

462 
SëSysClock
();

464 #i‡
deföed
(
DATA_IN_ExtSRAM
Ë|| deföed(
DATA_IN_ExtSDRAM
)

465 
Sy°emInô_ExtMemCé
();

483 
	$Sy°emInô
()

486 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

487 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

491 
RCC
->
CR
 |(
uöt32_t
)0x00000001;

494 
RCC
->
CFGR
 = 0x00000000;

497 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFFF;

500 
RCC
->
PLLCFGR
 = 0x24003010;

503 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

506 
RCC
->
CIR
 = 0x00000000;

508 #i‡
	`deföed
(
DATA_IN_ExtSRAM
Ë|| deföed(
DATA_IN_ExtSDRAM
)

509 
	`Sy°emInô_ExtMemCé
();

514 
	`SëSysClock
();

517 #ifde‡
VECT_TAB_SRAM


518 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

520 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

522 
	}
}

560 
	$Sy°emC‹eClockUpd©e
()

562 
uöt32_t
 
tmp
 = 0, 
∂lvco
 = 0, 
∂Õ
 = 2, 
∂lsour˚
 = 0, 
∂lm
 = 2;

563 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

564 
uöt32_t
 
∂Ã
 = 2;

567 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

569 
tmp
)

572 
Sy°emC‹eClock
 = 
HSI_VALUE
;

575 
Sy°emC‹eClock
 = 
HSE_VALUE
;

581 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

582 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

584 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

585 i‡(
∂lsour˚
 != 0)

588 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

593 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

595 #ñi‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
)

596 #i‡
	`deföed
(
USE_HSE_BYPASS
)

597 i‡(
∂lsour˚
 != 0)

600 
∂lvco
 = (
HSE_BYPASS_INPUT_FREQUENCY
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

603 i‡(
∂lsour˚
 == 0)

606 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

610 
∂Õ
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

611 
Sy°emC‹eClock
 = 
∂lvco
/
∂Õ
;

613 #i‡
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

618 
∂lsour˚
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

619 
∂lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

620 i‡(
∂lsour˚
 != 0)

623 
∂lvco
 = (
HSE_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

628 
∂lvco
 = (
HSI_VALUE
 / 
∂lm
Ë* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

631 
∂Ã
 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

632 
Sy°emC‹eClock
 = 
∂lvco
/
∂Ã
;

636 
Sy°emC‹eClock
 = 
HSI_VALUE
;

641 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

643 
Sy°emC‹eClock
 >>
tmp
;

644 
	}
}

654 
	$SëSysClock
()

656 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)|| deföed(
STM32F469_479xx
)

660 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

663 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
);

668 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

669 
SèπUpCou¡î
++;

670 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

672 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

674 
HSESètus
 = (
uöt32_t
)0x01;

678 
HSESètus
 = (
uöt32_t
)0x00;

681 i‡(
HSESètus
 =(
uöt32_t
)0x01)

684 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

685 
PWR
->
CR
 |
PWR_CR_VOS
;

688 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

690 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F412xG
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

692 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

695 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

698 #i‡
	`deföed
(
STM32F401xx
Ë|| deföed(
STM32F413_423xx
)

700 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

703 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

706 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F401xx
Ë|| deföed(
STM32F469_479xx
)

708 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

709 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24);

712 #i‡ 
	`deföed
(
STM32F412xG
Ë|| deföed(
STM32F413_423xx
Ë|| deföed(
STM32F446xx
)

714 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

715 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24Ë| (
PLL_R
 << 28);

719 
RCC
->
CR
 |
RCC_CR_PLLON
;

722 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

726 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

728 
PWR
->
CR
 |
PWR_CR_ODEN
;

729 (
PWR
->
CSR
 & 
PWR_CSR_ODRDY
) == 0)

732 
PWR
->
CR
 |
PWR_CR_ODSWEN
;

733 (
PWR
->
CSR
 & 
PWR_CSR_ODSWRDY
) == 0)

737 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

740 #i‡
	`deföed
(
STM32F40_41xxx
Ë|| deföed(
STM32F412xG
)

742 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

745 #i‡
	`deföed
(
STM32F413_423xx
)

747 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_3WS
;

750 #i‡
	`deföed
(
STM32F401xx
)

752 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

756 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

757 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

760 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
)

768 #ñi‡
	`deföed
(
STM32F410xx
Ë|| deföed(
STM32F411xE
)

769 #i‡
	`deföed
(
USE_HSE_BYPASS
)

773 
__IO
 
uöt32_t
 
SèπUpCou¡î
 = 0, 
HSESètus
 = 0;

776 
RCC
->
CR
 |((
uöt32_t
)
RCC_CR_HSEON
 | 
RCC_CR_HSEBYP
);

781 
HSESètus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

782 
SèπUpCou¡î
++;

783 } (
HSESètus
 =0Ë&& (
SèπUpCou¡î
 !
HSE_STARTUP_TIMEOUT
));

785 i‡((
RCC
->
CR
 & 
RCC_CR_HSERDY
Ë!
RESET
)

787 
HSESètus
 = (
uöt32_t
)0x01;

791 
HSESètus
 = (
uöt32_t
)0x00;

794 i‡(
HSESètus
 =(
uöt32_t
)0x01)

797 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

798 
PWR
->
CR
 |
PWR_CR_VOS
;

801 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

804 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

807 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

810 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1) -1) << 16) |

811 (
RCC_PLLCFGR_PLLSRC_HSE
Ë| (
PLL_Q
 << 24);

814 
RCC
->
CR
 |
RCC_CR_PLLON
;

817 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

822 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

825 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

826 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

829 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
)

839 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

840 
PWR
->
CR
 |
PWR_CR_VOS
;

843 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

846 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV1
;

849 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV2
;

852 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6Ë| (((
PLL_P
 >> 1Ë-1Ë<< 16Ë| (
PLL_Q
 << 24);

855 
RCC
->
CR
 |
RCC_CR_PLLON
;

858 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

863 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_2WS
;

866 
RCC
->
CFGR
 &(
uöt32_t
)((uöt32_t)~(
RCC_CFGR_SW
));

867 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

870 (
RCC
->
CFGR
 & (
uöt32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
)

875 
	}
}

876 #i‡
deföed
 (
DATA_IN_ExtSRAM
Ë&& deföed (
DATA_IN_ExtSDRAM
)

877 #i‡
deföed
(
STM32F427xx
Ë|| deföed(
STM32F437xx
Ë|| deföed(
STM32F429xx
Ë|| deföed(
STM32F439xx
) ||\

878 
deföed
(
STM32F469xx
Ë|| 
	$deföed
(
STM32F479xx
)

887 
	$Sy°emInô_ExtMemCé
()

889 
__IO
 
uöt32_t
 
tmp
 = 0x00;

891 
uöt32_t
 
tm¥eg
 = 0, 
timeout
 = 0xFFFF;

892 
uöt32_t
 
ödex
;

895 
RCC
->
AHB1ENR
 |= 0x000001F8;

898 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB1ENR
, 
RCC_AHB1ENR_GPIOCEN
);

901 
GPIOD
->
AFR
[0] = 0x00CCC0CC;

902 
GPIOD
->
AFR
[1] = 0xCCCCCCCC;

904 
GPIOD
->
MODER
 = 0xAAAA0A8A;

906 
GPIOD
->
OSPEEDR
 = 0xFFFF0FCF;

908 
GPIOD
->
OTYPER
 = 0x00000000;

910 
GPIOD
->
PUPDR
 = 0x00000000;

913 
GPIOE
->
AFR
[0] = 0xC00CC0CC;

914 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

916 
GPIOE
->
MODER
 = 0xAAAA828A;

918 
GPIOE
->
OSPEEDR
 = 0xFFFFC3CF;

920 
GPIOE
->
OTYPER
 = 0x00000000;

922 
GPIOE
->
PUPDR
 = 0x00000000;

925 
GPIOF
->
AFR
[0] = 0xCCCCCCCC;

926 
GPIOF
->
AFR
[1] = 0xCCCCCCCC;

928 
GPIOF
->
MODER
 = 0xAA800AAA;

930 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

932 
GPIOF
->
OTYPER
 = 0x00000000;

934 
GPIOF
->
PUPDR
 = 0x00000000;

937 
GPIOG
->
AFR
[0] = 0xCCCCCCCC;

938 
GPIOG
->
AFR
[1] = 0xCCCCCCCC;

940 
GPIOG
->
MODER
 = 0xAAAAAAAA;

942 
GPIOG
->
OSPEEDR
 = 0xAAAAAAAA;

944 
GPIOG
->
OTYPER
 = 0x00000000;

946 
GPIOG
->
PUPDR
 = 0x00000000;

949 
GPIOH
->
AFR
[0] = 0x00C0CC00;

950 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

952 
GPIOH
->
MODER
 = 0xAAAA08A0;

954 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

956 
GPIOH
->
OTYPER
 = 0x00000000;

958 
GPIOH
->
PUPDR
 = 0x00000000;

961 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

962 
GPIOI
->
AFR
[1] = 0x00000CC0;

964 
GPIOI
->
MODER
 = 0x0028AAAA;

966 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

968 
GPIOI
->
OTYPER
 = 0x00000000;

970 
GPIOI
->
PUPDR
 = 0x00000000;

974 
RCC
->
AHB3ENR
 |= 0x00000001;

976 
tmp
 = 
	`READ_BIT
(
RCC
->
AHB3ENR
, 
RCC_AHB3ENR_FMCEN
);

978 
FMC_B™k5_6
->
SDCR
[0] = 0x000019E4;

979 
FMC_B™k5_6
->
SDTR
[0] = 0x01115351;

983 
FMC_B™k5_6
->
SDCMR
 = 0x00000011;

984 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

985 (
tm¥eg
 !0Ë&& (
timeout
-- > 0))

987 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

991 
ödex
 = 0; index<1000; index++);

994 
FMC_B™k5_6
->
SDCMR
 = 0x00000012;

995 
timeout
 = 0xFFFF;

996 (
tm¥eg
 !0Ë&& (
timeout
-- > 0))

998 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1002 
FMC_B™k5_6
->
SDCMR
 = 0x00000073;

1003 
timeout
 = 0xFFFF;

1004 (
tm¥eg
 !0Ë&& (
timeout
-- > 0))

1006 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1010 
FMC_B™k5_6
->
SDCMR
 = 0x00046014;

1011 
timeout
 = 0xFFFF;

1012 (
tm¥eg
 !0Ë&& (
timeout
-- > 0))

1014 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1018 
tm¥eg
 = 
FMC_B™k5_6
->
SDRTR
;

1019 
FMC_B™k5_6
->
SDRTR
 = (
tm¥eg
 | (0x0000027C<<1));

1022 
tm¥eg
 = 
FMC_B™k5_6
->
SDCR
[0];

1023 
FMC_B™k5_6
->
SDCR
[0] = (
tm¥eg
 & 0xFFFFFDFF);

1025 #i‡
	`deföed
(
STM32F427xx
Ë|| deföed(
STM32F437xx
Ë|| deföed(
STM32F429xx
Ë|| deföed(
STM32F439xx
)

1027 
FMC_B™k1
->
BTCR
[2] = 0x00001011;

1028 
FMC_B™k1
->
BTCR
[3] = 0x00000201;

1029 
FMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

1031 #i‡
	`deföed
(
STM32F469xx
Ë|| deföed(
STM32F479xx
)

1033 
FMC_B™k1
->
BTCR
[2] = 0x00001091;

1034 
FMC_B™k1
->
BTCR
[3] = 0x00110212;

1035 
FMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

1038 ()(
tmp
);

1039 
	}
}

1041 #ñi‡
deföed
 (
DATA_IN_ExtSRAM
)

1056 
	$Sy°emInô_ExtMemCé
()

1079 
RCC
->
AHB1ENR
 |= 0x00000078;

1082 
GPIOD
->
AFR
[0] = 0x00cc00cc;

1083 
GPIOD
->
AFR
[1] = 0xcccccccc;

1085 
GPIOD
->
MODER
 = 0xaaaa0a0a;

1087 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

1089 
GPIOD
->
OTYPER
 = 0x00000000;

1091 
GPIOD
->
PUPDR
 = 0x00000000;

1094 
GPIOE
->
AFR
[0] = 0xcccccccc;

1095 
GPIOE
->
AFR
[1] = 0xcccccccc;

1097 
GPIOE
->
MODER
 = 0xaaaaaaaa;

1099 
GPIOE
->
OSPEEDR
 = 0xffffffff;

1101 
GPIOE
->
OTYPER
 = 0x00000000;

1103 
GPIOE
->
PUPDR
 = 0x00000000;

1106 
GPIOF
->
AFR
[0] = 0x00cccccc;

1107 
GPIOF
->
AFR
[1] = 0xcccc0000;

1109 
GPIOF
->
MODER
 = 0xaa000aaa;

1111 
GPIOF
->
OSPEEDR
 = 0xff000fff;

1113 
GPIOF
->
OTYPER
 = 0x00000000;

1115 
GPIOF
->
PUPDR
 = 0x00000000;

1118 
GPIOG
->
AFR
[0] = 0x00cccccc;

1119 
GPIOG
->
AFR
[1] = 0x000000c0;

1121 
GPIOG
->
MODER
 = 0x00080aaa;

1123 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

1125 
GPIOG
->
OTYPER
 = 0x00000000;

1127 
GPIOG
->
PUPDR
 = 0x00000000;

1131 
RCC
->
AHB3ENR
 |= 0x00000001;

1133 #i‡
	`deföed
(
STM32F427_437xx
Ë|| deföed(
STM32F429_439xx
Ë|| deföed(
STM32F446xx
Ë|| deföed(
STM32F469_479xx
)

1135 
FMC_B™k1
->
BTCR
[2] = 0x00001011;

1136 
FMC_B™k1
->
BTCR
[3] = 0x00000201;

1137 
FMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

1140 #i‡
	`deföed
(
STM32F40_41xxx
)

1142 
FSMC_B™k1
->
BTCR
[2] = 0x00001011;

1143 
FSMC_B™k1
->
BTCR
[3] = 0x00000201;

1144 
FSMC_B™k1E
->
BWTR
[2] = 0x0fffffff;

1201 
	}
}

1202 #ñi‡
deföed
 (
DATA_IN_ExtSDRAM
)

1211 
	$Sy°emInô_ExtMemCé
()

1213 
uöt32_t
 
tm¥eg
 = 0, 
timeout
 = 0xFFFF;

1214 
uöt32_t
 
ödex
;

1218 
RCC
->
AHB1ENR
 |= 0x000001FC;

1221 
GPIOC
->
AFR
[0] = 0x0000000c;

1222 
GPIOC
->
AFR
[1] = 0x00007700;

1224 
GPIOC
->
MODER
 = 0x00a00002;

1226 
GPIOC
->
OSPEEDR
 = 0x00a00002;

1228 
GPIOC
->
OTYPER
 = 0x00000000;

1230 
GPIOC
->
PUPDR
 = 0x00500000;

1233 
GPIOD
->
AFR
[0] = 0x000000CC;

1234 
GPIOD
->
AFR
[1] = 0xCC000CCC;

1236 
GPIOD
->
MODER
 = 0xA02A000A;

1238 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

1240 
GPIOD
->
OTYPER
 = 0x00000000;

1242 
GPIOD
->
PUPDR
 = 0x00000000;

1245 
GPIOE
->
AFR
[0] = 0xC00000CC;

1246 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

1248 
GPIOE
->
MODER
 = 0xAAAA800A;

1250 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

1252 
GPIOE
->
OTYPER
 = 0x00000000;

1254 
GPIOE
->
PUPDR
 = 0x00000000;

1257 
GPIOF
->
AFR
[0] = 0xcccccccc;

1258 
GPIOF
->
AFR
[1] = 0xcccccccc;

1260 
GPIOF
->
MODER
 = 0xAA800AAA;

1262 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

1264 
GPIOF
->
OTYPER
 = 0x00000000;

1266 
GPIOF
->
PUPDR
 = 0x00000000;

1269 
GPIOG
->
AFR
[0] = 0xcccccccc;

1270 
GPIOG
->
AFR
[1] = 0xcccccccc;

1272 
GPIOG
->
MODER
 = 0xaaaaaaaa;

1274 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

1276 
GPIOG
->
OTYPER
 = 0x00000000;

1278 
GPIOG
->
PUPDR
 = 0x00000000;

1281 
GPIOH
->
AFR
[0] = 0x00C0CC00;

1282 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

1284 
GPIOH
->
MODER
 = 0xAAAA08A0;

1286 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

1288 
GPIOH
->
OTYPER
 = 0x00000000;

1290 
GPIOH
->
PUPDR
 = 0x00000000;

1293 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

1294 
GPIOI
->
AFR
[1] = 0x00000CC0;

1296 
GPIOI
->
MODER
 = 0x0028AAAA;

1298 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

1300 
GPIOI
->
OTYPER
 = 0x00000000;

1302 
GPIOI
->
PUPDR
 = 0x00000000;

1306 
RCC
->
AHB3ENR
 |= 0x00000001;

1309 
FMC_B™k5_6
->
SDCR
[0] = 0x000039D0;

1310 
FMC_B™k5_6
->
SDTR
[0] = 0x01115351;

1314 
FMC_B™k5_6
->
SDCMR
 = 0x00000011;

1315 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1316 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

1318 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1322 
ödex
 = 0; index<1000; index++);

1325 
FMC_B™k5_6
->
SDCMR
 = 0x00000012;

1326 
timeout
 = 0xFFFF;

1327 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

1329 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1333 
FMC_B™k5_6
->
SDCMR
 = 0x00000073;

1334 
timeout
 = 0xFFFF;

1335 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

1337 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1341 
FMC_B™k5_6
->
SDCMR
 = 0x00046014;

1342 
timeout
 = 0xFFFF;

1343 (
tm¥eg
 !0Ë& (
timeout
-- > 0))

1345 
tm¥eg
 = 
FMC_B™k5_6
->
SDSR
 & 0x00000020;

1349 
tm¥eg
 = 
FMC_B™k5_6
->
SDRTR
;

1350 
FMC_B™k5_6
->
SDRTR
 = (
tm¥eg
 | (0x0000027C<<1));

1353 
tm¥eg
 = 
FMC_B™k5_6
->
SDCR
[0];

1354 
FMC_B™k5_6
->
SDCR
[0] = (
tm¥eg
 & 0xFFFFFDFF);

1380 
	}
}

	@C:\repos\SmallCar-main\stm32f401cc_flash.ld

48 
	$ENTRY
(
Re£t_H™dÀr
)

52 
_Mö_Hóp_Size
 = 
__HEAP_SIZE
;

53 
_Mö_Sèck_Size
 = 
__STACK_SIZE
;

56 
MEMORY


58 
	`FLASH
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 256
K


59 
	`RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 64
K


60 
	}
}

62 
	g_e°ack
 = 
ORIGIN
(
RAM
Ë+ 
LENGTH
(RAM);

65 
	gSECTIONS


68 .
	gi§_ve˘‹
 :

70 . = 
ALIGN
(4);

71 
KEEP
(*(.
i§_ve˘‹
))

72 . = 
ALIGN
(4);

73 } >
	gFLASH


76 .
	gãxt
 :

78 . = 
ALIGN
(4);

79 *(.
	gãxt
)

80 *(.
	gãxt
*)

81 *(.
	gglue_7
)

82 *(.
	gglue_7t
)

83 *(.
	geh_‰ame
)

85 
KEEP
 (*(.
öô
))

86 
KEEP
 (*(.
föi
))

88 . = 
ALIGN
(4);

89 
	g_ëext
 = .;

90 } >
	gFLASH


93 .
	grod©a
 :

95 . = 
ALIGN
(4);

96 *(.
	grod©a
)

97 *(.
	grod©a
*)

98 . = 
ALIGN
(4);

99 } >
	gFLASH


101 .
	gARM
.
	gexèb
 : { *(.
ARM
.
exèb
* .
gnu
.
lök⁄˚
.
¨mexèb
.*Ë} >
FLASH


102 .
ARM
 : {

103 
__exidx_°¨t
 = .;

104 *(.
	gARM
.
	gexidx
*)

105 
	g__exidx_íd
 = .;

106 } >
	gFLASH


108 .
	g¥eöô_¨øy
 :

110 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_°¨t
 = .);

111 
KEEP
 (*(.
¥eöô_¨øy
*))

112 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_íd
 = .);

113 } >
	gFLASH


114 .
	göô_¨øy
 :

116 
PROVIDE_HIDDEN
 (
__öô_¨øy_°¨t
 = .);

117 
KEEP
 (*(
SORT
(.
öô_¨øy
.*)))

118 
KEEP
 (*(.
öô_¨øy
*))

119 
PROVIDE_HIDDEN
 (
__öô_¨øy_íd
 = .);

120 } >
	gFLASH


121 .
	gföi_¨øy
 :

123 
PROVIDE_HIDDEN
 (
__föi_¨øy_°¨t
 = .);

124 
KEEP
 (*(
SORT
(.
föi_¨øy
.*)))

125 
KEEP
 (*(.
föi_¨øy
*))

126 
PROVIDE_HIDDEN
 (
__föi_¨øy_íd
 = .);

127 } >
FLASH


130 
	g_sid©a
 = 
LOADADDR
(.
d©a
);

133 .
	gd©a
 :

135 . = 
ALIGN
(4);

136 
	g_sd©a
 = .;

137 *(.
	gd©a
)

138 *(.
	gd©a
*)

140 . = 
ALIGN
(4);

141 
	g_ed©a
 = .;

142 } >
RAM
 
	gAT
> 
	gFLASH


146 . = 
ALIGN
(4);

147 .
bss
 (
NOLOAD
) :

150 
_sbss
 = .;

151 
	g__bss_°¨t__
 = 
_sbss
;

152 *(.
	gbss
)

153 *(.
	gbss
*)

154 *(
	gCOMMON
)

156 . = 
ALIGN
(4);

157 
	g_ebss
 = .;

158 
	g__bss_íd__
 = 
_ebss
;

159 } >
	gRAM


162 .
hóp
 (
NOLOAD
) :

164 . = 
ALIGN
(4);

165 
PROVIDE
 ( 
íd
 = . );

166 
PROVIDE
 ( 
_íd
 = . );

167 *(.
	ghóp
*)

168 . = . + 
_Mö_Hóp_Size
;

169 
	g__HópLimô
 = .;

170 . = 
ALIGN
(4);

171 } >
	gRAM


173 .
	gARM
.
	g©åibuãs
 0 : { *(.
ARM
.
©åibuãs
) }

175 
__SèckLimô
 = 
_e°ack
 - 
_Mö_Sèck_Size
;

177 
ASSERT
(
__SèckLimô
 >
__HópLimô
, "Region RAM overflowed with stack")

	@C:\repos\SmallCar-main\stm32f401cc_sram.ld

48 
	$ENTRY
(
Re£t_H™dÀr
)

52 
_Mö_Hóp_Size
 = 
__HEAP_SIZE
;

53 
_Mö_Sèck_Size
 = 
__STACK_SIZE
;

56 
MEMORY


58 
	`FLASH
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 256
K


59 
	`RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 64
K


60 
	}
}

62 
	g_e°ack
 = 
ORIGIN
(
RAM
Ë+ 
LENGTH
(RAM);

65 
	gSECTIONS


68 .
	gi§_ve˘‹
 :

70 . = 
ALIGN
(4);

71 
KEEP
(*(.
i§_ve˘‹
))

72 . = 
ALIGN
(4);

73 } >
	gRAM


76 .
	gãxt
 :

78 . = 
ALIGN
(4);

79 *(.
	gãxt
)

80 *(.
	gãxt
*)

81 *(.
	gglue_7
)

82 *(.
	gglue_7t
)

83 *(.
	geh_‰ame
)

85 
KEEP
 (*(.
öô
))

86 
KEEP
 (*(.
föi
))

88 . = 
ALIGN
(4);

89 
	g_ëext
 = .;

90 } >
	gRAM


93 .
	grod©a
 :

95 . = 
ALIGN
(4);

96 *(.
	grod©a
)

97 *(.
	grod©a
*)

98 . = 
ALIGN
(4);

99 } >
	gRAM


101 .
	gARM
.
	gexèb
 : { *(.
ARM
.
exèb
* .
gnu
.
lök⁄˚
.
¨mexèb
.*Ë} >
RAM


102 .
ARM
 : {

103 
__exidx_°¨t
 = .;

104 *(.
	gARM
.
	gexidx
*)

105 
	g__exidx_íd
 = .;

106 } >
	gRAM


108 .
	g¥eöô_¨øy
 :

110 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_°¨t
 = .);

111 
KEEP
 (*(.
¥eöô_¨øy
*))

112 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_íd
 = .);

113 } >
	gRAM


114 .
	göô_¨øy
 :

116 
PROVIDE_HIDDEN
 (
__öô_¨øy_°¨t
 = .);

117 
KEEP
 (*(
SORT
(.
öô_¨øy
.*)))

118 
KEEP
 (*(.
öô_¨øy
*))

119 
PROVIDE_HIDDEN
 (
__öô_¨øy_íd
 = .);

120 } >
	gRAM


121 .
	gföi_¨øy
 :

123 
PROVIDE_HIDDEN
 (
__föi_¨øy_°¨t
 = .);

124 
KEEP
 (*(
SORT
(.
föi_¨øy
.*)))

125 
KEEP
 (*(.
föi_¨øy
*))

126 
PROVIDE_HIDDEN
 (
__föi_¨øy_íd
 = .);

127 } >
RAM


130 
	g_sid©a
 = 
LOADADDR
(.
d©a
);

133 .
	gd©a
 :

135 . = 
ALIGN
(4);

136 
	g_sd©a
 = .;

137 *(.
	gd©a
)

138 *(.
	gd©a
*)

140 . = 
ALIGN
(4);

141 
	g_ed©a
 = .;

142 } >
	gRAM


146 . = 
ALIGN
(4);

147 .
bss
 (
NOLOAD
) :

150 
_sbss
 = .;

151 
	g__bss_°¨t__
 = 
_sbss
;

152 *(.
	gbss
)

153 *(.
	gbss
*)

154 *(
	gCOMMON
)

156 . = 
ALIGN
(4);

157 
	g_ebss
 = .;

158 
	g__bss_íd__
 = 
_ebss
;

159 } >
	gRAM


162 .
hóp
 (
NOLOAD
) :

164 . = 
ALIGN
(4);

165 
PROVIDE
 ( 
íd
 = . );

166 
PROVIDE
 ( 
_íd
 = . );

167 *(.
	ghóp
*)

168 . = . + 
_Mö_Hóp_Size
;

169 
	g__HópLimô
 = .;

170 . = 
ALIGN
(4);

171 } >
	gRAM


173 .
	gARM
.
	g©åibuãs
 0 : { *(.
ARM
.
©åibuãs
) }

175 
__SèckLimô
 = 
_e°ack
 - 
_Mö_Sèck_Size
;

177 
ASSERT
(
__SèckLimô
 >
__HópLimô
, "Region RAM overflowed with stack")

	@
1
.
0
73
3313
C:\repos\SmallCar-main\External\ColorSensor\TCS3472.c
C:\repos\SmallCar-main\External\ColorSensor\TCS3472.h
C:\repos\SmallCar-main\External\External_Manager.h
C:\repos\SmallCar-main\External\MPU9250\mpu9250.c
C:\repos\SmallCar-main\External\MPU9250\mpu9250.h
C:\repos\SmallCar-main\External\Matrix\Matrix.c
C:\repos\SmallCar-main\External\Matrix\Matrix.h
C:\repos\SmallCar-main\External\ModBus\ASCII\ModBus_ASCII.c
C:\repos\SmallCar-main\External\ModBus\ASCII\ModBus_ASCII.h
C:\repos\SmallCar-main\External\ModBus\ModBus_conf.h
C:\repos\SmallCar-main\External\Regulators\Regulators.c
C:\repos\SmallCar-main\External\Regulators\Regulators.h
C:\repos\SmallCar-main\External\SSD1306\fonts.c
C:\repos\SmallCar-main\External\SSD1306\fonts.h
C:\repos\SmallCar-main\External\SSD1306\images.c
C:\repos\SmallCar-main\External\SSD1306\images.h
C:\repos\SmallCar-main\External\SSD1306\ssd1306.c
C:\repos\SmallCar-main\External\SSD1306\ssd1306.h
C:\repos\SmallCar-main\External\SSD1306\ssd1306_i2c.c
C:\repos\SmallCar-main\External\SSD1306\ssd1306_i2c.h
C:\repos\SmallCar-main\Fil_lib\FilConfig.h
C:\repos\SmallCar-main\Fil_lib\inc\ADC.h
C:\repos\SmallCar-main\Fil_lib\inc\DMA.h
C:\repos\SmallCar-main\Fil_lib\inc\DMA_FIFOBuffers.h
C:\repos\SmallCar-main\Fil_lib\inc\EXTI.h
C:\repos\SmallCar-main\Fil_lib\inc\GPIO.h
C:\repos\SmallCar-main\Fil_lib\inc\I2C.h
C:\repos\SmallCar-main\Fil_lib\inc\RCC.h
C:\repos\SmallCar-main\Fil_lib\inc\RTC.h
C:\repos\SmallCar-main\Fil_lib\inc\TIM.h
C:\repos\SmallCar-main\Fil_lib\inc\USART.h
C:\repos\SmallCar-main\Fil_lib\src\ADC.c
C:\repos\SmallCar-main\Fil_lib\src\DMA.c
C:\repos\SmallCar-main\Fil_lib\src\EXTI.c
C:\repos\SmallCar-main\Fil_lib\src\I2C.c
C:\repos\SmallCar-main\Fil_lib\src\RCC.c
C:\repos\SmallCar-main\Fil_lib\src\RTC.c
C:\repos\SmallCar-main\Fil_lib\src\TIM.c
C:\repos\SmallCar-main\Fil_lib\src\USART.c
C:\repos\SmallCar-main\RCR\BoardSelection.h
C:\repos\SmallCar-main\RCR\DevBoard#2\RCR_DevBoard_2.h
C:\repos\SmallCar-main\RCR\DevBoard#2\RCR_DevBoard_2_Setup.h
C:\repos\SmallCar-main\RCR\DevBoard#3\RCR_DevBoard_3.h
C:\repos\SmallCar-main\RCR\DevBoard#3\RCR_DevBoard_3_Setup.h
C:\repos\SmallCar-main\RCR\DevBoard#4\Pins.h
C:\repos\SmallCar-main\RCR\DevBoard#4\Setup.h
C:\repos\SmallCar-main\RCR\MaxKit\MaxKit.h
C:\repos\SmallCar-main\RCR\MaxKit\MaxPins.h
C:\repos\SmallCar-main\RCR\MaxKit\MaxSetup.h
C:\repos\SmallCar-main\RCR\MinKit\MinimalKit.h
C:\repos\SmallCar-main\STM32F401.svd
C:\repos\SmallCar-main\cmsis\cmsis_compiler.h
C:\repos\SmallCar-main\cmsis\cmsis_gcc.h
C:\repos\SmallCar-main\cmsis\cmsis_version.h
C:\repos\SmallCar-main\cmsis\core_cm4.h
C:\repos\SmallCar-main\cmsis\mpu_armv7.h
C:\repos\SmallCar-main\cmsis\mpu_armv8.h
C:\repos\SmallCar-main\cmsis\tz_context.h
C:\repos\SmallCar-main\dev\dev.c
C:\repos\SmallCar-main\dev\dev.h
C:\repos\SmallCar-main\dev_examples\dev_ws.h
C:\repos\SmallCar-main\inc\main.h
C:\repos\SmallCar-main\inc\stm32f4xx.h
C:\repos\SmallCar-main\inc\system_stm32f4xx.h
C:\repos\SmallCar-main\src\OLED.c
C:\repos\SmallCar-main\src\OLED.h
C:\repos\SmallCar-main\src\functions.c
C:\repos\SmallCar-main\src\functions.h
C:\repos\SmallCar-main\src\main.c
C:\repos\SmallCar-main\src\startup_stm32f401xc.S
C:\repos\SmallCar-main\src\system_stm32f4xx.c
C:\repos\SmallCar-main\stm32f401cc_flash.ld
C:\repos\SmallCar-main\stm32f401cc_sram.ld
