module pc(clock, reset,adress_in,adress_out);

input clock;
input reset;
input [7:0] adress_in;
reg[7:0] index;
output reg[7:0] adress_out;

initial
	begin
	
		adress_out = 8'b00000000;
	
	end
	
always @(negedge clock)
	begin
	
		adress_out = reset? 8'b00000000:adress_in;
		
	end

endmodule

