

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Thu Oct 20 02:13:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|       74|  0.740 us|  0.740 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137  |dft_Pipeline_VITIS_LOOP_10_1  |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
        |grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156  |dft_Pipeline_VITIS_LOOP_21_4  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +-----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   70|    7028|  10254|    -|
|Memory           |        0|    -|      64|      8|    0|
|Multiplexer      |        -|    -|       -|    330|    -|
|Register         |        -|    -|     529|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   70|    7621|  10592|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   31|       7|     19|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                 Instance                |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137  |dft_Pipeline_VITIS_LOOP_10_1    |        0|  63|  6464|  9093|    0|
    |grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156  |dft_Pipeline_VITIS_LOOP_21_4    |        0|   0|    11|    60|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U48       |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U49       |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U50        |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|   321|    0|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                    |                                |        0|  70|  7028| 10254|    0|
    +-----------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |sum_r_U  |sum_r_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    |sum_i_U  |sum_r_RAM_AUTO_1R1W  |        0|  32|   4|    0|     8|   32|     1|          256|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                     |        0|  64|   8|    0|    16|   64|     2|          512|
    +---------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  65|         16|    1|         16|
    |grp_fu_166_ce         |   9|          2|    1|          2|
    |grp_fu_166_p0         |  14|          3|   32|         96|
    |grp_fu_166_p1         |  14|          3|   32|         96|
    |grp_fu_171_ce         |   9|          2|    1|          2|
    |grp_fu_171_p0         |  14|          3|   32|         96|
    |grp_fu_171_p1         |  14|          3|   32|         96|
    |grp_fu_176_ce         |   9|          2|    1|          2|
    |grp_fu_176_p0         |  14|          3|   32|         96|
    |grp_fu_176_p1         |  14|          3|   32|         96|
    |real_sample_address0  |  37|          7|    3|         21|
    |real_sample_address1  |  20|          4|    3|         12|
    |real_sample_ce0       |  14|          3|    1|          3|
    |real_sample_we0       |   9|          2|    1|          2|
    |sum_i_address0        |  14|          3|    3|          9|
    |sum_i_ce0             |  14|          3|    1|          3|
    |sum_i_we0             |   9|          2|    1|          2|
    |sum_r_address0        |  14|          3|    3|          9|
    |sum_r_ce0             |  14|          3|    1|          3|
    |sum_r_we0             |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 330|         72|  214|        664|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+----+----+-----+-----------+
    |                         Name                         | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+----+----+-----+-----------+
    |add1_reg_297                                          |  32|   0|   32|          0|
    |add_reg_272                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                             |  15|   0|   15|          0|
    |bitcast_ln14_1_reg_302                                |  32|   0|   32|          0|
    |bitcast_ln14_2_reg_307                                |  32|   0|   32|          0|
    |bitcast_ln14_3_reg_312                                |  32|   0|   32|          0|
    |bitcast_ln14_4_reg_317                                |  32|   0|   32|          0|
    |bitcast_ln14_5_reg_322                                |  32|   0|   32|          0|
    |bitcast_ln14_6_reg_327                                |  32|   0|   32|          0|
    |bitcast_ln14_7_reg_332                                |  32|   0|   32|          0|
    |bitcast_ln14_reg_226                                  |  32|   0|   32|          0|
    |grp_dft_Pipeline_VITIS_LOOP_10_1_fu_137_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_21_4_fu_156_ap_start_reg  |   1|   0|    1|          0|
    |mul_reg_232                                           |  32|   0|   32|          0|
    |real_sample_load_2_reg_252                            |  32|   0|   32|          0|
    |real_sample_load_3_reg_257                            |  32|   0|   32|          0|
    |real_sample_load_4_reg_277                            |  32|   0|   32|          0|
    |real_sample_load_5_reg_282                            |  32|   0|   32|          0|
    |reg_181                                               |  32|   0|   32|          0|
    +------------------------------------------------------+----+----+-----+-----------+
    |Total                                                 | 529|   0|  529|          0|
    +------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|    3|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_we0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_d0        |  out|   32|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|real_sample_address1  |  out|    3|   ap_memory|   real_sample|         array|
|real_sample_ce1       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q1        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|    3|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_we0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_d0        |  out|   32|   ap_memory|   imag_sample|         array|
+----------------------+-----+-----+------------+--------------+--------------+

