$date
	Mon Oct 21 09:16:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FF_d_tb $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$var reg 1 % d $end
$var reg 1 & pr $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
x%
0$
0#
0"
1!
$end
#10
1#
#20
1"
0!
0#
1$
0&
#30
1#
#40
0#
0$
#50
1#
#60
x"
x!
0#
1$
1&
0%
#70
1#
#80
0#
1%
#90
1#
#100
0#
