#-----------------------------------------------------------
# Webtalk v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Nov 22 22:36:46 2019
# Process ID: 19576
# Current directory: D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim/xsim.dir/chinal1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim/webtalk.log
# Journal file: D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim/xsim.dir/chinal1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/FPGA/vivadoproject/PL_part2/PL_part/PL_part.sim/sim_1/behav/xsim/xsim.dir/chinal1_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 22 22:36:52 2019. For additional details about this file, please refer to the WebTalk help file at D:/FPGA/vivado1/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 51.332 ; gain = 0.535
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 22 22:36:52 2019...
