<profile>

<section name = "Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config12_s'" level="0">
<item name = "Date">Mon Oct 21 14:06:42 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.429 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8, 8, 40.000 ns, 40.000 ns, 8, 8, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103">dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s, 5, 5, 25.000 ns, 25.000 ns, 1, 1, yes</column>
<column name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137">shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 354, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 22, 2672, 886, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 125, -</column>
<column name="Register">-, -, 606, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 10, 3, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s_fu_103">dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config12_mult_s, 0, 22, 2399, 677, 0</column>
<column name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s_fu_137">shift_line_buffer_array_ap_fixed_16_6_5_3_0_2u_config12_s, 0, 0, 273, 209, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln313_fu_194_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln317_fu_298_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln323_fu_319_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln328_fu_272_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln289_2_fu_256_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_250_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_447">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_621">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_625">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_628">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_631">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_635">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op29_call_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op38_call_state3">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_185_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln289_6_fu_229_p2">icmp, 0, 0, 17, 31, 1</column>
<column name="icmp_ln289_7_fu_244_p2">icmp, 0, 0, 17, 31, 1</column>
<column name="icmp_ln289_fu_204_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln313_fu_262_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="icmp_ln317_fu_309_p2">icmp, 0, 0, 18, 32, 4</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="select_ln323_fu_324_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln328_fu_278_p3">select, 0, 0, 32, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="grp_fu_185_p0">14, 3, 32, 96</column>
<column name="layer12_out_blk_n">9, 2, 1, 2</column>
<column name="pX_5">9, 2, 32, 64</column>
<column name="pY_5">9, 2, 32, 64</column>
<column name="sX_5">9, 2, 32, 64</column>
<column name="sY_5">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln313_reg_369">32, 0, 32, 0</column>
<column name="add_ln317_reg_398">32, 0, 32, 0</column>
<column name="and_ln289_2_reg_385">1, 0, 1, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln289_reg_375">1, 0, 1, 0</column>
<column name="icmp_ln313_reg_389">1, 0, 1, 0</column>
<column name="icmp_ln317_reg_404">1, 0, 1, 0</column>
<column name="kernel_data_V_5_0">16, 0, 16, 0</column>
<column name="kernel_data_V_5_10">16, 0, 16, 0</column>
<column name="kernel_data_V_5_11">16, 0, 16, 0</column>
<column name="kernel_data_V_5_12">16, 0, 16, 0</column>
<column name="kernel_data_V_5_14">16, 0, 16, 0</column>
<column name="kernel_data_V_5_15">16, 0, 16, 0</column>
<column name="kernel_data_V_5_16">16, 0, 16, 0</column>
<column name="kernel_data_V_5_2">16, 0, 16, 0</column>
<column name="kernel_data_V_5_3">16, 0, 16, 0</column>
<column name="kernel_data_V_5_4">16, 0, 16, 0</column>
<column name="kernel_data_V_5_5">16, 0, 16, 0</column>
<column name="kernel_data_V_5_6">16, 0, 16, 0</column>
<column name="kernel_data_V_5_7">16, 0, 16, 0</column>
<column name="kernel_data_V_5_8">16, 0, 16, 0</column>
<column name="kernel_data_V_5_9">16, 0, 16, 0</column>
<column name="pX_5">32, 0, 32, 0</column>
<column name="pX_5_load_reg_364">32, 0, 32, 0</column>
<column name="pY_5">32, 0, 32, 0</column>
<column name="res_out_V_0_reg_413">16, 0, 16, 0</column>
<column name="res_out_V_1_reg_418">16, 0, 16, 0</column>
<column name="sX_5">32, 0, 32, 0</column>
<column name="sY_5">32, 0, 32, 0</column>
<column name="sY_5_load_reg_379">32, 0, 32, 0</column>
<column name="select_ln323_reg_408">32, 0, 32, 0</column>
<column name="select_ln328_reg_393">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="layer12_out_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,2u&gt;,config12&gt;, return value</column>
<column name="layer12_out_din">out, 32, ap_fifo, layer12_out, pointer</column>
<column name="layer12_out_full_n">in, 1, ap_fifo, layer12_out, pointer</column>
<column name="layer12_out_write">out, 1, ap_fifo, layer12_out, pointer</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
<column name="p_read1">in, 16, ap_none, p_read1, scalar</column>
</table>
</item>
</section>
</profile>
