<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf
CO_FPGA_Constraint.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="17.010" period="20.000" constraintValue="20.000" deviceLimit="2.990" freqLimit="334.448" physResource="instance_name/dcm_sp_inst/CLK2X" logResource="instance_name/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="instance_name/clk2x"/><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="24.000" period="40.000" constraintValue="20.000" deviceLimit="8.000" physResource="instance_name/dcm_sp_inst/CLKIN" logResource="instance_name/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="instance_name/clkin1"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="24.000" period="40.000" constraintValue="20.000" deviceLimit="8.000" physResource="instance_name/dcm_sp_inst/CLKIN" logResource="instance_name/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="instance_name/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_instance_name_clk2x = PERIOD TIMEGRP &quot;instance_name_clk2x&quot; TS_clk_in / 2         HIGH 50%;</twConstName><twItemCnt>137568</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>268</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.451</twMinPer></twConstHead><twPathRptBanner iPaths="84" iCriticalPaths="0" sType="EndPoint">Paths for end point DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y86.DIA13), 84 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.549</twSlack><twSrc BELType="FF">datapath/tMEMtoRB/ARegWrite_WBin_4</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.391</twTotPathDel><twClkSkew dest = "2.938" src = "3.463">0.525</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tMEMtoRB/ARegWrite_WBin_4</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y125.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin&lt;4&gt;</twComp><twBEL>datapath/tMEMtoRB/ARegWrite_WBin_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y146.A3</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">3.929</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/Cause_9</twComp><twBEL>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/EPC&lt;6&gt;</twComp><twBEL>datapath/tMEM/Mmux_RD2_MEMintrans281</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>datapath/tMEM/RD2_MEMintrans&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata361</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata362</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y86.DIA13</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">4.349</twDelInfo><twComp>PrWD&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y86.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>11.540</twRouteDel><twTotDel>13.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.345</twSlack><twSrc BELType="FF">datapath/tMEMtoRB/ARegWrite_WBin_4</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>12.595</twTotPathDel><twClkSkew dest = "2.938" src = "3.463">0.525</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tMEMtoRB/ARegWrite_WBin_4</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y125.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin&lt;4&gt;</twComp><twBEL>datapath/tMEMtoRB/ARegWrite_WBin_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y146.A3</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">3.929</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/Cause_9</twComp><twBEL>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y144.D3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y144.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/EPC&lt;13&gt;</twComp><twBEL>datapath/tMEM/Mmux_RD2_MEMintrans51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>datapath/tMEM/RD2_MEMintrans&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata361</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata362</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y86.DIA13</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">4.349</twDelInfo><twComp>PrWD&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y86.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>10.744</twRouteDel><twTotDel>12.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.483</twSlack><twSrc BELType="FF">datapath/tMEMtoRB/ARegWrite_WBin_0_1</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>12.461</twTotPathDel><twClkSkew dest = "2.938" src = "3.459">0.521</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tMEMtoRB/ARegWrite_WBin_0_1</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y130.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin_0_1</twComp><twBEL>datapath/tMEMtoRB/ARegWrite_WBin_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y132.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N5</twComp><twBEL>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y146.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.801</twDelInfo><twComp>N5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/Cause_9</twComp><twBEL>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/EPC&lt;6&gt;</twComp><twBEL>datapath/tMEM/Mmux_RD2_MEMintrans281</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>datapath/tMEM/RD2_MEMintrans&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata361</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata362</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y86.DIA13</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">4.349</twDelInfo><twComp>PrWD&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y86.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.010</twLogDel><twRouteDel>10.451</twRouteDel><twTotDel>12.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="84" iCriticalPaths="0" sType="EndPoint">Paths for end point DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y84.DIA5), 84 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.567</twSlack><twSrc BELType="FF">datapath/tMEMtoRB/ARegWrite_WBin_4</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.365</twTotPathDel><twClkSkew dest = "2.930" src = "3.463">0.533</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tMEMtoRB/ARegWrite_WBin_4</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y125.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin&lt;4&gt;</twComp><twBEL>datapath/tMEMtoRB/ARegWrite_WBin_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y146.A3</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">3.929</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/Cause_9</twComp><twBEL>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/EPC&lt;6&gt;</twComp><twBEL>datapath/tMEM/Mmux_RD2_MEMintrans281</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>datapath/tMEM/RD2_MEMintrans&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata361</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata362</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y84.DIA5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>PrWD&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y84.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>11.514</twRouteDel><twTotDel>13.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.363</twSlack><twSrc BELType="FF">datapath/tMEMtoRB/ARegWrite_WBin_4</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>12.569</twTotPathDel><twClkSkew dest = "2.930" src = "3.463">0.533</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tMEMtoRB/ARegWrite_WBin_4</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y125.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X28Y125.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin&lt;4&gt;</twComp><twBEL>datapath/tMEMtoRB/ARegWrite_WBin_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y146.A3</twSite><twDelType>net</twDelType><twFanCnt>54</twFanCnt><twDelInfo twEdge="twRising">3.929</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/Cause_9</twComp><twBEL>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y144.D3</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.908</twDelInfo><twComp>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y144.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/EPC&lt;13&gt;</twComp><twBEL>datapath/tMEM/Mmux_RD2_MEMintrans51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.074</twDelInfo><twComp>datapath/tMEM/RD2_MEMintrans&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata361</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata362</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y84.DIA5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>PrWD&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y84.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.851</twLogDel><twRouteDel>10.718</twRouteDel><twTotDel>12.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.501</twSlack><twSrc BELType="FF">datapath/tMEMtoRB/ARegWrite_WBin_0_1</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>12.435</twTotPathDel><twClkSkew dest = "2.930" src = "3.459">0.529</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tMEMtoRB/ARegWrite_WBin_0_1</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X27Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X27Y130.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin_0_1</twComp><twBEL>datapath/tMEMtoRB/ARegWrite_WBin_0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y132.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>datapath/tMEMtoRB/ARegWrite_WBin_0_1</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N5</twComp><twBEL>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y146.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.801</twDelInfo><twComp>N5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y146.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/Cause_9</twComp><twBEL>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y142.B6</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>datapath/tMEM/Ruse2_MEMin[4]_transWaddr[4]_equal_39_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y142.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/CP0/EPC&lt;6&gt;</twComp><twBEL>datapath/tMEM/Mmux_RD2_MEMintrans281</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.642</twDelInfo><twComp>datapath/tMEM/RD2_MEMintrans&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata361</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y148.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.484</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/Mmux_m_data_wdata36</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata362</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y84.DIA5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">4.323</twDelInfo><twComp>PrWD&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y84.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.010</twLogDel><twRouteDel>10.425</twRouteDel><twTotDel>12.435</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1352" iCriticalPaths="0" sType="EndPoint">Paths for end point DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y80.ADDRA8), 1352 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.712</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_11</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.133</twTotPathDel><twClkSkew dest = "2.863" src = "3.483">0.620</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_11</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X36Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X36Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;11&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y145.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.745</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y145.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_9_o_cy&lt;3&gt;</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_9_o_lut&lt;1&gt;</twBEL><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_9_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y146.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_9_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y146.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin[31]_GND_21_o_LessThan_9_o</twComp><twBEL>datapath/tMEM/Mcompar_ALUresult_MEMin[31]_GND_21_o_LessThan_9_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y146.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin[31]_GND_21_o_LessThan_9_o</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y146.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout53</twComp><twBEL>datapath/tMEM/AdES5_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y157.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.543</twDelInfo><twComp>N170</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>PrAddr&lt;10&gt;</twComp><twBEL>datapath/tMEM/AdES5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>datapath/tMEM/AdES51</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>PrAddr&lt;6&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr301</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y80.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.405</twDelInfo><twComp>PrAddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y80.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.418</twLogDel><twRouteDel>10.715</twRouteDel><twTotDel>13.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.713</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_7</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.141</twTotPathDel><twClkSkew dest = "2.863" src = "3.474">0.611</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_7</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X33Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/datatrans_MEMin&lt;7&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y149.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.049</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y149.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>datapath/tMEM/Mcompar_GND_21_o_ALUresult_MEMin[31]_LessThan_27_o_cy&lt;3&gt;</twComp><twBEL>datapath/tMEM/Mcompar_GND_21_o_ALUresult_MEMin[31]_LessThan_27_o_lutdi</twBEL><twBEL>datapath/tMEM/Mcompar_GND_21_o_ALUresult_MEMin[31]_LessThan_27_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y150.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>datapath/tMEM/Mcompar_GND_21_o_ALUresult_MEMin[31]_LessThan_27_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y150.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>datapath/tMEM/GND_21_o_ALUresult_MEMin[31]_LessThan_27_o</twComp><twBEL>datapath/tMEM/Mcompar_GND_21_o_ALUresult_MEMin[31]_LessThan_27_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y148.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>datapath/tMEM/GND_21_o_ALUresult_MEMin[31]_LessThan_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/AdES35</twComp><twBEL>datapath/tMEM/AdES36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.675</twDelInfo><twComp>N181</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>PrAddr&lt;10&gt;</twComp><twBEL>datapath/tMEM/AdES5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>datapath/tMEM/AdES51</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>PrAddr&lt;6&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr301</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y80.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.405</twDelInfo><twComp>PrAddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y80.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.312</twLogDel><twRouteDel>10.829</twRouteDel><twTotDel>13.141</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.736</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/ALUresult_MEMin_7</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.118</twTotPathDel><twClkSkew dest = "2.863" src = "3.474">0.611</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/ALUresult_MEMin_7</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X33Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X33Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tEXtoMEM/datatrans_MEMin&lt;7&gt;</twComp><twBEL>datapath/tEXtoMEM/ALUresult_MEMin_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y149.A2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">3.049</twDelInfo><twComp>datapath/tEXtoMEM/ALUresult_MEMin&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y149.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>datapath/tMEM/Mcompar_GND_21_o_ALUresult_MEMin[31]_LessThan_27_o_cy&lt;3&gt;</twComp><twBEL>datapath/tMEM/Mcompar_GND_21_o_ALUresult_MEMin[31]_LessThan_27_o_lut&lt;0&gt;</twBEL><twBEL>datapath/tMEM/Mcompar_GND_21_o_ALUresult_MEMin[31]_LessThan_27_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y150.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>datapath/tMEM/Mcompar_GND_21_o_ALUresult_MEMin[31]_LessThan_27_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y150.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>datapath/tMEM/GND_21_o_ALUresult_MEMin[31]_LessThan_27_o</twComp><twBEL>datapath/tMEM/Mcompar_GND_21_o_ALUresult_MEMin[31]_LessThan_27_o_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y148.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.613</twDelInfo><twComp>datapath/tMEM/GND_21_o_ALUresult_MEMin[31]_LessThan_27_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y148.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEM/AdES35</twComp><twBEL>datapath/tMEM/AdES36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.675</twDelInfo><twComp>N181</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>PrAddr&lt;10&gt;</twComp><twBEL>datapath/tMEM/AdES5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y151.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>datapath/tMEM/AdES51</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y151.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>PrAddr&lt;6&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_addr301</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y80.ADDRA8</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">4.405</twDelInfo><twComp>PrAddr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y80.CLKA</twSite><twDelType>Trcck_ADDRA</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.289</twLogDel><twRouteDel>10.829</twRouteDel><twTotDel>13.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_instance_name_clk2x = PERIOD TIMEGRP &quot;instance_name_clk2x&quot; TS_clk_in / 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (SLICE_X44Y117.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.058</twSlack><twSrc BELType="FF">datapath/tIF/tIFU/PC_reg_13</twSrc><twDest BELType="FF">IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twDest><twTotPathDel>0.814</twTotPathDel><twClkSkew dest = "1.367" src = "1.146">-0.221</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath/tIF/tIFU/PC_reg_13</twSrc><twDest BELType='FF'>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X47Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>datapath/tIF/tIFU/PC_reg&lt;14&gt;</twComp><twBEL>datapath/tIF/tIFU/PC_reg_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y117.B6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.379</twDelInfo><twComp>datapath/tIF/tIFU/PC_reg&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp><twBEL>datapath/tIF/tIFU/PC_reg&lt;13&gt;_rt</twBEL><twBEL>Msub_read_IM_xor&lt;13&gt;</twBEL><twBEL>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twBEL></twPathDel><twLogDel>0.435</twLogDel><twRouteDel>0.379</twRouteDel><twTotDel>0.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_IMDM</twDestClk><twPctLog>53.4</twPctLog><twPctRoute>46.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0 (SLICE_X44Y117.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.224</twSlack><twSrc BELType="FF">datapath/tIF/tIFU/PC_reg_12</twSrc><twDest BELType="FF">IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twDest><twTotPathDel>0.986</twTotPathDel><twClkSkew dest = "1.367" src = "1.140">-0.227</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath/tIF/tIFU/PC_reg_12</twSrc><twDest BELType='FF'>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X44Y120.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>datapath/tIF/tIFU/PC_reg&lt;12&gt;</twComp><twBEL>datapath/tIF/tIFU/PC_reg_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.487</twDelInfo><twComp>datapath/tIF/tIFU/PC_reg&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y117.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.265</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp><twBEL>datapath/tIF/tIFU/PC_reg&lt;12&gt;_rt</twBEL><twBEL>Msub_read_IM_xor&lt;13&gt;</twBEL><twBEL>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twBEL></twPathDel><twLogDel>0.499</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>0.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_IMDM</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X3Y78.DIA5), 23 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.805</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/RD2_MEMin_5</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>1.562</twTotPathDel><twClkSkew dest = "1.361" src = "1.139">-0.222</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/RD2_MEMin_5</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y134.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X47Y134.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>datapath/tEXtoMEM/RD2_MEMin&lt;5&gt;</twComp><twBEL>datapath/tEXtoMEM/RD2_MEMin_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y149.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>datapath/tEXtoMEM/RD2_MEMin&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y149.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>numerical_tube_driver/driver_reg_1&lt;37&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata441</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y78.DIA5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.519</twDelInfo><twComp>PrWD&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y78.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>1.261</twRouteDel><twTotDel>1.562</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_IMDM</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.565</twSlack><twSrc BELType="FF">datapath/tMEMtoRB/datatrans_WBin_5</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.289</twTotPathDel><twClkSkew dest = "1.361" src = "1.172">-0.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_5</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X25Y155.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;5&gt;</twComp><twBEL>datapath/tMEMtoRB/datatrans_WBin_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y149.C2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y149.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>numerical_tube_driver/driver_reg_1&lt;37&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata441</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y78.DIA5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.519</twDelInfo><twComp>PrWD&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y78.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>1.988</twRouteDel><twTotDel>2.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_IMDM</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.015</twSlack><twSrc BELType="FF">datapath/tEXtoMEM/Ruse2_MEMin_0</twSrc><twDest BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>2.730</twTotPathDel><twClkSkew dest = "1.361" src = "1.181">-0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath/tEXtoMEM/Ruse2_MEMin_0</twSrc><twDest BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk</twSrcClk><twPathDel><twSite>SLICE_X29Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>datapath/tEXtoMEM/Ruse2_MEMin&lt;3&gt;</twComp><twBEL>datapath/tEXtoMEM/Ruse2_MEMin_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y133.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>datapath/tEXtoMEM/Ruse2_MEMin&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y133.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>datapath/tMEM/GND_21_o_GND_21_o_equal_38_o</twComp><twBEL>datapath/tMEM/GND_21_o_GND_21_o_equal_38_o&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y149.C6</twSite><twDelType>net</twDelType><twFanCnt>86</twFanCnt><twDelInfo twEdge="twRising">1.632</twDelInfo><twComp>datapath/tMEM/GND_21_o_GND_21_o_equal_38_o</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y149.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>numerical_tube_driver/driver_reg_1&lt;37&gt;</twComp><twBEL>datapath/tMEM/Mmux_m_data_wdata441</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y78.DIA5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.519</twDelInfo><twComp>PrWD&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y78.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.457</twLogDel><twRouteDel>2.273</twRouteDel><twTotDel>2.730</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_IMDM</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="39"><twPinLimitBanner>Component Switching Limit Checks: TS_instance_name_clk2x = PERIOD TIMEGRP &quot;instance_name_clk2x&quot; TS_clk_in / 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="40" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X2Y78.CLKA" clockNet="clk_IMDM"/><twPinLimit anchorID="41" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y86.CLKA" clockNet="clk_IMDM"/><twPinLimit anchorID="42" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y84.CLKA" clockNet="clk_IMDM"/></twPinLimitRpt></twConst><twConst anchorID="43" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_instance_name_clk0 = PERIOD TIMEGRP &quot;instance_name_clk0&quot; TS_clk_in HIGH         50%;</twConstName><twItemCnt>214615871</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8970</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>27.728</twMinPer></twConstHead><twPathRptBanner iPaths="5142675" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tMEMtoRB/datatrans_WBin_31 (SLICE_X30Y138.C4), 5142675 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.136</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_31</twDest><twTotPathDel>12.829</twTotPathDel><twClkSkew dest = "2.912" src = "3.412">0.500</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_31</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X4Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X4Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD144_SW0_F</twBEL><twBEL>Bridge/Mmux_PrRD144_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD146</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>PrRD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;7&gt;</twComp><twBEL>datapath/tMEM/ALUresult_MEMin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y149.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;31&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout533</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_31</twBEL></twPathDel><twLogDel>3.931</twLogDel><twRouteDel>8.898</twRouteDel><twTotDel>12.829</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.562</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_31</twDest><twTotPathDel>12.403</twTotPathDel><twClkSkew dest = "2.912" src = "3.412">0.500</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_31</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X4Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X4Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD144_SW0_G</twBEL><twBEL>Bridge/Mmux_PrRD144_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD146</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>PrRD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;7&gt;</twComp><twBEL>datapath/tMEM/ALUresult_MEMin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y149.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;31&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout533</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_31</twBEL></twPathDel><twLogDel>3.905</twLogDel><twRouteDel>8.498</twRouteDel><twTotDel>12.403</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.013</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_31</twDest><twTotPathDel>11.952</twTotPathDel><twClkSkew dest = "2.912" src = "3.412">0.500</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_31</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X4Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X4Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>Bridge/Mmux_PrRD144_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>N264</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD146</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>PrRD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;7&gt;</twComp><twBEL>datapath/tMEM/ALUresult_MEMin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y149.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y138.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.895</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;31&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout533</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_31</twBEL></twPathDel><twLogDel>3.734</twLogDel><twRouteDel>8.218</twRouteDel><twTotDel>11.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5142675" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tMEMtoRB/datatrans_WBin_19 (SLICE_X30Y140.A2), 5142675 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.241</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_19</twDest><twTotPathDel>12.729</twTotPathDel><twClkSkew dest = "2.917" src = "3.412">0.495</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_19</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X4Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X4Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD144_SW0_F</twBEL><twBEL>Bridge/Mmux_PrRD144_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD146</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>PrRD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;7&gt;</twComp><twBEL>datapath/tMEM/ALUresult_MEMin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y149.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y140.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;22&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout233</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_19</twBEL></twPathDel><twLogDel>3.931</twLogDel><twRouteDel>8.798</twRouteDel><twTotDel>12.729</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.667</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_19</twDest><twTotPathDel>12.303</twTotPathDel><twClkSkew dest = "2.917" src = "3.412">0.495</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_19</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X4Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X4Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD144_SW0_G</twBEL><twBEL>Bridge/Mmux_PrRD144_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD146</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>PrRD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;7&gt;</twComp><twBEL>datapath/tMEM/ALUresult_MEMin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y149.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y140.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;22&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout233</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_19</twBEL></twPathDel><twLogDel>3.905</twLogDel><twRouteDel>8.398</twRouteDel><twTotDel>12.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.118</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_19</twDest><twTotPathDel>11.852</twTotPathDel><twClkSkew dest = "2.917" src = "3.412">0.495</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_19</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X4Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X4Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>Bridge/Mmux_PrRD144_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>N264</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD146</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>PrRD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;7&gt;</twComp><twBEL>datapath/tMEM/ALUresult_MEMin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y149.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y140.A2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.795</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;22&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout233</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_19</twBEL></twPathDel><twLogDel>3.734</twLogDel><twRouteDel>8.118</twRouteDel><twTotDel>11.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5142675" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tMEMtoRB/datatrans_WBin_21 (SLICE_X30Y140.C4), 5142675 paths
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.366</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_21</twDest><twTotPathDel>12.604</twTotPathDel><twClkSkew dest = "2.917" src = "3.412">0.495</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_21</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X4Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X4Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD144_SW0_F</twBEL><twBEL>Bridge/Mmux_PrRD144_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD146</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>PrRD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;7&gt;</twComp><twBEL>datapath/tMEM/ALUresult_MEMin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y149.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y140.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;22&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout303</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_21</twBEL></twPathDel><twLogDel>3.931</twLogDel><twRouteDel>8.673</twRouteDel><twTotDel>12.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.792</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_21</twDest><twTotPathDel>12.178</twTotPathDel><twClkSkew dest = "2.917" src = "3.412">0.495</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_21</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X4Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X4Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD144_SW0_G</twBEL><twBEL>Bridge/Mmux_PrRD144_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>N262</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD146</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>PrRD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;7&gt;</twComp><twBEL>datapath/tMEM/ALUresult_MEMin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y149.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y140.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;22&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout303</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_21</twBEL></twPathDel><twLogDel>3.905</twLogDel><twRouteDel>8.273</twRouteDel><twTotDel>12.178</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.243</twSlack><twSrc BELType="RAM">DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">datapath/tMEMtoRB/datatrans_WBin_21</twDest><twTotPathDel>11.727</twTotPathDel><twClkSkew dest = "2.917" src = "3.412">0.495</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>datapath/tMEMtoRB/datatrans_WBin_21</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X4Y80.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_IMDM</twSrcClk><twPathDel><twSite>RAMB16_X4Y80.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>DM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y162.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>m_data_rdata&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/Mmux_PrRD142</twComp><twBEL>Bridge/Mmux_PrRD144_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y162.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>N264</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEM/_n0329_mmx_out</twComp><twBEL>Bridge/Mmux_PrRD146</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y159.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>PrRD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y159.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;7&gt;</twComp><twBEL>datapath/tMEM/ALUresult_MEMin&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y149.B2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.677</twDelInfo><twComp>datapath/tMEM/ALUresult_MEMin&lt;1&gt;_mmx_out</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y149.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;18&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout1611</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y140.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.670</twDelInfo><twComp>datapath/tMEM/Mmux_datatrans_MEMout161</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y140.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>datapath/tMEMtoRB/datatrans_WBin&lt;22&gt;</twComp><twBEL>datapath/tMEM/Mmux_datatrans_MEMout303</twBEL><twBEL>datapath/tMEMtoRB/datatrans_WBin_21</twBEL></twPathDel><twLogDel>3.734</twLogDel><twRouteDel>7.993</twRouteDel><twTotDel>11.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_instance_name_clk0 = PERIOD TIMEGRP &quot;instance_name_clk0&quot; TS_clk_in HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tIFtoID/Ins_ID_14 (SLICE_X45Y104.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.233</twSlack><twSrc BELType="FF">IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twSrc><twDest BELType="FF">datapath/tIFtoID/Ins_ID_14</twDest><twTotPathDel>0.990</twTotPathDel><twClkSkew dest = "1.364" src = "1.142">-0.222</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twSrc><twDest BELType='FF'>datapath/tIFtoID/Ins_ID_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_IMDM</twSrcClk><twPathDel><twSite>SLICE_X44Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp><twBEL>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.C4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.601</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>datapath/tIFtoID/Ins_ID&lt;15&gt;</twComp><twBEL>datapath/tIFtoID/Mmux_Ins_IF[31]_GND_11_o_mux_9_OUT61</twBEL><twBEL>datapath/tIFtoID/Ins_ID_14</twBEL></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>0.601</twRouteDel><twTotDel>0.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tIFtoID/Ins_ID_15 (SLICE_X45Y104.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twSrc><twDest BELType="FF">datapath/tIFtoID/Ins_ID_15</twDest><twTotPathDel>1.064</twTotPathDel><twClkSkew dest = "1.364" src = "1.142">-0.222</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.600" fPhaseErr="0.200" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twSrc><twDest BELType='FF'>datapath/tIFtoID/Ins_ID_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X44Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk_IMDM</twSrcClk><twPathDel><twSite>SLICE_X44Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp><twBEL>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y104.D4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twFalling">0.615</twDelInfo><twComp>IM/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y104.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>datapath/tIFtoID/Ins_ID&lt;15&gt;</twComp><twBEL>datapath/tIFtoID/Mmux_Ins_IF[31]_GND_11_o_mux_9_OUT71</twBEL><twBEL>datapath/tIFtoID/Ins_ID_15</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.615</twRouteDel><twTotDel>1.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath/tEXtoMEM/PC_MEMin_2 (SLICE_X42Y132.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">datapath/tIDtoEX/PC_EXin_2</twSrc><twDest BELType="FF">datapath/tEXtoMEM/PC_MEMin_2</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>datapath/tIDtoEX/PC_EXin_2</twSrc><twDest BELType='FF'>datapath/tEXtoMEM/PC_MEMin_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk</twSrcClk><twPathDel><twSite>SLICE_X42Y132.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>datapath/tIDtoEX/PC_EXin&lt;3&gt;</twComp><twBEL>datapath/tIDtoEX/PC_EXin_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y132.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>datapath/tIDtoEX/PC_EXin&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y132.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>datapath/tIDtoEX/PC_EXin&lt;3&gt;</twComp><twBEL>datapath/tIDtoEX/PC_EXin&lt;2&gt;_rt</twBEL><twBEL>datapath/tEXtoMEM/PC_MEMin_2</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">clk</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="68"><twPinLimitBanner>Component Switching Limit Checks: TS_instance_name_clk0 = PERIOD TIMEGRP &quot;instance_name_clk0&quot; TS_clk_in HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="69" type="MINPERIOD" name="Tbcper_I" slack="37.334" period="40.000" constraintValue="40.000" deviceLimit="2.666" freqLimit="375.094" physResource="instance_name/clkout1_buf/I0" logResource="instance_name/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="instance_name/clk0"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="datapath/tID/GRF/stack_reg_0&lt;924&gt;/CLK" logResource="datapath/tID/GRF/stack_reg_0_921/CK" locationPin="SLICE_X0Y90.CLK" clockNet="clk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tcp" slack="39.520" period="40.000" constraintValue="40.000" deviceLimit="0.480" freqLimit="2083.333" physResource="datapath/tID/GRF/stack_reg_0&lt;924&gt;/CLK" logResource="datapath/tID/GRF/stack_reg_0_922/CK" locationPin="SLICE_X0Y90.CLK" clockNet="clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="72"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="16.000" actualRollup="28.902" errors="0" errorRollup="0" items="0" itemsRollup="214753439"/><twConstRollup name="TS_instance_name_clk2x" fullName="TS_instance_name_clk2x = PERIOD TIMEGRP &quot;instance_name_clk2x&quot; TS_clk_in / 2         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="14.451" actualRollup="N/A" errors="0" errorRollup="0" items="137568" itemsRollup="0"/><twConstRollup name="TS_instance_name_clk0" fullName="TS_instance_name_clk0 = PERIOD TIMEGRP &quot;instance_name_clk0&quot; TS_clk_in HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="27.728" actualRollup="N/A" errors="0" errorRollup="0" items="214615871" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="73">0</twUnmetConstCnt><twDataSheet anchorID="74" twNameLen="15"><twClk2SUList anchorID="75" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>27.389</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="76"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>214753439</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>23413</twConnCnt></twConstCov><twStats anchorID="77"><twMinPer>27.728</twMinPer><twFootnote number="1" /><twMaxFreq>36.065</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jan 07 15:52:30 2022 </twTimestamp></twFoot><twClientInfo anchorID="78"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4772 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
