INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/data_sender_v1_01.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_sender
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/M-Labs/GIT/AD9910_CODE/Verilog17/AD9912_DAC8734/v1_01/v1_01.srcs/sources_1/new/AD9912_DAC8734_main.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
