# Countslow
### Solution
```Verilog
module top_module (
    input clk,
    input slowena,
    input reset,
    output reg [3:0] q);
    
    always @(posedge clk) begin
        if(reset || (slowena && q == 4'd9))
            q <= 4'd0;
        else if(slowena)
            q <= q + 4'd1;
        else
            q <= q;
    end

endmodule
```
[code](./102.v)

### Timing diagrams for selected test cases
![result_1](./result_1.png)

![result_2](./result_2.png)
