

================================================================
== Vitis HLS Report for 'rotate_norm'
================================================================
* Date:           Mon Oct 27 17:27:48 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        render
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.580 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|      6|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     38|    -|
|Register         |        -|    -|      81|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|      81|     46|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_10s_24_1_1_U30  |mul_16s_10s_24_1_1  |        0|   1|  0|   6|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|   6|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_10s_24ns_24_4_1_U32  |mac_muladd_16s_10s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_10s_24s_24_4_1_U31   |mac_muladd_16s_10s_24s_24_4_1   |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  38|          8|    3|          8|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_port_reg_i_a12            |  16|   0|   16|          0|
    |ap_port_reg_i_a13            |  16|   0|   16|          0|
    |ap_port_reg_i_n_0_1_val      |  10|   0|   10|          0|
    |ap_port_reg_i_n_0_2_val      |  10|   0|   10|          0|
    |mul_ln17_1_reg_131           |  24|   0|   24|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  81|   0|   81|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   rotate_norm|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   rotate_norm|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   rotate_norm|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   rotate_norm|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   rotate_norm|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   rotate_norm|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|   rotate_norm|  return value|
|ap_return    |  out|   10|  ap_ctrl_hs|   rotate_norm|  return value|
|i_a11        |   in|   16|     ap_none|         i_a11|        scalar|
|i_a12        |   in|   16|     ap_none|         i_a12|        scalar|
|i_a13        |   in|   16|     ap_none|         i_a13|        scalar|
|i_n_0_0_val  |   in|   10|     ap_none|   i_n_0_0_val|        scalar|
|i_n_0_1_val  |   in|   10|     ap_none|   i_n_0_1_val|        scalar|
|i_n_0_2_val  |   in|   10|     ap_none|   i_n_0_2_val|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

