File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.65873e-08	4	64	78	62	62	82	82	8365	25800	33	99	390.47	4528.58	4.01466e-09	5.39026e-09	5.20048e-09	6.58444e-09	9.21514	11.9747	
	0.000243099	269	120	28	30	2400	11
	0.000242834	164	233	1	1	2400	3
	0.000242834	170	287	2	2	2400	3
	0.000139167	102	303	0	0	1181	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	1.10696e-08	3	42	52	29	29	106	106	6042	19777	1463	4389	195.5	808.31	2.01143e-09	3.19012e-09	4.13836e-09	4.85104e-09	6.14979	8.04116	
	0.000248534	775	663	563	567	2560	30
	0.00024829	596	683	446	627	2560	19
	0.000114891	280	381	150	269	976	10
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	9.73102e-09	3	44	46	38	38	304	304	6177	20174	1260	3780	220.77	1512.21	2.14817e-09	2.71563e-09	3.21552e-09	5.6478e-09	5.40612	8.40586	
	0.000247485	630	535	484	576	2560	49
	0.000247076	647	716	420	489	2560	28
	0.000128695	366	578	156	195	1161	29
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	1.0308e-08	2	58	94	10	10	10	10	4598	15027	0	0	291.7	708.17	3.23799e-09	6.66879e-09	2.48865e-09	2.85189e-09	5.72664	9.52068	
	0.000244552	1217	21	0	0	2560	1
	0.000200152	16	1216	0	0	2038	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.09839e-08	2	66	88	16	16	40	40	4575	14252	0	0	152.16	2933.63	3.25029e-09	5.70341e-09	2.85189e-09	3.86571e-09	6.10218	9.56912	
	0.00024506	490	22	0	0	2560	1
	0.00020066	37	495	0	0	2015	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.33294e-08	2	48	60	131	131	114	114	3602	12165	1122	3366	115.72	1016.35	1.88289e-09	2.69923e-09	5.52232e-09	6.54304e-09	7.40521	9.24227	
	0.00024773	960	939	814	806	2560	35
	0.00011381	399	498	321	316	1042	8
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.97982e-08	2	54	66	20	20	116	116	3539	11852	886	2658	160.9	1116.05	2.71563e-09	3.13405e-09	8.28334e-09	1.06949e-08	10.999	13.829	
	0.00023863	865	872	682	669	2400	45
	0.000133763	370	675	221	217	1139	13
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	1.00433e-08	2	56	78	16	16	46	46	3690	11517	0	0	217	896.01	2.7553e-09	5.43403e-09	2.82429e-09	3.18753e-09	5.57959	8.62156	
	0.000244353	424	24	0	0	2560	1
	0.000125953	23	406	0	0	1130	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	4.19575e-09	1	46	38	229	229	197	197	1699	5446	224	672	49.4	119.35	1.03785e-09	1.51234e-09	1.33555e-09	1.36354e-09	2.33097	2.87588	
	0.000164931	349	565	336	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.47029e-08	1	32	34	4	4	6	6	1930	5808	8	24	44.86	220.68	2.63906e-09	4.1637e-09	5.52922e-09	7.27642e-09	8.16828	11.4401	
	0.000200281	18	16	12	8	1930	18
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	7.21026e-09	1	44	46	256	256	245	245	1591	5018	0	0	49.27	206.91	1.86649e-09	2.67873e-09	2.13921e-09	1.78287e-09	4.0057	4.4616	
	0.00015162	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.98702e-09	1	38	38	229	229	197	197	1362	4317	224	672	32.77	113.78	1.11032e-09	1.31543e-09	1.10469e-09	1.44723e-09	2.21501	2.76266	
	0.000139268	231	444	215	224	1370	511
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	1.19546e-08	1	38	42	64	64	39	39	1494	4900	377	1131	25.27	131.48	1.46857e-09	1.74205e-09	5.17288e-09	5.51542e-09	6.64145	7.25747	
	0.00015436	418	446	382	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	8.74894e-09	1	48	54	38	38	3	3	1878	5637	0	0	40.02	347.26	2.01553e-09	2.69103e-09	2.84499e-09	3.17373e-09	4.86052	5.86476	
	0.000181992	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	8.33765e-09	1	46	52	41	41	35	35	1750	5285	0	0	45.36	234.18	2.48592e-09	3.24209e-09	2.14611e-09	2.15301e-09	4.63203	5.3951	
	0.000166986	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	1.05984e-08	1	30	36	52	52	122	122	1046	3650	385	1155	14.77	88.04	1.4002e-09	1.60941e-09	4.4878e-09	5.52232e-09	5.888	7.13173	
	0.000109323	512	443	391	385	1046	20
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	7.6005e-09	1	38	40	14	14	8	8	1522	4574	0	0	18.22	100.55	1.73385e-09	2.34918e-09	2.48865e-09	2.83119e-09	4.2225	5.18037	
	0.000151815	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	9.67158e-09	1	46	50	9	9	19	19	1262	3805	0	0	40.12	135.59	3.23389e-09	2.96041e-09	2.13921e-09	2.48175e-09	5.3731	5.44216	
	0.000123255	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	7.35313e-09	1	42	48	14	14	14	14	1397	4205	0	0	19.4	108.88	1.93896e-09	2.69513e-09	2.14611e-09	2.49555e-09	4.08507	5.19068	
	0.000136891	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	7.86519e-09	1	50	58	8	8	63	63	1064	3255	0	0	17.42	129.51	2.21654e-09	3.04108e-09	2.15301e-09	2.84499e-09	4.36955	5.88607	
	0.000107548	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '16276', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
