$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 ) clk $end
  $var wire 1 * r_valid $end
  $var wire 1 + r_ready $end
  $var wire 16 , r_data [15:0] $end
  $var wire 1 - r_last $end
  $var wire 1 . r_keep $end
  $var wire 1 / t_valid $end
  $var wire 1 0 t_ready $end
  $var wire 16 1 t_data [15:0] $end
  $var wire 1 2 t_last $end
  $scope module udp $end
   $var wire 1 ) clk $end
   $var wire 1 * r_valid $end
   $var wire 1 + r_ready $end
   $var wire 16 , r_data [15:0] $end
   $var wire 1 - r_last $end
   $var wire 1 . r_keep $end
   $var wire 1 / t_valid $end
   $var wire 1 0 t_ready $end
   $var wire 16 1 t_data [15:0] $end
   $var wire 1 2 t_last $end
   $var wire 2 3 DATA_WIDTH [1:0] $end
   $var wire 16 # buffer[0] [15:0] $end
   $var wire 16 $ buffer[1] [15:0] $end
   $var wire 16 % buffer[2] [15:0] $end
   $var wire 16 & buffer[3] [15:0] $end
   $var wire 2 ' r_offset [1:0] $end
   $var wire 2 ( t_offset [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0000000000000000 #
b0000000000000000 $
b0000000000000000 %
b0000000000000000 &
b00 '
b00 (
0)
0*
0+
b0000000000000000 ,
0-
0.
0/
00
b0000000000000000 1
02
b11 3
#2
1)
#3
0)
#4
1)
#5
0)
#6
1)
#7
0)
#8
1)
#9
0)
#10
1)
#11
0)
1*
b0001000000000000 ,
#12
1)
1+
#13
0)
0*
#14
b0001000000000000 &
b01 '
1)
0+
#15
0)
1*
b0001000000000001 ,
#16
1)
1+
#17
0)
0*
#18
b0001000000000000 %
b0001000000000001 &
b10 '
1)
0+
#19
0)
1*
b0001000000000010 ,
#20
1)
1+
#21
0)
0*
#22
b0001000000000000 $
b0001000000000001 %
b0001000000000010 &
b11 '
1)
0+
#23
0)
1*
b0001000000000011 ,
1-
#24
1)
1+
#25
0)
0*
#26
b0001000000000000 #
b0001000000000001 $
b0001000000000010 %
b0001000000000011 &
1)
0+
1/
#27
0)
#28
1)
b0001000000000000 1
#29
0)
10
#30
b01 (
1)
#31
0)
00
#32
1)
b0001000000000001 1
#33
0)
#34
1)
#35
0)
10
#36
b10 (
1)
#37
0)
00
#38
1)
b0001000000000010 1
#39
0)
#40
1)
#41
0)
10
#42
b11 (
1)
12
#43
0)
00
#44
1)
b0001000000000011 1
#45
0)
#46
1)
#47
0)
10
#48
1)
0/
#49
0)
00
#50
1)
