#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Dec 30 23:01:45 2021
# Process ID: 10852
# Current directory: C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27692 C:\Users\James\Documents\Vivado\Verilog-FIR-Filter\fir_filter\fir_filter.xpr
# Log file: C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/vivado.log
# Journal file: C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter\vivado.jou
# Running On: DESKTOP-5TVNUIJ, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 6, Host memory: 34273 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/James/Verilog-FIR-Filter/fir_filter' since last save.
INFO: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.gen/sources_1', nor could it be found using path 'C:/Users/James/Verilog-FIR-Filter/fir_filter/fir_filter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 1402.848 ; gain = 0.000
update_compile_order -fileset sources_1
create_bd_design "fir_bd"
Wrote  : <C:\Users\James\Documents\Vivado\Verilog-FIR-Filter\fir_filter\fir_filter.srcs\sources_1\bd\fir_bd\fir_bd.bd> 
INFO: [BD 41-2613] The output directory c:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.gen/sources_1/bd/fir_bd for fir_bd cannot be found.
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [Boardtcl 53-1] No current board_part set.
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fir_compiler:7.2 fir_compiler_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
delete_bd_objs [get_bd_cells fir_compiler_0]
create_ip -name i2s_receiver -vendor xilinx.com -library ip -version 1.0 -module_name i2s_receiver_0
set_property -dict [list CONFIG.C_DWIDTH {16}] [get_ips i2s_receiver_0]
generate_target {instantiation_template} [get_files c:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'i2s_receiver_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'i2s_receiver_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'i2s_receiver_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'i2s_receiver_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'i2s_receiver_0'...
catch { config_ip_cache -export [get_ips -all i2s_receiver_0] }
export_ip_user_files -of_objects [get_files c:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0.xci]
launch_runs i2s_receiver_0_synth_1 -jobs 12
[Sat Jan  1 08:15:40 2022] Launched i2s_receiver_0_synth_1...
Run output will be captured here: C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.runs/i2s_receiver_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0.xci] -directory C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.ip_user_files -ipstatic_source_dir C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.cache/compile_simlib/modelsim} {questa=C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.cache/compile_simlib/questa} {riviera=C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.cache/compile_simlib/riviera} {activehdl=C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_bd_cell -type ip -vlnv xilinx.com:ip:i2s_transmitter:1.0 i2s_transmitter_0
set_property location {1 313 -196} [get_bd_cells i2s_transmitter_0]
export_ip_user_files -of_objects  [get_files c:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0.xci] -no_script -reset -force -quiet
remove_files  -fileset i2s_receiver_0 c:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.runs/i2s_receiver_0_synth_1

INFO: [Project 1-386] Moving file 'c:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.srcs/sources_1/ip/i2s_receiver_0/i2s_receiver_0.xci' from fileset 'i2s_receiver_0' to fileset 'sources_1'.
file delete -force c:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.srcs/sources_1/ip/i2s_receiver_0
file delete -force c:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.gen/sources_1/ip/i2s_receiver_0
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins i2s_transmitter_0/aud_mclk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/i2s_transmitter_0/s_axi_ctrl} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins i2s_transmitter_0/s_axi_ctrl]
Slave segment '/i2s_transmitter_0/s_axi_ctrl/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/i2s_transmitter_0/s_axi_ctrl} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins i2s_transmitter_0/s_axi_ctrl]'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins i2s_transmitter_0/aud_mclk]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:i2s_receiver:1.0 i2s_receiver_0
endgroup
save_bd_design
Wrote  : <C:\Users\James\Documents\Vivado\Verilog-FIR-Filter\fir_filter\fir_filter.srcs\sources_1\bd\fir_bd\fir_bd.bd> 
Wrote  : <C:/Users/James/Documents/Vivado/Verilog-FIR-Filter/fir_filter/fir_filter.srcs/sources_1/bd/fir_bd/ui/bd_e62c37b2.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  1 08:19:03 2022...
