ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32f4xx_hal_msp.c **** 
  34:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32f4xx_hal_msp.c **** 
  39:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32f4xx_hal_msp.c **** 
  44:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32f4xx_hal_msp.c **** 
  49:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32f4xx_hal_msp.c **** 
  54:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  64:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  65:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  66:Core/Src/stm32f4xx_hal_msp.c ****   */
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  68:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 68 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 73 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 73 3 view .LVU2
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 3


  43 0004 0022     		movs	r2, #0
  44 0006 0092     		str	r2, [sp]
  45              		.loc 1 73 3 view .LVU3
  46 0008 0D4B     		ldr	r3, .L3
  47 000a 596C     		ldr	r1, [r3, #68]
  48 000c 41F48041 		orr	r1, r1, #16384
  49 0010 5964     		str	r1, [r3, #68]
  50              		.loc 1 73 3 view .LVU4
  51 0012 596C     		ldr	r1, [r3, #68]
  52 0014 01F48041 		and	r1, r1, #16384
  53 0018 0091     		str	r1, [sp]
  54              		.loc 1 73 3 view .LVU5
  55 001a 0099     		ldr	r1, [sp]
  56              	.LBE2:
  57              		.loc 1 73 3 view .LVU6
  74:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 74 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 74 3 view .LVU8
  61 001c 0192     		str	r2, [sp, #4]
  62              		.loc 1 74 3 view .LVU9
  63 001e 196C     		ldr	r1, [r3, #64]
  64 0020 41F08051 		orr	r1, r1, #268435456
  65 0024 1964     		str	r1, [r3, #64]
  66              		.loc 1 74 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 74 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 74 3 view .LVU12
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  78:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 15, 0);
  74              		.loc 1 78 3 view .LVU13
  75 0030 0F21     		movs	r1, #15
  76 0032 6FF00300 		mvn	r0, #3
  77 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  78              	.LVL0:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  83:Core/Src/stm32f4xx_hal_msp.c **** }
  79              		.loc 1 83 1 is_stmt 0 view .LVU14
  80 003a 03B0     		add	sp, sp, #12
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 4
  83              		@ sp needed
  84 003c 5DF804FB 		ldr	pc, [sp], #4
  85              	.L4:
  86              		.align	2
  87              	.L3:
  88 0040 00380240 		.word	1073887232
  89              		.cfi_endproc
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 4


  90              	.LFE235:
  92              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  93              		.align	1
  94              		.global	HAL_ADC_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_ADC_MspInit:
 100              	.LVL1:
 101              	.LFB236:
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c **** /**
  86:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  87:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  88:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  89:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  90:Core/Src/stm32f4xx_hal_msp.c **** */
  91:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  92:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 92 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 40
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 92 1 is_stmt 0 view .LVU16
 107 0000 70B5     		push	{r4, r5, r6, lr}
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 16
 110              		.cfi_offset 4, -16
 111              		.cfi_offset 5, -12
 112              		.cfi_offset 6, -8
 113              		.cfi_offset 14, -4
 114 0002 8AB0     		sub	sp, sp, #40
 115              	.LCFI4:
 116              		.cfi_def_cfa_offset 56
  93:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 117              		.loc 1 93 3 is_stmt 1 view .LVU17
 118              		.loc 1 93 20 is_stmt 0 view .LVU18
 119 0004 0023     		movs	r3, #0
 120 0006 0593     		str	r3, [sp, #20]
 121 0008 0693     		str	r3, [sp, #24]
 122 000a 0793     		str	r3, [sp, #28]
 123 000c 0893     		str	r3, [sp, #32]
 124 000e 0993     		str	r3, [sp, #36]
  94:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 125              		.loc 1 94 3 is_stmt 1 view .LVU19
 126              		.loc 1 94 10 is_stmt 0 view .LVU20
 127 0010 0268     		ldr	r2, [r0]
 128              		.loc 1 94 5 view .LVU21
 129 0012 03F18043 		add	r3, r3, #1073741824
 130 0016 03F59033 		add	r3, r3, #73728
 131 001a 9A42     		cmp	r2, r3
 132 001c 01D0     		beq	.L9
 133              	.LVL2:
 134              	.L5:
  95:Core/Src/stm32f4xx_hal_msp.c ****   {
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 5


  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 105:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 106:Core/Src/stm32f4xx_hal_msp.c ****     PC0     ------> ADC1_IN10
 107:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 108:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> ADC1_IN12
 109:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> ADC1_IN13
 110:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 111:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 112:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 113:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> ADC1_IN3
 114:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 115:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 116:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 117:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 118:Core/Src/stm32f4xx_hal_msp.c ****     PC4     ------> ADC1_IN14
 119:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> ADC1_IN15
 120:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 121:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> ADC1_IN9
 122:Core/Src/stm32f4xx_hal_msp.c ****     */
 123:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 124:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5;
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 126:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 127:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 130:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 132:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 133:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 137:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA Init */
 141:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 Init */
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 151:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 152:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 153:Core/Src/stm32f4xx_hal_msp.c ****     {
 154:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 6


 155:Core/Src/stm32f4xx_hal_msp.c ****     }
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c ****   }
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c **** }
 135              		.loc 1 164 1 view .LVU22
 136 001e 0AB0     		add	sp, sp, #40
 137              	.LCFI5:
 138              		.cfi_remember_state
 139              		.cfi_def_cfa_offset 16
 140              		@ sp needed
 141 0020 70BD     		pop	{r4, r5, r6, pc}
 142              	.LVL3:
 143              	.L9:
 144              	.LCFI6:
 145              		.cfi_restore_state
 146              		.loc 1 164 1 view .LVU23
 147 0022 0446     		mov	r4, r0
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 100 5 is_stmt 1 view .LVU24
 149              	.LBB4:
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 150              		.loc 1 100 5 view .LVU25
 151 0024 0025     		movs	r5, #0
 152 0026 0195     		str	r5, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 153              		.loc 1 100 5 view .LVU26
 154 0028 03F58C33 		add	r3, r3, #71680
 155 002c 5A6C     		ldr	r2, [r3, #68]
 156 002e 42F48072 		orr	r2, r2, #256
 157 0032 5A64     		str	r2, [r3, #68]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 158              		.loc 1 100 5 view .LVU27
 159 0034 5A6C     		ldr	r2, [r3, #68]
 160 0036 02F48072 		and	r2, r2, #256
 161 003a 0192     		str	r2, [sp, #4]
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 162              		.loc 1 100 5 view .LVU28
 163 003c 019A     		ldr	r2, [sp, #4]
 164              	.LBE4:
 100:Core/Src/stm32f4xx_hal_msp.c **** 
 165              		.loc 1 100 5 view .LVU29
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 166              		.loc 1 102 5 view .LVU30
 167              	.LBB5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 168              		.loc 1 102 5 view .LVU31
 169 003e 0295     		str	r5, [sp, #8]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 170              		.loc 1 102 5 view .LVU32
 171 0040 1A6B     		ldr	r2, [r3, #48]
 172 0042 42F00402 		orr	r2, r2, #4
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 7


 173 0046 1A63     		str	r2, [r3, #48]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 174              		.loc 1 102 5 view .LVU33
 175 0048 1A6B     		ldr	r2, [r3, #48]
 176 004a 02F00402 		and	r2, r2, #4
 177 004e 0292     		str	r2, [sp, #8]
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 178              		.loc 1 102 5 view .LVU34
 179 0050 029A     		ldr	r2, [sp, #8]
 180              	.LBE5:
 102:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 181              		.loc 1 102 5 view .LVU35
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 182              		.loc 1 103 5 view .LVU36
 183              	.LBB6:
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 184              		.loc 1 103 5 view .LVU37
 185 0052 0395     		str	r5, [sp, #12]
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 186              		.loc 1 103 5 view .LVU38
 187 0054 1A6B     		ldr	r2, [r3, #48]
 188 0056 42F00102 		orr	r2, r2, #1
 189 005a 1A63     		str	r2, [r3, #48]
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 190              		.loc 1 103 5 view .LVU39
 191 005c 1A6B     		ldr	r2, [r3, #48]
 192 005e 02F00102 		and	r2, r2, #1
 193 0062 0392     		str	r2, [sp, #12]
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 194              		.loc 1 103 5 view .LVU40
 195 0064 039A     		ldr	r2, [sp, #12]
 196              	.LBE6:
 103:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 197              		.loc 1 103 5 view .LVU41
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 198              		.loc 1 104 5 view .LVU42
 199              	.LBB7:
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 200              		.loc 1 104 5 view .LVU43
 201 0066 0495     		str	r5, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 202              		.loc 1 104 5 view .LVU44
 203 0068 1A6B     		ldr	r2, [r3, #48]
 204 006a 42F00202 		orr	r2, r2, #2
 205 006e 1A63     		str	r2, [r3, #48]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 206              		.loc 1 104 5 view .LVU45
 207 0070 1B6B     		ldr	r3, [r3, #48]
 208 0072 03F00203 		and	r3, r3, #2
 209 0076 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 210              		.loc 1 104 5 view .LVU46
 211 0078 049B     		ldr	r3, [sp, #16]
 212              	.LBE7:
 104:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 213              		.loc 1 104 5 view .LVU47
 123:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5;
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 8


 214              		.loc 1 123 5 view .LVU48
 123:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5;
 215              		.loc 1 123 25 is_stmt 0 view .LVU49
 216 007a 3F23     		movs	r3, #63
 217 007c 0593     		str	r3, [sp, #20]
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 218              		.loc 1 125 5 is_stmt 1 view .LVU50
 125:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 125 26 is_stmt 0 view .LVU51
 220 007e 0326     		movs	r6, #3
 221 0080 0696     		str	r6, [sp, #24]
 126:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 222              		.loc 1 126 5 is_stmt 1 view .LVU52
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 223              		.loc 1 127 5 view .LVU53
 224 0082 05A9     		add	r1, sp, #20
 225 0084 1748     		ldr	r0, .L11
 226              	.LVL4:
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 227              		.loc 1 127 5 is_stmt 0 view .LVU54
 228 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL5:
 129:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 230              		.loc 1 129 5 is_stmt 1 view .LVU55
 129:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 231              		.loc 1 129 25 is_stmt 0 view .LVU56
 232 008a FF23     		movs	r3, #255
 233 008c 0593     		str	r3, [sp, #20]
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 131 5 is_stmt 1 view .LVU57
 131:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 235              		.loc 1 131 26 is_stmt 0 view .LVU58
 236 008e 0696     		str	r6, [sp, #24]
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 237              		.loc 1 132 5 is_stmt 1 view .LVU59
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 238              		.loc 1 132 26 is_stmt 0 view .LVU60
 239 0090 0795     		str	r5, [sp, #28]
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 240              		.loc 1 133 5 is_stmt 1 view .LVU61
 241 0092 05A9     		add	r1, sp, #20
 242 0094 1448     		ldr	r0, .L11+4
 243 0096 FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL6:
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 245              		.loc 1 135 5 view .LVU62
 135:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 246              		.loc 1 135 25 is_stmt 0 view .LVU63
 247 009a 0596     		str	r6, [sp, #20]
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 248              		.loc 1 136 5 is_stmt 1 view .LVU64
 136:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 249              		.loc 1 136 26 is_stmt 0 view .LVU65
 250 009c 0696     		str	r6, [sp, #24]
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 251              		.loc 1 137 5 is_stmt 1 view .LVU66
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 9


 252              		.loc 1 137 26 is_stmt 0 view .LVU67
 253 009e 0795     		str	r5, [sp, #28]
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 254              		.loc 1 138 5 is_stmt 1 view .LVU68
 255 00a0 05A9     		add	r1, sp, #20
 256 00a2 1248     		ldr	r0, .L11+8
 257 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 258              	.LVL7:
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 259              		.loc 1 142 5 view .LVU69
 142:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 260              		.loc 1 142 24 is_stmt 0 view .LVU70
 261 00a8 1148     		ldr	r0, .L11+12
 262 00aa 124B     		ldr	r3, .L11+16
 263 00ac 0360     		str	r3, [r0]
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 264              		.loc 1 143 5 is_stmt 1 view .LVU71
 143:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 265              		.loc 1 143 28 is_stmt 0 view .LVU72
 266 00ae 4560     		str	r5, [r0, #4]
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 267              		.loc 1 144 5 is_stmt 1 view .LVU73
 144:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 268              		.loc 1 144 30 is_stmt 0 view .LVU74
 269 00b0 8560     		str	r5, [r0, #8]
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 270              		.loc 1 145 5 is_stmt 1 view .LVU75
 145:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 271              		.loc 1 145 30 is_stmt 0 view .LVU76
 272 00b2 C560     		str	r5, [r0, #12]
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 273              		.loc 1 146 5 is_stmt 1 view .LVU77
 146:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 274              		.loc 1 146 27 is_stmt 0 view .LVU78
 275 00b4 4FF48063 		mov	r3, #1024
 276 00b8 0361     		str	r3, [r0, #16]
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 277              		.loc 1 147 5 is_stmt 1 view .LVU79
 147:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 278              		.loc 1 147 40 is_stmt 0 view .LVU80
 279 00ba 4FF40063 		mov	r3, #2048
 280 00be 4361     		str	r3, [r0, #20]
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 281              		.loc 1 148 5 is_stmt 1 view .LVU81
 148:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 282              		.loc 1 148 37 is_stmt 0 view .LVU82
 283 00c0 4FF40053 		mov	r3, #8192
 284 00c4 8361     		str	r3, [r0, #24]
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 285              		.loc 1 149 5 is_stmt 1 view .LVU83
 149:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 286              		.loc 1 149 25 is_stmt 0 view .LVU84
 287 00c6 4FF48073 		mov	r3, #256
 288 00ca C361     		str	r3, [r0, #28]
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 289              		.loc 1 150 5 is_stmt 1 view .LVU85
 150:Core/Src/stm32f4xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 10


 290              		.loc 1 150 29 is_stmt 0 view .LVU86
 291 00cc 0562     		str	r5, [r0, #32]
 151:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 292              		.loc 1 151 5 is_stmt 1 view .LVU87
 151:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 293              		.loc 1 151 29 is_stmt 0 view .LVU88
 294 00ce 4562     		str	r5, [r0, #36]
 152:Core/Src/stm32f4xx_hal_msp.c ****     {
 295              		.loc 1 152 5 is_stmt 1 view .LVU89
 152:Core/Src/stm32f4xx_hal_msp.c ****     {
 296              		.loc 1 152 9 is_stmt 0 view .LVU90
 297 00d0 FFF7FEFF 		bl	HAL_DMA_Init
 298              	.LVL8:
 152:Core/Src/stm32f4xx_hal_msp.c ****     {
 299              		.loc 1 152 8 view .LVU91
 300 00d4 18B9     		cbnz	r0, .L10
 301              	.L7:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 302              		.loc 1 157 5 is_stmt 1 view .LVU92
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 303              		.loc 1 157 5 view .LVU93
 304 00d6 064B     		ldr	r3, .L11+12
 305 00d8 A363     		str	r3, [r4, #56]
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 306              		.loc 1 157 5 view .LVU94
 307 00da 9C63     		str	r4, [r3, #56]
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 308              		.loc 1 157 5 view .LVU95
 309              		.loc 1 164 1 is_stmt 0 view .LVU96
 310 00dc 9FE7     		b	.L5
 311              	.L10:
 154:Core/Src/stm32f4xx_hal_msp.c ****     }
 312              		.loc 1 154 7 is_stmt 1 view .LVU97
 313 00de FFF7FEFF 		bl	Error_Handler
 314              	.LVL9:
 315 00e2 F8E7     		b	.L7
 316              	.L12:
 317              		.align	2
 318              	.L11:
 319 00e4 00080240 		.word	1073874944
 320 00e8 00000240 		.word	1073872896
 321 00ec 00040240 		.word	1073873920
 322 00f0 00000000 		.word	hdma_adc1
 323 00f4 10640240 		.word	1073898512
 324              		.cfi_endproc
 325              	.LFE236:
 327              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 328              		.align	1
 329              		.global	HAL_ADC_MspDeInit
 330              		.syntax unified
 331              		.thumb
 332              		.thumb_func
 334              	HAL_ADC_MspDeInit:
 335              	.LVL10:
 336              	.LFB237:
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 11


 167:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 168:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 169:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 170:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 171:Core/Src/stm32f4xx_hal_msp.c **** */
 172:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 173:Core/Src/stm32f4xx_hal_msp.c **** {
 337              		.loc 1 173 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 0
 340              		@ frame_needed = 0, uses_anonymous_args = 0
 174:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 341              		.loc 1 174 3 view .LVU99
 342              		.loc 1 174 10 is_stmt 0 view .LVU100
 343 0000 0268     		ldr	r2, [r0]
 344              		.loc 1 174 5 view .LVU101
 345 0002 0D4B     		ldr	r3, .L20
 346 0004 9A42     		cmp	r2, r3
 347 0006 00D0     		beq	.L19
 348 0008 7047     		bx	lr
 349              	.L19:
 173:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 350              		.loc 1 173 1 view .LVU102
 351 000a 10B5     		push	{r4, lr}
 352              	.LCFI7:
 353              		.cfi_def_cfa_offset 8
 354              		.cfi_offset 4, -8
 355              		.cfi_offset 14, -4
 356 000c 0446     		mov	r4, r0
 175:Core/Src/stm32f4xx_hal_msp.c ****   {
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 179:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 180:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 357              		.loc 1 180 5 is_stmt 1 view .LVU103
 358 000e 0B4A     		ldr	r2, .L20+4
 359 0010 536C     		ldr	r3, [r2, #68]
 360 0012 23F48073 		bic	r3, r3, #256
 361 0016 5364     		str	r3, [r2, #68]
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 183:Core/Src/stm32f4xx_hal_msp.c ****     PC0     ------> ADC1_IN10
 184:Core/Src/stm32f4xx_hal_msp.c ****     PC1     ------> ADC1_IN11
 185:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> ADC1_IN12
 186:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> ADC1_IN13
 187:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 188:Core/Src/stm32f4xx_hal_msp.c ****     PA1     ------> ADC1_IN1
 189:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 190:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> ADC1_IN3
 191:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 192:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 193:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 194:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 195:Core/Src/stm32f4xx_hal_msp.c ****     PC4     ------> ADC1_IN14
 196:Core/Src/stm32f4xx_hal_msp.c ****     PC5     ------> ADC1_IN15
 197:Core/Src/stm32f4xx_hal_msp.c ****     PB0     ------> ADC1_IN8
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 12


 198:Core/Src/stm32f4xx_hal_msp.c ****     PB1     ------> ADC1_IN9
 199:Core/Src/stm32f4xx_hal_msp.c ****     */
 200:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 362              		.loc 1 200 5 view .LVU104
 363 0018 3F21     		movs	r1, #63
 364 001a 0948     		ldr	r0, .L20+8
 365              	.LVL11:
 366              		.loc 1 200 5 is_stmt 0 view .LVU105
 367 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 368              	.LVL12:
 201:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5);
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 369              		.loc 1 203 5 is_stmt 1 view .LVU106
 370 0020 FF21     		movs	r1, #255
 371 0022 0848     		ldr	r0, .L20+12
 372 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 373              	.LVL13:
 204:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
 374              		.loc 1 206 5 view .LVU107
 375 0028 0321     		movs	r1, #3
 376 002a 0748     		ldr	r0, .L20+16
 377 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 378              	.LVL14:
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 209:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 379              		.loc 1 209 5 view .LVU108
 380 0030 A06B     		ldr	r0, [r4, #56]
 381 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 382              	.LVL15:
 210:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 212:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 213:Core/Src/stm32f4xx_hal_msp.c ****   }
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 215:Core/Src/stm32f4xx_hal_msp.c **** }
 383              		.loc 1 215 1 is_stmt 0 view .LVU109
 384 0036 10BD     		pop	{r4, pc}
 385              	.LVL16:
 386              	.L21:
 387              		.loc 1 215 1 view .LVU110
 388              		.align	2
 389              	.L20:
 390 0038 00200140 		.word	1073815552
 391 003c 00380240 		.word	1073887232
 392 0040 00080240 		.word	1073874944
 393 0044 00000240 		.word	1073872896
 394 0048 00040240 		.word	1073873920
 395              		.cfi_endproc
 396              	.LFE237:
 398              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 399              		.align	1
 400              		.global	HAL_I2C_MspInit
 401              		.syntax unified
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 13


 402              		.thumb
 403              		.thumb_func
 405              	HAL_I2C_MspInit:
 406              	.LVL17:
 407              	.LFB238:
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 217:Core/Src/stm32f4xx_hal_msp.c **** /**
 218:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
 219:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 220:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 221:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 222:Core/Src/stm32f4xx_hal_msp.c **** */
 223:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 224:Core/Src/stm32f4xx_hal_msp.c **** {
 408              		.loc 1 224 1 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 32
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		.loc 1 224 1 is_stmt 0 view .LVU112
 413 0000 30B5     		push	{r4, r5, lr}
 414              	.LCFI8:
 415              		.cfi_def_cfa_offset 12
 416              		.cfi_offset 4, -12
 417              		.cfi_offset 5, -8
 418              		.cfi_offset 14, -4
 419 0002 89B0     		sub	sp, sp, #36
 420              	.LCFI9:
 421              		.cfi_def_cfa_offset 48
 225:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 422              		.loc 1 225 3 is_stmt 1 view .LVU113
 423              		.loc 1 225 20 is_stmt 0 view .LVU114
 424 0004 0023     		movs	r3, #0
 425 0006 0393     		str	r3, [sp, #12]
 426 0008 0493     		str	r3, [sp, #16]
 427 000a 0593     		str	r3, [sp, #20]
 428 000c 0693     		str	r3, [sp, #24]
 429 000e 0793     		str	r3, [sp, #28]
 226:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 430              		.loc 1 226 3 is_stmt 1 view .LVU115
 431              		.loc 1 226 10 is_stmt 0 view .LVU116
 432 0010 0268     		ldr	r2, [r0]
 433              		.loc 1 226 5 view .LVU117
 434 0012 154B     		ldr	r3, .L26
 435 0014 9A42     		cmp	r2, r3
 436 0016 01D0     		beq	.L25
 437              	.LVL18:
 438              	.L22:
 227:Core/Src/stm32f4xx_hal_msp.c ****   {
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 233:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 234:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 235:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 236:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 14


 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 240:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 241:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 242:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 245:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 246:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 249:Core/Src/stm32f4xx_hal_msp.c ****   }
 250:Core/Src/stm32f4xx_hal_msp.c **** 
 251:Core/Src/stm32f4xx_hal_msp.c **** }
 439              		.loc 1 251 1 view .LVU118
 440 0018 09B0     		add	sp, sp, #36
 441              	.LCFI10:
 442              		.cfi_remember_state
 443              		.cfi_def_cfa_offset 12
 444              		@ sp needed
 445 001a 30BD     		pop	{r4, r5, pc}
 446              	.LVL19:
 447              	.L25:
 448              	.LCFI11:
 449              		.cfi_restore_state
 232:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 450              		.loc 1 232 5 is_stmt 1 view .LVU119
 451              	.LBB8:
 232:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 452              		.loc 1 232 5 view .LVU120
 453 001c 0025     		movs	r5, #0
 454 001e 0195     		str	r5, [sp, #4]
 232:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 455              		.loc 1 232 5 view .LVU121
 456 0020 124C     		ldr	r4, .L26+4
 457 0022 236B     		ldr	r3, [r4, #48]
 458 0024 43F00203 		orr	r3, r3, #2
 459 0028 2363     		str	r3, [r4, #48]
 232:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 460              		.loc 1 232 5 view .LVU122
 461 002a 236B     		ldr	r3, [r4, #48]
 462 002c 03F00203 		and	r3, r3, #2
 463 0030 0193     		str	r3, [sp, #4]
 232:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 464              		.loc 1 232 5 view .LVU123
 465 0032 019B     		ldr	r3, [sp, #4]
 466              	.LBE8:
 232:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 467              		.loc 1 232 5 view .LVU124
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 468              		.loc 1 237 5 view .LVU125
 237:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 469              		.loc 1 237 25 is_stmt 0 view .LVU126
 470 0034 4FF44073 		mov	r3, #768
 471 0038 0393     		str	r3, [sp, #12]
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 15


 472              		.loc 1 238 5 is_stmt 1 view .LVU127
 238:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 473              		.loc 1 238 26 is_stmt 0 view .LVU128
 474 003a 1223     		movs	r3, #18
 475 003c 0493     		str	r3, [sp, #16]
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 476              		.loc 1 239 5 is_stmt 1 view .LVU129
 239:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 477              		.loc 1 239 26 is_stmt 0 view .LVU130
 478 003e 0123     		movs	r3, #1
 479 0040 0593     		str	r3, [sp, #20]
 240:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 480              		.loc 1 240 5 is_stmt 1 view .LVU131
 240:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 481              		.loc 1 240 27 is_stmt 0 view .LVU132
 482 0042 0323     		movs	r3, #3
 483 0044 0693     		str	r3, [sp, #24]
 241:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 484              		.loc 1 241 5 is_stmt 1 view .LVU133
 241:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 485              		.loc 1 241 31 is_stmt 0 view .LVU134
 486 0046 0423     		movs	r3, #4
 487 0048 0793     		str	r3, [sp, #28]
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 488              		.loc 1 242 5 is_stmt 1 view .LVU135
 489 004a 03A9     		add	r1, sp, #12
 490 004c 0848     		ldr	r0, .L26+8
 491              	.LVL20:
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 492              		.loc 1 242 5 is_stmt 0 view .LVU136
 493 004e FFF7FEFF 		bl	HAL_GPIO_Init
 494              	.LVL21:
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 495              		.loc 1 245 5 is_stmt 1 view .LVU137
 496              	.LBB9:
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 497              		.loc 1 245 5 view .LVU138
 498 0052 0295     		str	r5, [sp, #8]
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 499              		.loc 1 245 5 view .LVU139
 500 0054 236C     		ldr	r3, [r4, #64]
 501 0056 43F40013 		orr	r3, r3, #2097152
 502 005a 2364     		str	r3, [r4, #64]
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 503              		.loc 1 245 5 view .LVU140
 504 005c 236C     		ldr	r3, [r4, #64]
 505 005e 03F40013 		and	r3, r3, #2097152
 506 0062 0293     		str	r3, [sp, #8]
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 507              		.loc 1 245 5 view .LVU141
 508 0064 029B     		ldr	r3, [sp, #8]
 509              	.LBE9:
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 510              		.loc 1 245 5 view .LVU142
 511              		.loc 1 251 1 is_stmt 0 view .LVU143
 512 0066 D7E7     		b	.L22
 513              	.L27:
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 16


 514              		.align	2
 515              	.L26:
 516 0068 00540040 		.word	1073763328
 517 006c 00380240 		.word	1073887232
 518 0070 00040240 		.word	1073873920
 519              		.cfi_endproc
 520              	.LFE238:
 522              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 523              		.align	1
 524              		.global	HAL_I2C_MspDeInit
 525              		.syntax unified
 526              		.thumb
 527              		.thumb_func
 529              	HAL_I2C_MspDeInit:
 530              	.LVL22:
 531              	.LFB239:
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c **** /**
 254:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 255:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 256:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 257:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 258:Core/Src/stm32f4xx_hal_msp.c **** */
 259:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 260:Core/Src/stm32f4xx_hal_msp.c **** {
 532              		.loc 1 260 1 is_stmt 1 view -0
 533              		.cfi_startproc
 534              		@ args = 0, pretend = 0, frame = 0
 535              		@ frame_needed = 0, uses_anonymous_args = 0
 261:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 536              		.loc 1 261 3 view .LVU145
 537              		.loc 1 261 10 is_stmt 0 view .LVU146
 538 0000 0268     		ldr	r2, [r0]
 539              		.loc 1 261 5 view .LVU147
 540 0002 0B4B     		ldr	r3, .L35
 541 0004 9A42     		cmp	r2, r3
 542 0006 00D0     		beq	.L34
 543 0008 7047     		bx	lr
 544              	.L34:
 260:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 545              		.loc 1 260 1 view .LVU148
 546 000a 10B5     		push	{r4, lr}
 547              	.LCFI12:
 548              		.cfi_def_cfa_offset 8
 549              		.cfi_offset 4, -8
 550              		.cfi_offset 14, -4
 262:Core/Src/stm32f4xx_hal_msp.c ****   {
 263:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 266:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 267:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 551              		.loc 1 267 5 is_stmt 1 view .LVU149
 552 000c 094A     		ldr	r2, .L35+4
 553 000e 136C     		ldr	r3, [r2, #64]
 554 0010 23F40013 		bic	r3, r3, #2097152
 555 0014 1364     		str	r3, [r2, #64]
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 17


 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 270:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 271:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 272:Core/Src/stm32f4xx_hal_msp.c ****     */
 273:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 556              		.loc 1 273 5 view .LVU150
 557 0016 084C     		ldr	r4, .L35+8
 558 0018 4FF48071 		mov	r1, #256
 559 001c 2046     		mov	r0, r4
 560              	.LVL23:
 561              		.loc 1 273 5 is_stmt 0 view .LVU151
 562 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 563              	.LVL24:
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 564              		.loc 1 275 5 is_stmt 1 view .LVU152
 565 0022 4FF40071 		mov	r1, #512
 566 0026 2046     		mov	r0, r4
 567 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 568              	.LVL25:
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 277:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 280:Core/Src/stm32f4xx_hal_msp.c ****   }
 281:Core/Src/stm32f4xx_hal_msp.c **** 
 282:Core/Src/stm32f4xx_hal_msp.c **** }
 569              		.loc 1 282 1 is_stmt 0 view .LVU153
 570 002c 10BD     		pop	{r4, pc}
 571              	.L36:
 572 002e 00BF     		.align	2
 573              	.L35:
 574 0030 00540040 		.word	1073763328
 575 0034 00380240 		.word	1073887232
 576 0038 00040240 		.word	1073873920
 577              		.cfi_endproc
 578              	.LFE239:
 580              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 581              		.align	1
 582              		.global	HAL_SPI_MspInit
 583              		.syntax unified
 584              		.thumb
 585              		.thumb_func
 587              	HAL_SPI_MspInit:
 588              	.LVL26:
 589              	.LFB240:
 283:Core/Src/stm32f4xx_hal_msp.c **** 
 284:Core/Src/stm32f4xx_hal_msp.c **** /**
 285:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 286:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 287:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 288:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 289:Core/Src/stm32f4xx_hal_msp.c **** */
 290:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 291:Core/Src/stm32f4xx_hal_msp.c **** {
 590              		.loc 1 291 1 is_stmt 1 view -0
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 18


 591              		.cfi_startproc
 592              		@ args = 0, pretend = 0, frame = 32
 593              		@ frame_needed = 0, uses_anonymous_args = 0
 594              		.loc 1 291 1 is_stmt 0 view .LVU155
 595 0000 00B5     		push	{lr}
 596              	.LCFI13:
 597              		.cfi_def_cfa_offset 4
 598              		.cfi_offset 14, -4
 599 0002 89B0     		sub	sp, sp, #36
 600              	.LCFI14:
 601              		.cfi_def_cfa_offset 40
 292:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 602              		.loc 1 292 3 is_stmt 1 view .LVU156
 603              		.loc 1 292 20 is_stmt 0 view .LVU157
 604 0004 0023     		movs	r3, #0
 605 0006 0393     		str	r3, [sp, #12]
 606 0008 0493     		str	r3, [sp, #16]
 607 000a 0593     		str	r3, [sp, #20]
 608 000c 0693     		str	r3, [sp, #24]
 609 000e 0793     		str	r3, [sp, #28]
 293:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 610              		.loc 1 293 3 is_stmt 1 view .LVU158
 611              		.loc 1 293 10 is_stmt 0 view .LVU159
 612 0010 0268     		ldr	r2, [r0]
 613              		.loc 1 293 5 view .LVU160
 614 0012 154B     		ldr	r3, .L41
 615 0014 9A42     		cmp	r2, r3
 616 0016 02D0     		beq	.L40
 617              	.LVL27:
 618              	.L37:
 294:Core/Src/stm32f4xx_hal_msp.c ****   {
 295:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 297:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 298:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 299:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 302:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 303:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 304:Core/Src/stm32f4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 305:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 306:Core/Src/stm32f4xx_hal_msp.c ****     */
 307:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 308:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 309:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 312:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 314:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 316:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 317:Core/Src/stm32f4xx_hal_msp.c ****   }
 318:Core/Src/stm32f4xx_hal_msp.c **** 
 319:Core/Src/stm32f4xx_hal_msp.c **** }
 619              		.loc 1 319 1 view .LVU161
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 19


 620 0018 09B0     		add	sp, sp, #36
 621              	.LCFI15:
 622              		.cfi_remember_state
 623              		.cfi_def_cfa_offset 4
 624              		@ sp needed
 625 001a 5DF804FB 		ldr	pc, [sp], #4
 626              	.LVL28:
 627              	.L40:
 628              	.LCFI16:
 629              		.cfi_restore_state
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 630              		.loc 1 299 5 is_stmt 1 view .LVU162
 631              	.LBB10:
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 632              		.loc 1 299 5 view .LVU163
 633 001e 0021     		movs	r1, #0
 634 0020 0191     		str	r1, [sp, #4]
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 635              		.loc 1 299 5 view .LVU164
 636 0022 03F50033 		add	r3, r3, #131072
 637 0026 1A6C     		ldr	r2, [r3, #64]
 638 0028 42F48042 		orr	r2, r2, #16384
 639 002c 1A64     		str	r2, [r3, #64]
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 640              		.loc 1 299 5 view .LVU165
 641 002e 1A6C     		ldr	r2, [r3, #64]
 642 0030 02F48042 		and	r2, r2, #16384
 643 0034 0192     		str	r2, [sp, #4]
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 644              		.loc 1 299 5 view .LVU166
 645 0036 019A     		ldr	r2, [sp, #4]
 646              	.LBE10:
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 647              		.loc 1 299 5 view .LVU167
 301:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 648              		.loc 1 301 5 view .LVU168
 649              	.LBB11:
 301:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 650              		.loc 1 301 5 view .LVU169
 651 0038 0291     		str	r1, [sp, #8]
 301:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 652              		.loc 1 301 5 view .LVU170
 653 003a 1A6B     		ldr	r2, [r3, #48]
 654 003c 42F00202 		orr	r2, r2, #2
 655 0040 1A63     		str	r2, [r3, #48]
 301:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 656              		.loc 1 301 5 view .LVU171
 657 0042 1B6B     		ldr	r3, [r3, #48]
 658 0044 03F00203 		and	r3, r3, #2
 659 0048 0293     		str	r3, [sp, #8]
 301:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 660              		.loc 1 301 5 view .LVU172
 661 004a 029B     		ldr	r3, [sp, #8]
 662              	.LBE11:
 301:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 663              		.loc 1 301 5 view .LVU173
 307:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 20


 664              		.loc 1 307 5 view .LVU174
 307:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 665              		.loc 1 307 25 is_stmt 0 view .LVU175
 666 004c 4FF44443 		mov	r3, #50176
 667 0050 0393     		str	r3, [sp, #12]
 308:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 668              		.loc 1 308 5 is_stmt 1 view .LVU176
 308:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 669              		.loc 1 308 26 is_stmt 0 view .LVU177
 670 0052 0223     		movs	r3, #2
 671 0054 0493     		str	r3, [sp, #16]
 309:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 672              		.loc 1 309 5 is_stmt 1 view .LVU178
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 673              		.loc 1 310 5 view .LVU179
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 674              		.loc 1 310 27 is_stmt 0 view .LVU180
 675 0056 0323     		movs	r3, #3
 676 0058 0693     		str	r3, [sp, #24]
 311:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 677              		.loc 1 311 5 is_stmt 1 view .LVU181
 311:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 678              		.loc 1 311 31 is_stmt 0 view .LVU182
 679 005a 0523     		movs	r3, #5
 680 005c 0793     		str	r3, [sp, #28]
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 681              		.loc 1 312 5 is_stmt 1 view .LVU183
 682 005e 03A9     		add	r1, sp, #12
 683 0060 0248     		ldr	r0, .L41+4
 684              	.LVL29:
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 685              		.loc 1 312 5 is_stmt 0 view .LVU184
 686 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 687              	.LVL30:
 688              		.loc 1 319 1 view .LVU185
 689 0066 D7E7     		b	.L37
 690              	.L42:
 691              		.align	2
 692              	.L41:
 693 0068 00380040 		.word	1073756160
 694 006c 00040240 		.word	1073873920
 695              		.cfi_endproc
 696              	.LFE240:
 698              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 699              		.align	1
 700              		.global	HAL_SPI_MspDeInit
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 705              	HAL_SPI_MspDeInit:
 706              	.LVL31:
 707              	.LFB241:
 320:Core/Src/stm32f4xx_hal_msp.c **** 
 321:Core/Src/stm32f4xx_hal_msp.c **** /**
 322:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 323:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 324:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 21


 325:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 326:Core/Src/stm32f4xx_hal_msp.c **** */
 327:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 328:Core/Src/stm32f4xx_hal_msp.c **** {
 708              		.loc 1 328 1 is_stmt 1 view -0
 709              		.cfi_startproc
 710              		@ args = 0, pretend = 0, frame = 0
 711              		@ frame_needed = 0, uses_anonymous_args = 0
 712              		.loc 1 328 1 is_stmt 0 view .LVU187
 713 0000 08B5     		push	{r3, lr}
 714              	.LCFI17:
 715              		.cfi_def_cfa_offset 8
 716              		.cfi_offset 3, -8
 717              		.cfi_offset 14, -4
 329:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI2)
 718              		.loc 1 329 3 is_stmt 1 view .LVU188
 719              		.loc 1 329 10 is_stmt 0 view .LVU189
 720 0002 0268     		ldr	r2, [r0]
 721              		.loc 1 329 5 view .LVU190
 722 0004 074B     		ldr	r3, .L47
 723 0006 9A42     		cmp	r2, r3
 724 0008 00D0     		beq	.L46
 725              	.LVL32:
 726              	.L43:
 330:Core/Src/stm32f4xx_hal_msp.c ****   {
 331:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 332:Core/Src/stm32f4xx_hal_msp.c **** 
 333:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 334:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 335:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 336:Core/Src/stm32f4xx_hal_msp.c **** 
 337:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 338:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 339:Core/Src/stm32f4xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 340:Core/Src/stm32f4xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 341:Core/Src/stm32f4xx_hal_msp.c ****     */
 342:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15);
 343:Core/Src/stm32f4xx_hal_msp.c **** 
 344:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 345:Core/Src/stm32f4xx_hal_msp.c **** 
 346:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 347:Core/Src/stm32f4xx_hal_msp.c ****   }
 348:Core/Src/stm32f4xx_hal_msp.c **** 
 349:Core/Src/stm32f4xx_hal_msp.c **** }
 727              		.loc 1 349 1 view .LVU191
 728 000a 08BD     		pop	{r3, pc}
 729              	.LVL33:
 730              	.L46:
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 731              		.loc 1 335 5 is_stmt 1 view .LVU192
 732 000c 064A     		ldr	r2, .L47+4
 733 000e 136C     		ldr	r3, [r2, #64]
 734 0010 23F48043 		bic	r3, r3, #16384
 735 0014 1364     		str	r3, [r2, #64]
 342:Core/Src/stm32f4xx_hal_msp.c **** 
 736              		.loc 1 342 5 view .LVU193
 737 0016 4FF44441 		mov	r1, #50176
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 22


 738 001a 0448     		ldr	r0, .L47+8
 739              	.LVL34:
 342:Core/Src/stm32f4xx_hal_msp.c **** 
 740              		.loc 1 342 5 is_stmt 0 view .LVU194
 741 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 742              	.LVL35:
 743              		.loc 1 349 1 view .LVU195
 744 0020 F3E7     		b	.L43
 745              	.L48:
 746 0022 00BF     		.align	2
 747              	.L47:
 748 0024 00380040 		.word	1073756160
 749 0028 00380240 		.word	1073887232
 750 002c 00040240 		.word	1073873920
 751              		.cfi_endproc
 752              	.LFE241:
 754              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 755              		.align	1
 756              		.global	HAL_TIM_Encoder_MspInit
 757              		.syntax unified
 758              		.thumb
 759              		.thumb_func
 761              	HAL_TIM_Encoder_MspInit:
 762              	.LVL36:
 763              	.LFB242:
 350:Core/Src/stm32f4xx_hal_msp.c **** 
 351:Core/Src/stm32f4xx_hal_msp.c **** /**
 352:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
 353:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 354:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 355:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 356:Core/Src/stm32f4xx_hal_msp.c **** */
 357:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 358:Core/Src/stm32f4xx_hal_msp.c **** {
 764              		.loc 1 358 1 is_stmt 1 view -0
 765              		.cfi_startproc
 766              		@ args = 0, pretend = 0, frame = 40
 767              		@ frame_needed = 0, uses_anonymous_args = 0
 768              		.loc 1 358 1 is_stmt 0 view .LVU197
 769 0000 10B5     		push	{r4, lr}
 770              	.LCFI18:
 771              		.cfi_def_cfa_offset 8
 772              		.cfi_offset 4, -8
 773              		.cfi_offset 14, -4
 774 0002 8AB0     		sub	sp, sp, #40
 775              	.LCFI19:
 776              		.cfi_def_cfa_offset 48
 359:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 777              		.loc 1 359 3 is_stmt 1 view .LVU198
 778              		.loc 1 359 20 is_stmt 0 view .LVU199
 779 0004 0023     		movs	r3, #0
 780 0006 0593     		str	r3, [sp, #20]
 781 0008 0693     		str	r3, [sp, #24]
 782 000a 0793     		str	r3, [sp, #28]
 783 000c 0893     		str	r3, [sp, #32]
 784 000e 0993     		str	r3, [sp, #36]
 360:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 23


 785              		.loc 1 360 3 is_stmt 1 view .LVU200
 786              		.loc 1 360 18 is_stmt 0 view .LVU201
 787 0010 0368     		ldr	r3, [r0]
 788              		.loc 1 360 5 view .LVU202
 789 0012 2D4A     		ldr	r2, .L55
 790 0014 9342     		cmp	r3, r2
 791 0016 04D0     		beq	.L53
 361:Core/Src/stm32f4xx_hal_msp.c ****   {
 362:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 363:Core/Src/stm32f4xx_hal_msp.c **** 
 364:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 365:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 366:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 368:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 369:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 370:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 371:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 372:Core/Src/stm32f4xx_hal_msp.c ****     */
 373:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = Encoder1_A_Pin|Encoder1_B_Pin;
 374:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 375:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 376:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 377:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 378:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 380:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt Init */
 381:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 382:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 383:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 384:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 385:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 386:Core/Src/stm32f4xx_hal_msp.c **** 
 387:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 388:Core/Src/stm32f4xx_hal_msp.c ****   }
 389:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM3)
 792              		.loc 1 389 8 is_stmt 1 view .LVU203
 793              		.loc 1 389 10 is_stmt 0 view .LVU204
 794 0018 2C4A     		ldr	r2, .L55+4
 795 001a 9342     		cmp	r3, r2
 796 001c 33D0     		beq	.L54
 797              	.LVL37:
 798              	.L49:
 390:Core/Src/stm32f4xx_hal_msp.c ****   {
 391:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 393:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 394:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 395:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 396:Core/Src/stm32f4xx_hal_msp.c **** 
 397:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 398:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 399:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> TIM3_CH1
 400:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> TIM3_CH2
 401:Core/Src/stm32f4xx_hal_msp.c ****     */
 402:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = Encoder2_A_Pin|Encoder2_B_Pin;
 403:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 24


 404:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 405:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 406:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 407:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 408:Core/Src/stm32f4xx_hal_msp.c **** 
 409:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 410:Core/Src/stm32f4xx_hal_msp.c **** 
 411:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 412:Core/Src/stm32f4xx_hal_msp.c ****   }
 413:Core/Src/stm32f4xx_hal_msp.c **** 
 414:Core/Src/stm32f4xx_hal_msp.c **** }
 799              		.loc 1 414 1 view .LVU205
 800 001e 0AB0     		add	sp, sp, #40
 801              	.LCFI20:
 802              		.cfi_remember_state
 803              		.cfi_def_cfa_offset 8
 804              		@ sp needed
 805 0020 10BD     		pop	{r4, pc}
 806              	.LVL38:
 807              	.L53:
 808              	.LCFI21:
 809              		.cfi_restore_state
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 810              		.loc 1 366 5 is_stmt 1 view .LVU206
 811              	.LBB12:
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 812              		.loc 1 366 5 view .LVU207
 813 0022 0024     		movs	r4, #0
 814 0024 0194     		str	r4, [sp, #4]
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 815              		.loc 1 366 5 view .LVU208
 816 0026 2A4B     		ldr	r3, .L55+8
 817 0028 5A6C     		ldr	r2, [r3, #68]
 818 002a 42F00102 		orr	r2, r2, #1
 819 002e 5A64     		str	r2, [r3, #68]
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 820              		.loc 1 366 5 view .LVU209
 821 0030 5A6C     		ldr	r2, [r3, #68]
 822 0032 02F00102 		and	r2, r2, #1
 823 0036 0192     		str	r2, [sp, #4]
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 824              		.loc 1 366 5 view .LVU210
 825 0038 019A     		ldr	r2, [sp, #4]
 826              	.LBE12:
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 827              		.loc 1 366 5 view .LVU211
 368:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 828              		.loc 1 368 5 view .LVU212
 829              	.LBB13:
 368:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 830              		.loc 1 368 5 view .LVU213
 831 003a 0294     		str	r4, [sp, #8]
 368:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 832              		.loc 1 368 5 view .LVU214
 833 003c 1A6B     		ldr	r2, [r3, #48]
 834 003e 42F00102 		orr	r2, r2, #1
 835 0042 1A63     		str	r2, [r3, #48]
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 25


 368:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 836              		.loc 1 368 5 view .LVU215
 837 0044 1B6B     		ldr	r3, [r3, #48]
 838 0046 03F00103 		and	r3, r3, #1
 839 004a 0293     		str	r3, [sp, #8]
 368:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 840              		.loc 1 368 5 view .LVU216
 841 004c 029B     		ldr	r3, [sp, #8]
 842              	.LBE13:
 368:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 843              		.loc 1 368 5 view .LVU217
 373:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 844              		.loc 1 373 5 view .LVU218
 373:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 845              		.loc 1 373 25 is_stmt 0 view .LVU219
 846 004e 4FF44073 		mov	r3, #768
 847 0052 0593     		str	r3, [sp, #20]
 374:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 848              		.loc 1 374 5 is_stmt 1 view .LVU220
 374:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 849              		.loc 1 374 26 is_stmt 0 view .LVU221
 850 0054 0223     		movs	r3, #2
 851 0056 0693     		str	r3, [sp, #24]
 375:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 852              		.loc 1 375 5 is_stmt 1 view .LVU222
 376:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 853              		.loc 1 376 5 view .LVU223
 377:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 854              		.loc 1 377 5 view .LVU224
 377:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 855              		.loc 1 377 31 is_stmt 0 view .LVU225
 856 0058 0123     		movs	r3, #1
 857 005a 0993     		str	r3, [sp, #36]
 378:Core/Src/stm32f4xx_hal_msp.c **** 
 858              		.loc 1 378 5 is_stmt 1 view .LVU226
 859 005c 05A9     		add	r1, sp, #20
 860 005e 1D48     		ldr	r0, .L55+12
 861              	.LVL39:
 378:Core/Src/stm32f4xx_hal_msp.c **** 
 862              		.loc 1 378 5 is_stmt 0 view .LVU227
 863 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 864              	.LVL40:
 381:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 865              		.loc 1 381 5 is_stmt 1 view .LVU228
 866 0064 2246     		mov	r2, r4
 867 0066 2146     		mov	r1, r4
 868 0068 1920     		movs	r0, #25
 869 006a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 870              	.LVL41:
 382:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 871              		.loc 1 382 5 view .LVU229
 872 006e 1920     		movs	r0, #25
 873 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 874              	.LVL42:
 383:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 875              		.loc 1 383 5 view .LVU230
 876 0074 2246     		mov	r2, r4
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 26


 877 0076 2146     		mov	r1, r4
 878 0078 1A20     		movs	r0, #26
 879 007a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 880              	.LVL43:
 384:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 881              		.loc 1 384 5 view .LVU231
 882 007e 1A20     		movs	r0, #26
 883 0080 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 884              	.LVL44:
 885 0084 CBE7     		b	.L49
 886              	.LVL45:
 887              	.L54:
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 888              		.loc 1 395 5 view .LVU232
 889              	.LBB14:
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 890              		.loc 1 395 5 view .LVU233
 891 0086 0021     		movs	r1, #0
 892 0088 0391     		str	r1, [sp, #12]
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 893              		.loc 1 395 5 view .LVU234
 894 008a 114B     		ldr	r3, .L55+8
 895 008c 1A6C     		ldr	r2, [r3, #64]
 896 008e 42F00202 		orr	r2, r2, #2
 897 0092 1A64     		str	r2, [r3, #64]
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 898              		.loc 1 395 5 view .LVU235
 899 0094 1A6C     		ldr	r2, [r3, #64]
 900 0096 02F00202 		and	r2, r2, #2
 901 009a 0392     		str	r2, [sp, #12]
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 902              		.loc 1 395 5 view .LVU236
 903 009c 039A     		ldr	r2, [sp, #12]
 904              	.LBE14:
 395:Core/Src/stm32f4xx_hal_msp.c **** 
 905              		.loc 1 395 5 view .LVU237
 397:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 906              		.loc 1 397 5 view .LVU238
 907              	.LBB15:
 397:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 908              		.loc 1 397 5 view .LVU239
 909 009e 0491     		str	r1, [sp, #16]
 397:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 910              		.loc 1 397 5 view .LVU240
 911 00a0 1A6B     		ldr	r2, [r3, #48]
 912 00a2 42F00202 		orr	r2, r2, #2
 913 00a6 1A63     		str	r2, [r3, #48]
 397:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 914              		.loc 1 397 5 view .LVU241
 915 00a8 1B6B     		ldr	r3, [r3, #48]
 916 00aa 03F00203 		and	r3, r3, #2
 917 00ae 0493     		str	r3, [sp, #16]
 397:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 918              		.loc 1 397 5 view .LVU242
 919 00b0 049B     		ldr	r3, [sp, #16]
 920              	.LBE15:
 397:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 27


 921              		.loc 1 397 5 view .LVU243
 402:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 922              		.loc 1 402 5 view .LVU244
 402:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 923              		.loc 1 402 25 is_stmt 0 view .LVU245
 924 00b2 3023     		movs	r3, #48
 925 00b4 0593     		str	r3, [sp, #20]
 403:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 926              		.loc 1 403 5 is_stmt 1 view .LVU246
 403:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 927              		.loc 1 403 26 is_stmt 0 view .LVU247
 928 00b6 0223     		movs	r3, #2
 929 00b8 0693     		str	r3, [sp, #24]
 404:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 930              		.loc 1 404 5 is_stmt 1 view .LVU248
 405:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 931              		.loc 1 405 5 view .LVU249
 406:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 932              		.loc 1 406 5 view .LVU250
 406:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 933              		.loc 1 406 31 is_stmt 0 view .LVU251
 934 00ba 0993     		str	r3, [sp, #36]
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 935              		.loc 1 407 5 is_stmt 1 view .LVU252
 936 00bc 05A9     		add	r1, sp, #20
 937 00be 0648     		ldr	r0, .L55+16
 938              	.LVL46:
 407:Core/Src/stm32f4xx_hal_msp.c **** 
 939              		.loc 1 407 5 is_stmt 0 view .LVU253
 940 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 941              	.LVL47:
 942              		.loc 1 414 1 view .LVU254
 943 00c4 ABE7     		b	.L49
 944              	.L56:
 945 00c6 00BF     		.align	2
 946              	.L55:
 947 00c8 00000140 		.word	1073807360
 948 00cc 00040040 		.word	1073742848
 949 00d0 00380240 		.word	1073887232
 950 00d4 00000240 		.word	1073872896
 951 00d8 00040240 		.word	1073873920
 952              		.cfi_endproc
 953              	.LFE242:
 955              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 956              		.align	1
 957              		.global	HAL_TIM_PWM_MspInit
 958              		.syntax unified
 959              		.thumb
 960              		.thumb_func
 962              	HAL_TIM_PWM_MspInit:
 963              	.LVL48:
 964              	.LFB243:
 415:Core/Src/stm32f4xx_hal_msp.c **** 
 416:Core/Src/stm32f4xx_hal_msp.c **** /**
 417:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 418:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 419:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 28


 420:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 421:Core/Src/stm32f4xx_hal_msp.c **** */
 422:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 423:Core/Src/stm32f4xx_hal_msp.c **** {
 965              		.loc 1 423 1 is_stmt 1 view -0
 966              		.cfi_startproc
 967              		@ args = 0, pretend = 0, frame = 8
 968              		@ frame_needed = 0, uses_anonymous_args = 0
 969              		@ link register save eliminated.
 424:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM4)
 970              		.loc 1 424 3 view .LVU256
 971              		.loc 1 424 14 is_stmt 0 view .LVU257
 972 0000 0268     		ldr	r2, [r0]
 973              		.loc 1 424 5 view .LVU258
 974 0002 094B     		ldr	r3, .L64
 975 0004 9A42     		cmp	r2, r3
 976 0006 00D0     		beq	.L63
 977 0008 7047     		bx	lr
 978              	.L63:
 423:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM4)
 979              		.loc 1 423 1 view .LVU259
 980 000a 82B0     		sub	sp, sp, #8
 981              	.LCFI22:
 982              		.cfi_def_cfa_offset 8
 425:Core/Src/stm32f4xx_hal_msp.c ****   {
 426:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 427:Core/Src/stm32f4xx_hal_msp.c **** 
 428:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 429:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 430:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 983              		.loc 1 430 5 is_stmt 1 view .LVU260
 984              	.LBB16:
 985              		.loc 1 430 5 view .LVU261
 986 000c 0023     		movs	r3, #0
 987 000e 0193     		str	r3, [sp, #4]
 988              		.loc 1 430 5 view .LVU262
 989 0010 064B     		ldr	r3, .L64+4
 990 0012 1A6C     		ldr	r2, [r3, #64]
 991 0014 42F00402 		orr	r2, r2, #4
 992 0018 1A64     		str	r2, [r3, #64]
 993              		.loc 1 430 5 view .LVU263
 994 001a 1B6C     		ldr	r3, [r3, #64]
 995 001c 03F00403 		and	r3, r3, #4
 996 0020 0193     		str	r3, [sp, #4]
 997              		.loc 1 430 5 view .LVU264
 998 0022 019B     		ldr	r3, [sp, #4]
 999              	.LBE16:
 1000              		.loc 1 430 5 view .LVU265
 431:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 432:Core/Src/stm32f4xx_hal_msp.c **** 
 433:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 434:Core/Src/stm32f4xx_hal_msp.c ****   }
 435:Core/Src/stm32f4xx_hal_msp.c **** 
 436:Core/Src/stm32f4xx_hal_msp.c **** }
 1001              		.loc 1 436 1 is_stmt 0 view .LVU266
 1002 0024 02B0     		add	sp, sp, #8
 1003              	.LCFI23:
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 29


 1004              		.cfi_def_cfa_offset 0
 1005              		@ sp needed
 1006 0026 7047     		bx	lr
 1007              	.L65:
 1008              		.align	2
 1009              	.L64:
 1010 0028 00080040 		.word	1073743872
 1011 002c 00380240 		.word	1073887232
 1012              		.cfi_endproc
 1013              	.LFE243:
 1015              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1016              		.align	1
 1017              		.global	HAL_TIM_Base_MspInit
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1022              	HAL_TIM_Base_MspInit:
 1023              	.LVL49:
 1024              	.LFB244:
 437:Core/Src/stm32f4xx_hal_msp.c **** 
 438:Core/Src/stm32f4xx_hal_msp.c **** /**
 439:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 440:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 441:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 442:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 443:Core/Src/stm32f4xx_hal_msp.c **** */
 444:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 445:Core/Src/stm32f4xx_hal_msp.c **** {
 1025              		.loc 1 445 1 is_stmt 1 view -0
 1026              		.cfi_startproc
 1027              		@ args = 0, pretend = 0, frame = 16
 1028              		@ frame_needed = 0, uses_anonymous_args = 0
 1029              		.loc 1 445 1 is_stmt 0 view .LVU268
 1030 0000 00B5     		push	{lr}
 1031              	.LCFI24:
 1032              		.cfi_def_cfa_offset 4
 1033              		.cfi_offset 14, -4
 1034 0002 85B0     		sub	sp, sp, #20
 1035              	.LCFI25:
 1036              		.cfi_def_cfa_offset 24
 446:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 1037              		.loc 1 446 3 is_stmt 1 view .LVU269
 1038              		.loc 1 446 15 is_stmt 0 view .LVU270
 1039 0004 0368     		ldr	r3, [r0]
 1040              		.loc 1 446 5 view .LVU271
 1041 0006 244A     		ldr	r2, .L74
 1042 0008 9342     		cmp	r3, r2
 1043 000a 08D0     		beq	.L71
 447:Core/Src/stm32f4xx_hal_msp.c ****   {
 448:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 450:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 0 */
 451:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 452:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 453:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 454:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 455:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 30


 456:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 457:Core/Src/stm32f4xx_hal_msp.c **** 
 458:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 1 */
 459:Core/Src/stm32f4xx_hal_msp.c ****   }
 460:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM10)
 1044              		.loc 1 460 8 is_stmt 1 view .LVU272
 1045              		.loc 1 460 10 is_stmt 0 view .LVU273
 1046 000c 234A     		ldr	r2, .L74+4
 1047 000e 9342     		cmp	r3, r2
 1048 0010 19D0     		beq	.L72
 461:Core/Src/stm32f4xx_hal_msp.c ****   {
 462:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
 463:Core/Src/stm32f4xx_hal_msp.c **** 
 464:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspInit 0 */
 465:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 466:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 467:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 468:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 469:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 470:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 471:Core/Src/stm32f4xx_hal_msp.c **** 
 472:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspInit 1 */
 473:Core/Src/stm32f4xx_hal_msp.c ****   }
 474:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM11)
 1049              		.loc 1 474 8 is_stmt 1 view .LVU274
 1050              		.loc 1 474 10 is_stmt 0 view .LVU275
 1051 0012 234A     		ldr	r2, .L74+8
 1052 0014 9342     		cmp	r3, r2
 1053 0016 2AD0     		beq	.L73
 1054              	.LVL50:
 1055              	.L66:
 475:Core/Src/stm32f4xx_hal_msp.c ****   {
 476:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 0 */
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 478:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspInit 0 */
 479:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 480:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM11_CLK_ENABLE();
 481:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 482:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 483:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 484:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 485:Core/Src/stm32f4xx_hal_msp.c **** 
 486:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspInit 1 */
 487:Core/Src/stm32f4xx_hal_msp.c ****   }
 488:Core/Src/stm32f4xx_hal_msp.c **** 
 489:Core/Src/stm32f4xx_hal_msp.c **** }
 1056              		.loc 1 489 1 view .LVU276
 1057 0018 05B0     		add	sp, sp, #20
 1058              	.LCFI26:
 1059              		.cfi_remember_state
 1060              		.cfi_def_cfa_offset 4
 1061              		@ sp needed
 1062 001a 5DF804FB 		ldr	pc, [sp], #4
 1063              	.LVL51:
 1064              	.L71:
 1065              	.LCFI27:
 1066              		.cfi_restore_state
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 31


 452:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1067              		.loc 1 452 5 is_stmt 1 view .LVU277
 1068              	.LBB17:
 452:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1069              		.loc 1 452 5 view .LVU278
 1070 001e 0021     		movs	r1, #0
 1071 0020 0191     		str	r1, [sp, #4]
 452:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1072              		.loc 1 452 5 view .LVU279
 1073 0022 204B     		ldr	r3, .L74+12
 1074 0024 1A6C     		ldr	r2, [r3, #64]
 1075 0026 42F01002 		orr	r2, r2, #16
 1076 002a 1A64     		str	r2, [r3, #64]
 452:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1077              		.loc 1 452 5 view .LVU280
 1078 002c 1B6C     		ldr	r3, [r3, #64]
 1079 002e 03F01003 		and	r3, r3, #16
 1080 0032 0193     		str	r3, [sp, #4]
 452:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1081              		.loc 1 452 5 view .LVU281
 1082 0034 019B     		ldr	r3, [sp, #4]
 1083              	.LBE17:
 452:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 1084              		.loc 1 452 5 view .LVU282
 454:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 1085              		.loc 1 454 5 view .LVU283
 1086 0036 0A46     		mov	r2, r1
 1087 0038 3620     		movs	r0, #54
 1088              	.LVL52:
 454:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 1089              		.loc 1 454 5 is_stmt 0 view .LVU284
 1090 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1091              	.LVL53:
 455:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 1092              		.loc 1 455 5 is_stmt 1 view .LVU285
 1093 003e 3620     		movs	r0, #54
 1094 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1095              	.LVL54:
 1096 0044 E8E7     		b	.L66
 1097              	.LVL55:
 1098              	.L72:
 466:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1099              		.loc 1 466 5 view .LVU286
 1100              	.LBB18:
 466:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1101              		.loc 1 466 5 view .LVU287
 1102 0046 0021     		movs	r1, #0
 1103 0048 0291     		str	r1, [sp, #8]
 466:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1104              		.loc 1 466 5 view .LVU288
 1105 004a 164B     		ldr	r3, .L74+12
 1106 004c 5A6C     		ldr	r2, [r3, #68]
 1107 004e 42F40032 		orr	r2, r2, #131072
 1108 0052 5A64     		str	r2, [r3, #68]
 466:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1109              		.loc 1 466 5 view .LVU289
 1110 0054 5B6C     		ldr	r3, [r3, #68]
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 32


 1111 0056 03F40033 		and	r3, r3, #131072
 1112 005a 0293     		str	r3, [sp, #8]
 466:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1113              		.loc 1 466 5 view .LVU290
 1114 005c 029B     		ldr	r3, [sp, #8]
 1115              	.LBE18:
 466:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 1116              		.loc 1 466 5 view .LVU291
 468:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 1117              		.loc 1 468 5 view .LVU292
 1118 005e 0A46     		mov	r2, r1
 1119 0060 1920     		movs	r0, #25
 1120              	.LVL56:
 468:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 1121              		.loc 1 468 5 is_stmt 0 view .LVU293
 1122 0062 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1123              	.LVL57:
 469:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 1124              		.loc 1 469 5 is_stmt 1 view .LVU294
 1125 0066 1920     		movs	r0, #25
 1126 0068 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1127              	.LVL58:
 1128 006c D4E7     		b	.L66
 1129              	.LVL59:
 1130              	.L73:
 480:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 1131              		.loc 1 480 5 view .LVU295
 1132              	.LBB19:
 480:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 1133              		.loc 1 480 5 view .LVU296
 1134 006e 0021     		movs	r1, #0
 1135 0070 0391     		str	r1, [sp, #12]
 480:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 1136              		.loc 1 480 5 view .LVU297
 1137 0072 0C4B     		ldr	r3, .L74+12
 1138 0074 5A6C     		ldr	r2, [r3, #68]
 1139 0076 42F48022 		orr	r2, r2, #262144
 1140 007a 5A64     		str	r2, [r3, #68]
 480:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 1141              		.loc 1 480 5 view .LVU298
 1142 007c 5B6C     		ldr	r3, [r3, #68]
 1143 007e 03F48023 		and	r3, r3, #262144
 1144 0082 0393     		str	r3, [sp, #12]
 480:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 1145              		.loc 1 480 5 view .LVU299
 1146 0084 039B     		ldr	r3, [sp, #12]
 1147              	.LBE19:
 480:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 1148              		.loc 1 480 5 view .LVU300
 482:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 1149              		.loc 1 482 5 view .LVU301
 1150 0086 0A46     		mov	r2, r1
 1151 0088 1A20     		movs	r0, #26
 1152              	.LVL60:
 482:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 1153              		.loc 1 482 5 is_stmt 0 view .LVU302
 1154 008a FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 33


 1155              	.LVL61:
 483:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 1156              		.loc 1 483 5 is_stmt 1 view .LVU303
 1157 008e 1A20     		movs	r0, #26
 1158 0090 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1159              	.LVL62:
 1160              		.loc 1 489 1 is_stmt 0 view .LVU304
 1161 0094 C0E7     		b	.L66
 1162              	.L75:
 1163 0096 00BF     		.align	2
 1164              	.L74:
 1165 0098 00100040 		.word	1073745920
 1166 009c 00440140 		.word	1073824768
 1167 00a0 00480140 		.word	1073825792
 1168 00a4 00380240 		.word	1073887232
 1169              		.cfi_endproc
 1170              	.LFE244:
 1172              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1173              		.align	1
 1174              		.global	HAL_TIM_MspPostInit
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1179              	HAL_TIM_MspPostInit:
 1180              	.LVL63:
 1181              	.LFB245:
 490:Core/Src/stm32f4xx_hal_msp.c **** 
 491:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 492:Core/Src/stm32f4xx_hal_msp.c **** {
 1182              		.loc 1 492 1 is_stmt 1 view -0
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 24
 1185              		@ frame_needed = 0, uses_anonymous_args = 0
 1186              		.loc 1 492 1 is_stmt 0 view .LVU306
 1187 0000 00B5     		push	{lr}
 1188              	.LCFI28:
 1189              		.cfi_def_cfa_offset 4
 1190              		.cfi_offset 14, -4
 1191 0002 87B0     		sub	sp, sp, #28
 1192              	.LCFI29:
 1193              		.cfi_def_cfa_offset 32
 493:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1194              		.loc 1 493 3 is_stmt 1 view .LVU307
 1195              		.loc 1 493 20 is_stmt 0 view .LVU308
 1196 0004 0023     		movs	r3, #0
 1197 0006 0193     		str	r3, [sp, #4]
 1198 0008 0293     		str	r3, [sp, #8]
 1199 000a 0393     		str	r3, [sp, #12]
 1200 000c 0493     		str	r3, [sp, #16]
 1201 000e 0593     		str	r3, [sp, #20]
 494:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM4)
 1202              		.loc 1 494 3 is_stmt 1 view .LVU309
 1203              		.loc 1 494 10 is_stmt 0 view .LVU310
 1204 0010 0268     		ldr	r2, [r0]
 1205              		.loc 1 494 5 view .LVU311
 1206 0012 0E4B     		ldr	r3, .L80
 1207 0014 9A42     		cmp	r2, r3
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 34


 1208 0016 02D0     		beq	.L79
 1209              	.LVL64:
 1210              	.L76:
 495:Core/Src/stm32f4xx_hal_msp.c ****   {
 496:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 497:Core/Src/stm32f4xx_hal_msp.c **** 
 498:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 499:Core/Src/stm32f4xx_hal_msp.c **** 
 500:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 501:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 502:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> TIM4_CH1
 503:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 504:Core/Src/stm32f4xx_hal_msp.c ****     */
 505:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = DRV1_EN_Pin|DRV2_EN_Pin;
 506:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 507:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 508:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 509:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 510:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 511:Core/Src/stm32f4xx_hal_msp.c **** 
 512:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 513:Core/Src/stm32f4xx_hal_msp.c **** 
 514:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspPostInit 1 */
 515:Core/Src/stm32f4xx_hal_msp.c ****   }
 516:Core/Src/stm32f4xx_hal_msp.c **** 
 517:Core/Src/stm32f4xx_hal_msp.c **** }
 1211              		.loc 1 517 1 view .LVU312
 1212 0018 07B0     		add	sp, sp, #28
 1213              	.LCFI30:
 1214              		.cfi_remember_state
 1215              		.cfi_def_cfa_offset 4
 1216              		@ sp needed
 1217 001a 5DF804FB 		ldr	pc, [sp], #4
 1218              	.LVL65:
 1219              	.L79:
 1220              	.LCFI31:
 1221              		.cfi_restore_state
 500:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1222              		.loc 1 500 5 is_stmt 1 view .LVU313
 1223              	.LBB20:
 500:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1224              		.loc 1 500 5 view .LVU314
 1225 001e 0023     		movs	r3, #0
 1226 0020 0093     		str	r3, [sp]
 500:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1227              		.loc 1 500 5 view .LVU315
 1228 0022 0B4B     		ldr	r3, .L80+4
 1229 0024 1A6B     		ldr	r2, [r3, #48]
 1230 0026 42F00202 		orr	r2, r2, #2
 1231 002a 1A63     		str	r2, [r3, #48]
 500:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1232              		.loc 1 500 5 view .LVU316
 1233 002c 1B6B     		ldr	r3, [r3, #48]
 1234 002e 03F00203 		and	r3, r3, #2
 1235 0032 0093     		str	r3, [sp]
 500:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1236              		.loc 1 500 5 view .LVU317
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 35


 1237 0034 009B     		ldr	r3, [sp]
 1238              	.LBE20:
 500:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 1239              		.loc 1 500 5 view .LVU318
 505:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1240              		.loc 1 505 5 view .LVU319
 505:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1241              		.loc 1 505 25 is_stmt 0 view .LVU320
 1242 0036 C023     		movs	r3, #192
 1243 0038 0193     		str	r3, [sp, #4]
 506:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1244              		.loc 1 506 5 is_stmt 1 view .LVU321
 506:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1245              		.loc 1 506 26 is_stmt 0 view .LVU322
 1246 003a 0223     		movs	r3, #2
 1247 003c 0293     		str	r3, [sp, #8]
 507:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1248              		.loc 1 507 5 is_stmt 1 view .LVU323
 508:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1249              		.loc 1 508 5 view .LVU324
 509:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1250              		.loc 1 509 5 view .LVU325
 509:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1251              		.loc 1 509 31 is_stmt 0 view .LVU326
 1252 003e 0593     		str	r3, [sp, #20]
 510:Core/Src/stm32f4xx_hal_msp.c **** 
 1253              		.loc 1 510 5 is_stmt 1 view .LVU327
 1254 0040 01A9     		add	r1, sp, #4
 1255 0042 0448     		ldr	r0, .L80+8
 1256              	.LVL66:
 510:Core/Src/stm32f4xx_hal_msp.c **** 
 1257              		.loc 1 510 5 is_stmt 0 view .LVU328
 1258 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 1259              	.LVL67:
 1260              		.loc 1 517 1 view .LVU329
 1261 0048 E6E7     		b	.L76
 1262              	.L81:
 1263 004a 00BF     		.align	2
 1264              	.L80:
 1265 004c 00080040 		.word	1073743872
 1266 0050 00380240 		.word	1073887232
 1267 0054 00040240 		.word	1073873920
 1268              		.cfi_endproc
 1269              	.LFE245:
 1271              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1272              		.align	1
 1273              		.global	HAL_TIM_Encoder_MspDeInit
 1274              		.syntax unified
 1275              		.thumb
 1276              		.thumb_func
 1278              	HAL_TIM_Encoder_MspDeInit:
 1279              	.LVL68:
 1280              	.LFB246:
 518:Core/Src/stm32f4xx_hal_msp.c **** /**
 519:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 520:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 521:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 36


 522:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 523:Core/Src/stm32f4xx_hal_msp.c **** */
 524:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 525:Core/Src/stm32f4xx_hal_msp.c **** {
 1281              		.loc 1 525 1 is_stmt 1 view -0
 1282              		.cfi_startproc
 1283              		@ args = 0, pretend = 0, frame = 0
 1284              		@ frame_needed = 0, uses_anonymous_args = 0
 1285              		.loc 1 525 1 is_stmt 0 view .LVU331
 1286 0000 08B5     		push	{r3, lr}
 1287              	.LCFI32:
 1288              		.cfi_def_cfa_offset 8
 1289              		.cfi_offset 3, -8
 1290              		.cfi_offset 14, -4
 526:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM1)
 1291              		.loc 1 526 3 is_stmt 1 view .LVU332
 1292              		.loc 1 526 18 is_stmt 0 view .LVU333
 1293 0002 0368     		ldr	r3, [r0]
 1294              		.loc 1 526 5 view .LVU334
 1295 0004 0E4A     		ldr	r2, .L88
 1296 0006 9342     		cmp	r3, r2
 1297 0008 03D0     		beq	.L86
 527:Core/Src/stm32f4xx_hal_msp.c ****   {
 528:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 529:Core/Src/stm32f4xx_hal_msp.c **** 
 530:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 531:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 532:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 533:Core/Src/stm32f4xx_hal_msp.c **** 
 534:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 535:Core/Src/stm32f4xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 536:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 537:Core/Src/stm32f4xx_hal_msp.c ****     */
 538:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, Encoder1_A_Pin|Encoder1_B_Pin);
 539:Core/Src/stm32f4xx_hal_msp.c **** 
 540:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 541:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1:TIM1_UP_TIM10_IRQn disable */
 542:Core/Src/stm32f4xx_hal_msp.c ****     /**
 543:Core/Src/stm32f4xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 544:Core/Src/stm32f4xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 545:Core/Src/stm32f4xx_hal_msp.c ****     */
 546:Core/Src/stm32f4xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 547:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1:TIM1_UP_TIM10_IRQn disable */
 548:Core/Src/stm32f4xx_hal_msp.c **** 
 549:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1:TIM1_TRG_COM_TIM11_IRQn disable */
 550:Core/Src/stm32f4xx_hal_msp.c ****     /**
 551:Core/Src/stm32f4xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_TRG_COM_TIM11_IRQn" interrupt
 552:Core/Src/stm32f4xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 553:Core/Src/stm32f4xx_hal_msp.c ****     */
 554:Core/Src/stm32f4xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn); */
 555:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1:TIM1_TRG_COM_TIM11_IRQn disable */
 556:Core/Src/stm32f4xx_hal_msp.c **** 
 557:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 558:Core/Src/stm32f4xx_hal_msp.c **** 
 559:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 560:Core/Src/stm32f4xx_hal_msp.c ****   }
 561:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM3)
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 37


 1298              		.loc 1 561 8 is_stmt 1 view .LVU335
 1299              		.loc 1 561 10 is_stmt 0 view .LVU336
 1300 000a 0E4A     		ldr	r2, .L88+4
 1301 000c 9342     		cmp	r3, r2
 1302 000e 0CD0     		beq	.L87
 1303              	.LVL69:
 1304              	.L82:
 562:Core/Src/stm32f4xx_hal_msp.c ****   {
 563:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 564:Core/Src/stm32f4xx_hal_msp.c **** 
 565:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 566:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 567:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 568:Core/Src/stm32f4xx_hal_msp.c **** 
 569:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 570:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> TIM3_CH1
 571:Core/Src/stm32f4xx_hal_msp.c ****     PB5     ------> TIM3_CH2
 572:Core/Src/stm32f4xx_hal_msp.c ****     */
 573:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, Encoder2_A_Pin|Encoder2_B_Pin);
 574:Core/Src/stm32f4xx_hal_msp.c **** 
 575:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 576:Core/Src/stm32f4xx_hal_msp.c **** 
 577:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 578:Core/Src/stm32f4xx_hal_msp.c ****   }
 579:Core/Src/stm32f4xx_hal_msp.c **** 
 580:Core/Src/stm32f4xx_hal_msp.c **** }
 1305              		.loc 1 580 1 view .LVU337
 1306 0010 08BD     		pop	{r3, pc}
 1307              	.LVL70:
 1308              	.L86:
 532:Core/Src/stm32f4xx_hal_msp.c **** 
 1309              		.loc 1 532 5 is_stmt 1 view .LVU338
 1310 0012 02F59C32 		add	r2, r2, #79872
 1311 0016 536C     		ldr	r3, [r2, #68]
 1312 0018 23F00103 		bic	r3, r3, #1
 1313 001c 5364     		str	r3, [r2, #68]
 538:Core/Src/stm32f4xx_hal_msp.c **** 
 1314              		.loc 1 538 5 view .LVU339
 1315 001e 4FF44071 		mov	r1, #768
 1316 0022 0948     		ldr	r0, .L88+8
 1317              	.LVL71:
 538:Core/Src/stm32f4xx_hal_msp.c **** 
 1318              		.loc 1 538 5 is_stmt 0 view .LVU340
 1319 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1320              	.LVL72:
 1321 0028 F2E7     		b	.L82
 1322              	.LVL73:
 1323              	.L87:
 567:Core/Src/stm32f4xx_hal_msp.c **** 
 1324              		.loc 1 567 5 is_stmt 1 view .LVU341
 1325 002a 02F50D32 		add	r2, r2, #144384
 1326 002e 136C     		ldr	r3, [r2, #64]
 1327 0030 23F00203 		bic	r3, r3, #2
 1328 0034 1364     		str	r3, [r2, #64]
 573:Core/Src/stm32f4xx_hal_msp.c **** 
 1329              		.loc 1 573 5 view .LVU342
 1330 0036 3021     		movs	r1, #48
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 38


 1331 0038 0448     		ldr	r0, .L88+12
 1332              	.LVL74:
 573:Core/Src/stm32f4xx_hal_msp.c **** 
 1333              		.loc 1 573 5 is_stmt 0 view .LVU343
 1334 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1335              	.LVL75:
 1336              		.loc 1 580 1 view .LVU344
 1337 003e E7E7     		b	.L82
 1338              	.L89:
 1339              		.align	2
 1340              	.L88:
 1341 0040 00000140 		.word	1073807360
 1342 0044 00040040 		.word	1073742848
 1343 0048 00000240 		.word	1073872896
 1344 004c 00040240 		.word	1073873920
 1345              		.cfi_endproc
 1346              	.LFE246:
 1348              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1349              		.align	1
 1350              		.global	HAL_TIM_PWM_MspDeInit
 1351              		.syntax unified
 1352              		.thumb
 1353              		.thumb_func
 1355              	HAL_TIM_PWM_MspDeInit:
 1356              	.LVL76:
 1357              	.LFB247:
 581:Core/Src/stm32f4xx_hal_msp.c **** 
 582:Core/Src/stm32f4xx_hal_msp.c **** /**
 583:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 584:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 585:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 586:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 587:Core/Src/stm32f4xx_hal_msp.c **** */
 588:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 589:Core/Src/stm32f4xx_hal_msp.c **** {
 1358              		.loc 1 589 1 is_stmt 1 view -0
 1359              		.cfi_startproc
 1360              		@ args = 0, pretend = 0, frame = 0
 1361              		@ frame_needed = 0, uses_anonymous_args = 0
 1362              		@ link register save eliminated.
 590:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM4)
 1363              		.loc 1 590 3 view .LVU346
 1364              		.loc 1 590 14 is_stmt 0 view .LVU347
 1365 0000 0268     		ldr	r2, [r0]
 1366              		.loc 1 590 5 view .LVU348
 1367 0002 054B     		ldr	r3, .L93
 1368 0004 9A42     		cmp	r2, r3
 1369 0006 00D0     		beq	.L92
 1370              	.L90:
 591:Core/Src/stm32f4xx_hal_msp.c ****   {
 592:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 593:Core/Src/stm32f4xx_hal_msp.c **** 
 594:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 595:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 596:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 597:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 598:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 39


 599:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 600:Core/Src/stm32f4xx_hal_msp.c ****   }
 601:Core/Src/stm32f4xx_hal_msp.c **** 
 602:Core/Src/stm32f4xx_hal_msp.c **** }
 1371              		.loc 1 602 1 view .LVU349
 1372 0008 7047     		bx	lr
 1373              	.L92:
 596:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1374              		.loc 1 596 5 is_stmt 1 view .LVU350
 1375 000a 044A     		ldr	r2, .L93+4
 1376 000c 136C     		ldr	r3, [r2, #64]
 1377 000e 23F00403 		bic	r3, r3, #4
 1378 0012 1364     		str	r3, [r2, #64]
 1379              		.loc 1 602 1 is_stmt 0 view .LVU351
 1380 0014 F8E7     		b	.L90
 1381              	.L94:
 1382 0016 00BF     		.align	2
 1383              	.L93:
 1384 0018 00080040 		.word	1073743872
 1385 001c 00380240 		.word	1073887232
 1386              		.cfi_endproc
 1387              	.LFE247:
 1389              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1390              		.align	1
 1391              		.global	HAL_TIM_Base_MspDeInit
 1392              		.syntax unified
 1393              		.thumb
 1394              		.thumb_func
 1396              	HAL_TIM_Base_MspDeInit:
 1397              	.LVL77:
 1398              	.LFB248:
 603:Core/Src/stm32f4xx_hal_msp.c **** 
 604:Core/Src/stm32f4xx_hal_msp.c **** /**
 605:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 606:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 607:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 608:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 609:Core/Src/stm32f4xx_hal_msp.c **** */
 610:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 611:Core/Src/stm32f4xx_hal_msp.c **** {
 1399              		.loc 1 611 1 is_stmt 1 view -0
 1400              		.cfi_startproc
 1401              		@ args = 0, pretend = 0, frame = 0
 1402              		@ frame_needed = 0, uses_anonymous_args = 0
 1403              		.loc 1 611 1 is_stmt 0 view .LVU353
 1404 0000 08B5     		push	{r3, lr}
 1405              	.LCFI33:
 1406              		.cfi_def_cfa_offset 8
 1407              		.cfi_offset 3, -8
 1408              		.cfi_offset 14, -4
 612:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 1409              		.loc 1 612 3 is_stmt 1 view .LVU354
 1410              		.loc 1 612 15 is_stmt 0 view .LVU355
 1411 0002 0368     		ldr	r3, [r0]
 1412              		.loc 1 612 5 view .LVU356
 1413 0004 104A     		ldr	r2, .L103
 1414 0006 9342     		cmp	r3, r2
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 40


 1415 0008 06D0     		beq	.L100
 613:Core/Src/stm32f4xx_hal_msp.c ****   {
 614:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 615:Core/Src/stm32f4xx_hal_msp.c **** 
 616:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 617:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 618:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 619:Core/Src/stm32f4xx_hal_msp.c **** 
 620:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt DeInit */
 621:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 622:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 623:Core/Src/stm32f4xx_hal_msp.c **** 
 624:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 625:Core/Src/stm32f4xx_hal_msp.c ****   }
 626:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM10)
 1416              		.loc 1 626 8 is_stmt 1 view .LVU357
 1417              		.loc 1 626 10 is_stmt 0 view .LVU358
 1418 000a 104A     		ldr	r2, .L103+4
 1419 000c 9342     		cmp	r3, r2
 1420 000e 0DD0     		beq	.L101
 627:Core/Src/stm32f4xx_hal_msp.c ****   {
 628:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 629:Core/Src/stm32f4xx_hal_msp.c **** 
 630:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspDeInit 0 */
 631:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 632:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 633:Core/Src/stm32f4xx_hal_msp.c **** 
 634:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt DeInit */
 635:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10:TIM1_UP_TIM10_IRQn disable */
 636:Core/Src/stm32f4xx_hal_msp.c ****     /**
 637:Core/Src/stm32f4xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_UP_TIM10_IRQn" interrupt
 638:Core/Src/stm32f4xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 639:Core/Src/stm32f4xx_hal_msp.c ****     */
 640:Core/Src/stm32f4xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn); */
 641:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10:TIM1_UP_TIM10_IRQn disable */
 642:Core/Src/stm32f4xx_hal_msp.c **** 
 643:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 644:Core/Src/stm32f4xx_hal_msp.c **** 
 645:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 646:Core/Src/stm32f4xx_hal_msp.c ****   }
 647:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM11)
 1421              		.loc 1 647 8 is_stmt 1 view .LVU359
 1422              		.loc 1 647 10 is_stmt 0 view .LVU360
 1423 0010 0F4A     		ldr	r2, .L103+8
 1424 0012 9342     		cmp	r3, r2
 1425 0014 11D0     		beq	.L102
 1426              	.LVL78:
 1427              	.L95:
 648:Core/Src/stm32f4xx_hal_msp.c ****   {
 649:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 0 */
 650:Core/Src/stm32f4xx_hal_msp.c **** 
 651:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspDeInit 0 */
 652:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 653:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM11_CLK_DISABLE();
 654:Core/Src/stm32f4xx_hal_msp.c **** 
 655:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt DeInit */
 656:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11:TIM1_TRG_COM_TIM11_IRQn disable */
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 41


 657:Core/Src/stm32f4xx_hal_msp.c ****     /**
 658:Core/Src/stm32f4xx_hal_msp.c ****     * Uncomment the line below to disable the "TIM1_TRG_COM_TIM11_IRQn" interrupt
 659:Core/Src/stm32f4xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 660:Core/Src/stm32f4xx_hal_msp.c ****     */
 661:Core/Src/stm32f4xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn); */
 662:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11:TIM1_TRG_COM_TIM11_IRQn disable */
 663:Core/Src/stm32f4xx_hal_msp.c **** 
 664:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 665:Core/Src/stm32f4xx_hal_msp.c **** 
 666:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspDeInit 1 */
 667:Core/Src/stm32f4xx_hal_msp.c ****   }
 668:Core/Src/stm32f4xx_hal_msp.c **** 
 669:Core/Src/stm32f4xx_hal_msp.c **** }
 1428              		.loc 1 669 1 view .LVU361
 1429 0016 08BD     		pop	{r3, pc}
 1430              	.LVL79:
 1431              	.L100:
 618:Core/Src/stm32f4xx_hal_msp.c **** 
 1432              		.loc 1 618 5 is_stmt 1 view .LVU362
 1433 0018 02F50A32 		add	r2, r2, #141312
 1434 001c 136C     		ldr	r3, [r2, #64]
 1435 001e 23F01003 		bic	r3, r3, #16
 1436 0022 1364     		str	r3, [r2, #64]
 621:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1437              		.loc 1 621 5 view .LVU363
 1438 0024 3620     		movs	r0, #54
 1439              	.LVL80:
 621:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1440              		.loc 1 621 5 is_stmt 0 view .LVU364
 1441 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1442              	.LVL81:
 1443 002a F4E7     		b	.L95
 1444              	.LVL82:
 1445              	.L101:
 632:Core/Src/stm32f4xx_hal_msp.c **** 
 1446              		.loc 1 632 5 is_stmt 1 view .LVU365
 1447 002c 02F57442 		add	r2, r2, #62464
 1448 0030 536C     		ldr	r3, [r2, #68]
 1449 0032 23F40033 		bic	r3, r3, #131072
 1450 0036 5364     		str	r3, [r2, #68]
 1451 0038 EDE7     		b	.L95
 1452              	.L102:
 653:Core/Src/stm32f4xx_hal_msp.c **** 
 1453              		.loc 1 653 5 view .LVU366
 1454 003a 02F57042 		add	r2, r2, #61440
 1455 003e 536C     		ldr	r3, [r2, #68]
 1456 0040 23F48023 		bic	r3, r3, #262144
 1457 0044 5364     		str	r3, [r2, #68]
 1458              		.loc 1 669 1 is_stmt 0 view .LVU367
 1459 0046 E6E7     		b	.L95
 1460              	.L104:
 1461              		.align	2
 1462              	.L103:
 1463 0048 00100040 		.word	1073745920
 1464 004c 00440140 		.word	1073824768
 1465 0050 00480140 		.word	1073825792
 1466              		.cfi_endproc
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 42


 1467              	.LFE248:
 1469              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1470              		.align	1
 1471              		.global	HAL_UART_MspInit
 1472              		.syntax unified
 1473              		.thumb
 1474              		.thumb_func
 1476              	HAL_UART_MspInit:
 1477              	.LVL83:
 1478              	.LFB249:
 670:Core/Src/stm32f4xx_hal_msp.c **** 
 671:Core/Src/stm32f4xx_hal_msp.c **** /**
 672:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 673:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 674:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 675:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 676:Core/Src/stm32f4xx_hal_msp.c **** */
 677:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 678:Core/Src/stm32f4xx_hal_msp.c **** {
 1479              		.loc 1 678 1 is_stmt 1 view -0
 1480              		.cfi_startproc
 1481              		@ args = 0, pretend = 0, frame = 32
 1482              		@ frame_needed = 0, uses_anonymous_args = 0
 1483              		.loc 1 678 1 is_stmt 0 view .LVU369
 1484 0000 00B5     		push	{lr}
 1485              	.LCFI34:
 1486              		.cfi_def_cfa_offset 4
 1487              		.cfi_offset 14, -4
 1488 0002 89B0     		sub	sp, sp, #36
 1489              	.LCFI35:
 1490              		.cfi_def_cfa_offset 40
 679:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1491              		.loc 1 679 3 is_stmt 1 view .LVU370
 1492              		.loc 1 679 20 is_stmt 0 view .LVU371
 1493 0004 0023     		movs	r3, #0
 1494 0006 0393     		str	r3, [sp, #12]
 1495 0008 0493     		str	r3, [sp, #16]
 1496 000a 0593     		str	r3, [sp, #20]
 1497 000c 0693     		str	r3, [sp, #24]
 1498 000e 0793     		str	r3, [sp, #28]
 680:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART6)
 1499              		.loc 1 680 3 is_stmt 1 view .LVU372
 1500              		.loc 1 680 11 is_stmt 0 view .LVU373
 1501 0010 0268     		ldr	r2, [r0]
 1502              		.loc 1 680 5 view .LVU374
 1503 0012 154B     		ldr	r3, .L109
 1504 0014 9A42     		cmp	r2, r3
 1505 0016 02D0     		beq	.L108
 1506              	.LVL84:
 1507              	.L105:
 681:Core/Src/stm32f4xx_hal_msp.c ****   {
 682:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
 683:Core/Src/stm32f4xx_hal_msp.c **** 
 684:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
 685:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 686:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
 687:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 43


 688:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 689:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 690:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 691:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
 692:Core/Src/stm32f4xx_hal_msp.c ****     */
 693:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 694:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 695:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 696:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 697:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 698:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 699:Core/Src/stm32f4xx_hal_msp.c **** 
 700:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 701:Core/Src/stm32f4xx_hal_msp.c **** 
 702:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
 703:Core/Src/stm32f4xx_hal_msp.c ****   }
 704:Core/Src/stm32f4xx_hal_msp.c **** 
 705:Core/Src/stm32f4xx_hal_msp.c **** }
 1508              		.loc 1 705 1 view .LVU375
 1509 0018 09B0     		add	sp, sp, #36
 1510              	.LCFI36:
 1511              		.cfi_remember_state
 1512              		.cfi_def_cfa_offset 4
 1513              		@ sp needed
 1514 001a 5DF804FB 		ldr	pc, [sp], #4
 1515              	.LVL85:
 1516              	.L108:
 1517              	.LCFI37:
 1518              		.cfi_restore_state
 686:Core/Src/stm32f4xx_hal_msp.c **** 
 1519              		.loc 1 686 5 is_stmt 1 view .LVU376
 1520              	.LBB21:
 686:Core/Src/stm32f4xx_hal_msp.c **** 
 1521              		.loc 1 686 5 view .LVU377
 1522 001e 0021     		movs	r1, #0
 1523 0020 0191     		str	r1, [sp, #4]
 686:Core/Src/stm32f4xx_hal_msp.c **** 
 1524              		.loc 1 686 5 view .LVU378
 1525 0022 03F59233 		add	r3, r3, #74752
 1526 0026 5A6C     		ldr	r2, [r3, #68]
 1527 0028 42F02002 		orr	r2, r2, #32
 1528 002c 5A64     		str	r2, [r3, #68]
 686:Core/Src/stm32f4xx_hal_msp.c **** 
 1529              		.loc 1 686 5 view .LVU379
 1530 002e 5A6C     		ldr	r2, [r3, #68]
 1531 0030 02F02002 		and	r2, r2, #32
 1532 0034 0192     		str	r2, [sp, #4]
 686:Core/Src/stm32f4xx_hal_msp.c **** 
 1533              		.loc 1 686 5 view .LVU380
 1534 0036 019A     		ldr	r2, [sp, #4]
 1535              	.LBE21:
 686:Core/Src/stm32f4xx_hal_msp.c **** 
 1536              		.loc 1 686 5 view .LVU381
 688:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1537              		.loc 1 688 5 view .LVU382
 1538              	.LBB22:
 688:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 44


 1539              		.loc 1 688 5 view .LVU383
 1540 0038 0291     		str	r1, [sp, #8]
 688:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1541              		.loc 1 688 5 view .LVU384
 1542 003a 1A6B     		ldr	r2, [r3, #48]
 1543 003c 42F00402 		orr	r2, r2, #4
 1544 0040 1A63     		str	r2, [r3, #48]
 688:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1545              		.loc 1 688 5 view .LVU385
 1546 0042 1B6B     		ldr	r3, [r3, #48]
 1547 0044 03F00403 		and	r3, r3, #4
 1548 0048 0293     		str	r3, [sp, #8]
 688:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1549              		.loc 1 688 5 view .LVU386
 1550 004a 029B     		ldr	r3, [sp, #8]
 1551              	.LBE22:
 688:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1552              		.loc 1 688 5 view .LVU387
 693:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1553              		.loc 1 693 5 view .LVU388
 693:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1554              		.loc 1 693 25 is_stmt 0 view .LVU389
 1555 004c C023     		movs	r3, #192
 1556 004e 0393     		str	r3, [sp, #12]
 694:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1557              		.loc 1 694 5 is_stmt 1 view .LVU390
 694:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1558              		.loc 1 694 26 is_stmt 0 view .LVU391
 1559 0050 0223     		movs	r3, #2
 1560 0052 0493     		str	r3, [sp, #16]
 695:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1561              		.loc 1 695 5 is_stmt 1 view .LVU392
 696:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 1562              		.loc 1 696 5 view .LVU393
 696:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 1563              		.loc 1 696 27 is_stmt 0 view .LVU394
 1564 0054 0323     		movs	r3, #3
 1565 0056 0693     		str	r3, [sp, #24]
 697:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1566              		.loc 1 697 5 is_stmt 1 view .LVU395
 697:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1567              		.loc 1 697 31 is_stmt 0 view .LVU396
 1568 0058 0823     		movs	r3, #8
 1569 005a 0793     		str	r3, [sp, #28]
 698:Core/Src/stm32f4xx_hal_msp.c **** 
 1570              		.loc 1 698 5 is_stmt 1 view .LVU397
 1571 005c 03A9     		add	r1, sp, #12
 1572 005e 0348     		ldr	r0, .L109+4
 1573              	.LVL86:
 698:Core/Src/stm32f4xx_hal_msp.c **** 
 1574              		.loc 1 698 5 is_stmt 0 view .LVU398
 1575 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 1576              	.LVL87:
 1577              		.loc 1 705 1 view .LVU399
 1578 0064 D8E7     		b	.L105
 1579              	.L110:
 1580 0066 00BF     		.align	2
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 45


 1581              	.L109:
 1582 0068 00140140 		.word	1073812480
 1583 006c 00080240 		.word	1073874944
 1584              		.cfi_endproc
 1585              	.LFE249:
 1587              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1588              		.align	1
 1589              		.global	HAL_UART_MspDeInit
 1590              		.syntax unified
 1591              		.thumb
 1592              		.thumb_func
 1594              	HAL_UART_MspDeInit:
 1595              	.LVL88:
 1596              	.LFB250:
 706:Core/Src/stm32f4xx_hal_msp.c **** 
 707:Core/Src/stm32f4xx_hal_msp.c **** /**
 708:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 709:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 710:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 711:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 712:Core/Src/stm32f4xx_hal_msp.c **** */
 713:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 714:Core/Src/stm32f4xx_hal_msp.c **** {
 1597              		.loc 1 714 1 is_stmt 1 view -0
 1598              		.cfi_startproc
 1599              		@ args = 0, pretend = 0, frame = 0
 1600              		@ frame_needed = 0, uses_anonymous_args = 0
 1601              		.loc 1 714 1 is_stmt 0 view .LVU401
 1602 0000 08B5     		push	{r3, lr}
 1603              	.LCFI38:
 1604              		.cfi_def_cfa_offset 8
 1605              		.cfi_offset 3, -8
 1606              		.cfi_offset 14, -4
 715:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART6)
 1607              		.loc 1 715 3 is_stmt 1 view .LVU402
 1608              		.loc 1 715 11 is_stmt 0 view .LVU403
 1609 0002 0268     		ldr	r2, [r0]
 1610              		.loc 1 715 5 view .LVU404
 1611 0004 064B     		ldr	r3, .L115
 1612 0006 9A42     		cmp	r2, r3
 1613 0008 00D0     		beq	.L114
 1614              	.LVL89:
 1615              	.L111:
 716:Core/Src/stm32f4xx_hal_msp.c ****   {
 717:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
 718:Core/Src/stm32f4xx_hal_msp.c **** 
 719:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
 720:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 721:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
 722:Core/Src/stm32f4xx_hal_msp.c **** 
 723:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 724:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 725:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
 726:Core/Src/stm32f4xx_hal_msp.c ****     */
 727:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 728:Core/Src/stm32f4xx_hal_msp.c **** 
 729:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 46


 730:Core/Src/stm32f4xx_hal_msp.c **** 
 731:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
 732:Core/Src/stm32f4xx_hal_msp.c ****   }
 733:Core/Src/stm32f4xx_hal_msp.c **** 
 734:Core/Src/stm32f4xx_hal_msp.c **** }
 1616              		.loc 1 734 1 view .LVU405
 1617 000a 08BD     		pop	{r3, pc}
 1618              	.LVL90:
 1619              	.L114:
 721:Core/Src/stm32f4xx_hal_msp.c **** 
 1620              		.loc 1 721 5 is_stmt 1 view .LVU406
 1621 000c 054A     		ldr	r2, .L115+4
 1622 000e 536C     		ldr	r3, [r2, #68]
 1623 0010 23F02003 		bic	r3, r3, #32
 1624 0014 5364     		str	r3, [r2, #68]
 727:Core/Src/stm32f4xx_hal_msp.c **** 
 1625              		.loc 1 727 5 view .LVU407
 1626 0016 C021     		movs	r1, #192
 1627 0018 0348     		ldr	r0, .L115+8
 1628              	.LVL91:
 727:Core/Src/stm32f4xx_hal_msp.c **** 
 1629              		.loc 1 727 5 is_stmt 0 view .LVU408
 1630 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1631              	.LVL92:
 1632              		.loc 1 734 1 view .LVU409
 1633 001e F4E7     		b	.L111
 1634              	.L116:
 1635              		.align	2
 1636              	.L115:
 1637 0020 00140140 		.word	1073812480
 1638 0024 00380240 		.word	1073887232
 1639 0028 00080240 		.word	1073874944
 1640              		.cfi_endproc
 1641              	.LFE250:
 1643              		.text
 1644              	.Letext0:
 1645              		.file 2 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_type
 1646              		.file 3 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 1647              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1648              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1649              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1650              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1651              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1652              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1653              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1654              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1655              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1656              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1657              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1658              		.file 15 "Core/Inc/main.h"
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 47


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:88     .text.HAL_MspInit:00000040 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:93     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:99     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:319    .text.HAL_ADC_MspInit:000000e4 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:328    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:334    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:390    .text.HAL_ADC_MspDeInit:00000038 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:399    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:405    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:516    .text.HAL_I2C_MspInit:00000068 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:523    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:529    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:574    .text.HAL_I2C_MspDeInit:00000030 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:581    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:587    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:693    .text.HAL_SPI_MspInit:00000068 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:699    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:705    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:748    .text.HAL_SPI_MspDeInit:00000024 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:755    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:761    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:947    .text.HAL_TIM_Encoder_MspInit:000000c8 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:956    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:962    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1010   .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1016   .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1022   .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1165   .text.HAL_TIM_Base_MspInit:00000098 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1173   .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1179   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1265   .text.HAL_TIM_MspPostInit:0000004c $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1272   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1278   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1341   .text.HAL_TIM_Encoder_MspDeInit:00000040 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1349   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1355   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1384   .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1390   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1396   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1463   .text.HAL_TIM_Base_MspDeInit:00000048 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1470   .text.HAL_UART_MspInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1476   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1582   .text.HAL_UART_MspInit:00000068 $d
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1588   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1594   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s:1637   .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
ARM GAS  C:\Users\tonfa\AppData\Local\Temp\ccg3hQwf.s 			page 48


HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
