<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8"/>
    <title>report_05-07-2025_00-08-04.html</title>
    <style>body {
  font-family: Helvetica, Arial, sans-serif;
  font-size: 12px;
  /* do not increase min-width as some may use split screens */
  min-width: 800px;
  color: #999;
}

h1 {
  font-size: 24px;
  color: black;
}

h2 {
  font-size: 16px;
  color: black;
}

p {
  color: black;
}

a {
  color: #999;
}

table {
  border-collapse: collapse;
}

/******************************
 * SUMMARY INFORMATION
 ******************************/
#environment td {
  padding: 5px;
  border: 1px solid #E6E6E6;
}
#environment tr:nth-child(odd) {
  background-color: #f6f6f6;
}

/******************************
 * TEST RESULT COLORS
 ******************************/
span.passed,
.passed .col-result {
  color: green;
}

span.skipped,
span.xfailed,
span.rerun,
.skipped .col-result,
.xfailed .col-result,
.rerun .col-result {
  color: orange;
}

span.error,
span.failed,
span.xpassed,
.error .col-result,
.failed .col-result,
.xpassed .col-result {
  color: red;
}

/******************************
 * RESULTS TABLE
 *
 * 1. Table Layout
 * 2. Extra
 * 3. Sorting items
 *
 ******************************/
/*------------------
 * 1. Table Layout
 *------------------*/
#results-table {
  border: 1px solid #e6e6e6;
  color: #999;
  font-size: 12px;
  width: 100%;
}
#results-table th,
#results-table td {
  padding: 5px;
  border: 1px solid #E6E6E6;
  text-align: left;
}
#results-table th {
  font-weight: bold;
}

/*------------------
 * 2. Extra
 *------------------*/
.log {
  background-color: #e6e6e6;
  border: 1px solid #e6e6e6;
  color: black;
  display: block;
  font-family: "Courier New", Courier, monospace;
  height: 230px;
  overflow-y: scroll;
  padding: 5px;
  white-space: pre-wrap;
}
.log:only-child {
  height: inherit;
}

div.image {
  border: 1px solid #e6e6e6;
  float: right;
  height: 240px;
  margin-left: 5px;
  overflow: hidden;
  width: 320px;
}
div.image img {
  width: 320px;
}

div.video {
  border: 1px solid #e6e6e6;
  float: right;
  height: 240px;
  margin-left: 5px;
  overflow: hidden;
  width: 320px;
}
div.video video {
  overflow: hidden;
  width: 320px;
  height: 240px;
}

.collapsed {
  display: none;
}

.expander::after {
  content: " (show details)";
  color: #BBB;
  font-style: italic;
  cursor: pointer;
}

.collapser::after {
  content: " (hide details)";
  color: #BBB;
  font-style: italic;
  cursor: pointer;
}

/*------------------
 * 3. Sorting items
 *------------------*/
.sortable {
  cursor: pointer;
}

.sort-icon {
  font-size: 0px;
  float: left;
  margin-right: 5px;
  margin-top: 5px;
  /*triangle*/
  width: 0;
  height: 0;
  border-left: 8px solid transparent;
  border-right: 8px solid transparent;
}
.inactive .sort-icon {
  /*finish triangle*/
  border-top: 8px solid #E6E6E6;
}
.asc.active .sort-icon {
  /*finish triangle*/
  border-bottom: 8px solid #999;
}
.desc.active .sort-icon {
  /*finish triangle*/
  border-top: 8px solid #999;
}
</style></head>
  <body onLoad="init()">
    <script>/* This Source Code Form is subject to the terms of the Mozilla Public
 * License, v. 2.0. If a copy of the MPL was not distributed with this file,
 * You can obtain one at http://mozilla.org/MPL/2.0/. */


function toArray(iter) {
    if (iter === null) {
        return null;
    }
    return Array.prototype.slice.call(iter);
}

function find(selector, elem) { // eslint-disable-line no-redeclare
    if (!elem) {
        elem = document;
    }
    return elem.querySelector(selector);
}

function findAll(selector, elem) {
    if (!elem) {
        elem = document;
    }
    return toArray(elem.querySelectorAll(selector));
}

function sortColumn(elem) {
    toggleSortStates(elem);
    const colIndex = toArray(elem.parentNode.childNodes).indexOf(elem);
    let key;
    if (elem.classList.contains('result')) {
        key = keyResult;
    } else if (elem.classList.contains('links')) {
        key = keyLink;
    } else {
        key = keyAlpha;
    }
    sortTable(elem, key(colIndex));
}

function showAllExtras() { // eslint-disable-line no-unused-vars
    findAll('.col-result').forEach(showExtras);
}

function hideAllExtras() { // eslint-disable-line no-unused-vars
    findAll('.col-result').forEach(hideExtras);
}

function showExtras(colresultElem) {
    const extras = colresultElem.parentNode.nextElementSibling;
    const expandcollapse = colresultElem.firstElementChild;
    extras.classList.remove('collapsed');
    expandcollapse.classList.remove('expander');
    expandcollapse.classList.add('collapser');
}

function hideExtras(colresultElem) {
    const extras = colresultElem.parentNode.nextElementSibling;
    const expandcollapse = colresultElem.firstElementChild;
    extras.classList.add('collapsed');
    expandcollapse.classList.remove('collapser');
    expandcollapse.classList.add('expander');
}

function showFilters() {
    let visibleString = getQueryParameter('visible') || 'all';
    visibleString = visibleString.toLowerCase();
    const checkedItems = visibleString.split(',');

    const filterItems = document.getElementsByClassName('filter');
    for (let i = 0; i < filterItems.length; i++) {
        filterItems[i].hidden = false;

        if (visibleString != 'all') {
            filterItems[i].checked = checkedItems.includes(filterItems[i].getAttribute('data-test-result'));
            filterTable(filterItems[i]);
        }
    }
}

function addCollapse() {
    // Add links for show/hide all
    const resulttable = find('table#results-table');
    const showhideall = document.createElement('p');
    showhideall.innerHTML = '<a href="javascript:showAllExtras()">Show all details</a> / ' +
                            '<a href="javascript:hideAllExtras()">Hide all details</a>';
    resulttable.parentElement.insertBefore(showhideall, resulttable);

    // Add show/hide link to each result
    findAll('.col-result').forEach(function(elem) {
        const collapsed = getQueryParameter('collapsed') || 'Passed';
        const extras = elem.parentNode.nextElementSibling;
        const expandcollapse = document.createElement('span');
        if (extras.classList.contains('collapsed')) {
            expandcollapse.classList.add('expander');
        } else if (collapsed.includes(elem.innerHTML)) {
            extras.classList.add('collapsed');
            expandcollapse.classList.add('expander');
        } else {
            expandcollapse.classList.add('collapser');
        }
        elem.appendChild(expandcollapse);

        elem.addEventListener('click', function(event) {
            if (event.currentTarget.parentNode.nextElementSibling.classList.contains('collapsed')) {
                showExtras(event.currentTarget);
            } else {
                hideExtras(event.currentTarget);
            }
        });
    });
}

function getQueryParameter(name) {
    const match = RegExp('[?&]' + name + '=([^&]*)').exec(window.location.search);
    return match && decodeURIComponent(match[1].replace(/\+/g, ' '));
}

function init () { // eslint-disable-line no-unused-vars
    resetSortHeaders();

    addCollapse();

    showFilters();

    sortColumn(find('.initial-sort'));

    findAll('.sortable').forEach(function(elem) {
        elem.addEventListener('click',
            function() {
                sortColumn(elem);
            }, false);
    });
}

function sortTable(clicked, keyFunc) {
    const rows = findAll('.results-table-row');
    const reversed = !clicked.classList.contains('asc');
    const sortedRows = sort(rows, keyFunc, reversed);
    /* Whole table is removed here because browsers acts much slower
     * when appending existing elements.
     */
    const thead = document.getElementById('results-table-head');
    document.getElementById('results-table').remove();
    const parent = document.createElement('table');
    parent.id = 'results-table';
    parent.appendChild(thead);
    sortedRows.forEach(function(elem) {
        parent.appendChild(elem);
    });
    document.getElementsByTagName('BODY')[0].appendChild(parent);
}

function sort(items, keyFunc, reversed) {
    const sortArray = items.map(function(item, i) {
        return [keyFunc(item), i];
    });

    sortArray.sort(function(a, b) {
        const keyA = a[0];
        const keyB = b[0];

        if (keyA == keyB) return 0;

        if (reversed) {
            return keyA < keyB ? 1 : -1;
        } else {
            return keyA > keyB ? 1 : -1;
        }
    });

    return sortArray.map(function(item) {
        const index = item[1];
        return items[index];
    });
}

function keyAlpha(colIndex) {
    return function(elem) {
        return elem.childNodes[1].childNodes[colIndex].firstChild.data.toLowerCase();
    };
}

function keyLink(colIndex) {
    return function(elem) {
        const dataCell = elem.childNodes[1].childNodes[colIndex].firstChild;
        return dataCell == null ? '' : dataCell.innerText.toLowerCase();
    };
}

function keyResult(colIndex) {
    return function(elem) {
        const strings = ['Error', 'Failed', 'Rerun', 'XFailed', 'XPassed',
            'Skipped', 'Passed'];
        return strings.indexOf(elem.childNodes[1].childNodes[colIndex].firstChild.data);
    };
}

function resetSortHeaders() {
    findAll('.sort-icon').forEach(function(elem) {
        elem.parentNode.removeChild(elem);
    });
    findAll('.sortable').forEach(function(elem) {
        const icon = document.createElement('div');
        icon.className = 'sort-icon';
        icon.textContent = 'vvv';
        elem.insertBefore(icon, elem.firstChild);
        elem.classList.remove('desc', 'active');
        elem.classList.add('asc', 'inactive');
    });
}

function toggleSortStates(elem) {
    //if active, toggle between asc and desc
    if (elem.classList.contains('active')) {
        elem.classList.toggle('asc');
        elem.classList.toggle('desc');
    }

    //if inactive, reset all other functions and add ascending active
    if (elem.classList.contains('inactive')) {
        resetSortHeaders();
        elem.classList.remove('inactive');
        elem.classList.add('active');
    }
}

function isAllRowsHidden(value) {
    return value.hidden == false;
}

function filterTable(elem) { // eslint-disable-line no-unused-vars
    const outcomeAtt = 'data-test-result';
    const outcome = elem.getAttribute(outcomeAtt);
    const classOutcome = outcome + ' results-table-row';
    const outcomeRows = document.getElementsByClassName(classOutcome);

    for(let i = 0; i < outcomeRows.length; i++){
        outcomeRows[i].hidden = !elem.checked;
    }

    const rows = findAll('.results-table-row').filter(isAllRowsHidden);
    const allRowsHidden = rows.length == 0 ? true : false;
    const notFoundMessage = document.getElementById('not-found-message');
    notFoundMessage.hidden = !allRowsHidden;
}
</script>
    <h1>report_05-07-2025_00-08-04.html</h1>
    <p>Report generated on 07-May-2025 at 00:08:15 by <a href="https://pypi.python.org/pypi/pytest-html">pytest-html</a> v3.2.0</p>
    <h2>Summary</h2>
    <p>256 tests ran in 11.25 seconds. </p>
    <p class="filter" hidden="true">(Un)check the boxes to filter the results.</p><input checked="true" class="filter" data-test-result="passed" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="passed">54 passed</span>, <input checked="true" class="filter" data-test-result="skipped" disabled="true" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="skipped">0 skipped</span>, <input checked="true" class="filter" data-test-result="failed" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="failed">202 failed</span>, <input checked="true" class="filter" data-test-result="error" disabled="true" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="error">0 errors</span>, <input checked="true" class="filter" data-test-result="xfailed" disabled="true" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="xfailed">0 expected failures</span>, <input checked="true" class="filter" data-test-result="xpassed" disabled="true" hidden="true" name="filter_checkbox" onChange="filterTable(this)" type="checkbox"/><span class="xpassed">0 unexpected passes</span>
    <h2>Results</h2>
    <table id="results-table">
      <thead id="results-table-head">
        <tr>
          <th class="sortable result initial-sort" col="result">Result</th>
          <th class="sortable" col="name">Test</th>
          <th>TIDL Subgraphs</th>
          <th>Complete TIDL Offload</th>
          <th class="sortable" col="duration">Duration</th>
          <th class="sortable links" col="links">Links</th></tr>
        <tr hidden="true" id="not-found-message">
          <th colspan="6">No results found. Try to check the filters</th></tr></thead>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_97]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_97&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_97&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32337 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b4003c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1671s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1689s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1743s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1882s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1885s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6181932669246462

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19519893 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19519893 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6181932669246462 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_240]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_240&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_240&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32344 parent=30872 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a38f4465b30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.58s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.60s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.143s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1677s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1678s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1680s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_165]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_165&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_165&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32356 parent=31069 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c72b59e6d70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.105s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2670s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2671s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0123029909337309

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.0123029909337309 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_215]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_215&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_215&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32335 parent=30751 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5fa944952ae0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.74s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1547s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1700s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1703s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_101]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_101&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_101&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32341 parent=30763 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e41db9713f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.22124s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.22852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.22865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.22876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.22892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.22904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.22915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.22931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.22942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.22952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.22965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.22974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.22987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.23003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.23021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.23030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.23043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.23055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.23068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.23083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.23094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.23104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.23121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.23133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.23143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.23157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.23169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.23180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.23192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.23204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.23214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.23231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.23243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.23255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.23270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.23284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.23295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.23311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.23322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.23334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.23349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.23365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.23366s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.23368s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9981523644587724

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18725215 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18725215 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9981523644587724 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_155]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_155&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_155&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32348 parent=31734 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581a2d6f6c40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.31844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.31860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.31874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.31887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.31903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.31914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.31929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.31942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.31956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.31966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.31977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.31991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.32003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.32017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.32030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.32041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.32050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.32065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.32079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.32089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.32103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.32117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.32128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.32142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.32151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.32163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.32177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.32189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.32203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.32218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.32229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.32239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.32251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.32261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.32274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.32287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.32300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.32310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.32322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.32334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.32348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.32349s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.32351s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.46065283642549

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24861581 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24861581 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.46065283642549 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_121]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_121&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_121&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32343 parent=31405 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x65384482f770 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.83s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1645s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1671s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1707s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1709s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.7449401818142647

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20587961 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20587961 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.7449401818142647 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_223]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_223&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_223&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32350 parent=30757 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55c75cc615e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1696s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1837s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1839s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_175]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_175&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_175&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32353 parent=30767 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bfeb2470 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.73s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.20198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.20219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.20232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.20241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.20380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.20391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.20405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.20419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.20432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.20445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.20459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.20472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.20490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.20491s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.20493s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_72]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_72&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_72&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32355 parent=31501 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5b680e104f90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1689s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1690s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1692s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20587961 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20587961 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_157]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_157&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_157&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32354 parent=31105 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5602613b5a80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.73s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.9002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.9015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.9027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.9041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.9053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.9064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.9076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.9091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.9104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.9131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.9141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.9155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.9170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.9182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.9224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.9235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.9250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9449s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9451s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.6521341478898597

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.6521341478898597 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_87]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_87&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_87&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32347 parent=31171 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5764cacf97b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1561s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1591s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1593s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65811318 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65811318 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_200]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_200&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_200&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32358 parent=31546 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x586fb4c39a60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.68s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1579s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1580s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_53]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_53&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_53&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32346 parent=30754 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e3f6a832c30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1553s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1555s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.020007923625208

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.020007923625208 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_46]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_46&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_46&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32340 parent=30802 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x606293426720 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.107s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.30086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.30116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.30145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.30167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.30196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.30221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.30246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.30267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.30286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.30308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.30335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.30359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.30380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.30406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.30425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.30446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.30466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.30486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.30510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.30537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.30556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.30579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.30605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.30625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.30644s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.30670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.30697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.30717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.30737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.30757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.30785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.30806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.30829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.30849s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.30874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.30900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.30928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.30951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.30976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.31008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.31044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.31046s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.31048s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2099158797749525

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18674634 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18674634 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2099158797749525 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_12]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_12&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_12&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32357 parent=31570 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d71498c5aa0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.74s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1690s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1692s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1693s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1034873507834404

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1034873507834404 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_9]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_9&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_9&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-1&#x27; pid=32351 parent=31271 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c989665a940 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3644s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3662s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3743s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3915s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3917s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.620714835019975

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-1:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.620714835019975 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_39]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.13</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_39&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_39&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=33895 parent=30837 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078cb0230 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1659s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1660s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_206]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_206&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_206&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=34025 parent=30942 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x603e8d3aec30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.111s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4133s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4136s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8934299047952252

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8934299047952252 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_83]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_83&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_83&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=34028 parent=31799 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5abe849461e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.102s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1803s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.10085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.10119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.10142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.10144s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.10147s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5059827512657462

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19519893 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19519893 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5059827512657462 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_15]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_15&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_15&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=34042 parent=31637 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d6473c41d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1603s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1604s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_61]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_61&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_61&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=34094 parent=31501 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5b680e237ff0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.113s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.16944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.16978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.17000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.17022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.17045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.17065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.17088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.17114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.17134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.17161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.17182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.17206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.17207s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.17212s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0200781455424175

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0200781455424175 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_143]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_143&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_143&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=34118 parent=30751 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5fa944980380 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.24733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.24778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.24798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.24812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.24842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.24860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.24877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.24890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.24903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.24917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.24930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.24944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.24961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.25117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.25136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.25155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.25168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.25183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.25204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.25218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.25233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.25252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.25265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.25277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.25290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.25302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.25315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.25328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.25339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.25348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.25365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.25376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.25387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.25399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.25412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.25422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.25439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.25449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.25463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.25482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.25495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.25497s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.25499s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_109]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_109&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_109&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=34374 parent=30872 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a38f43a5cb0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.86s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1970s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1972s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2796937694989972

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20587961 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20587961 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.2796937694989972 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_47]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_47&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_47&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=34373 parent=30767 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bfef6750 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.93s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2379s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2382s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_75]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.16</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_75&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_75&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=34400 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b446dc0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1393s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1394s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4289283859214883

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19519893 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19519893 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4289283859214883 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_150]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_150&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_150&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=34480 parent=31405 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x653844960190 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3743s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4220s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4222s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8001667329758658

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8001667329758658 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_126]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.37</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_126&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_126&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=34521 parent=31206 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5addbbf984a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1427s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1428s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.853718130936426

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65494401 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65494401 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.853718130936426 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_162]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_162&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_162&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=34725 parent=30802 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x606293650db0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.87s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1633s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1764s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1782s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1785s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0445877159692207

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24861581 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24861581 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0445877159692207 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_141]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_141&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_141&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=35001 parent=30760 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x645066f7a750 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.3s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3533s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3535s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.8613857768535178

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.8613857768535178 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_159]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.39</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_159&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_159&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=35002 parent=30908 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x635bf0ea8df0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.42489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.42518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.42548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.42568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.42594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.42614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.42637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.42660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.42678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.42703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.42724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.42746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.42769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.42791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.42809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.42832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.42850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.42868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.42891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.42910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.42932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.42957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.42980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.43003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.43026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.43045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.43064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.43086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.43102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.43119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.43147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.43167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.43187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.43214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.43235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.43252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.43276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.43298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.43316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.43339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.43363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.43365s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.43367s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18702657 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18702657 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_44]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_44&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_44&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=35026 parent=30757 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55c75cd939a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4598s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4600s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6666875348935554

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672689 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672689 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6666875348935554 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_142]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_142&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_142&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=35051 parent=30767 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bfefa140 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.70s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1436s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1438s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9455955435416047

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9455955435416047 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_98]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_98&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_98&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=35050 parent=30751 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5fa944980fa0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.96s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.20604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.20647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.20679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.20703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.20722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.20746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.20764s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.20793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.20818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.20840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.20861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.20887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.20906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.20930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.20952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.20975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.21001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.21030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.21032s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.21037s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0477982392388627

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25090525 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25090525 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0477982392388627 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_10]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_10&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_10&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=35131 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b537400 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4803s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5476s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5478s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.1013084488476657

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.1013084488476657 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_120]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_120&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_120&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=35093 parent=31271 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c98966a4b20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.96s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1764s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1765s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1767s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.7144180431855465

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26143161 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26143161 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.7144180431855465 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_201]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_201&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_201&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=35098 parent=30942 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x603e8d3f4cf0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.13217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.13247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.13279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.13290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.13322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.13335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.13346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.13362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.13406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.13419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.13432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.13451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.13452s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.13455s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6605935481553433

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6605935481553433 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_124]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_124&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_124&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=35137 parent=30837 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078c096b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1413s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1415s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9704134339576909

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19519893 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19519893 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9704134339576909 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_21]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_21&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_21&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=35254 parent=31637 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d6474095d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.22291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.22329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.22345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.22358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.22376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.22393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.22405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.22417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.22429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.22444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.22455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.22466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.22479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.22491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.22505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.22520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.22532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.22544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.22558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.22570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.22581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.22595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.22605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.22617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.22631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.22641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.22651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.22665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.22679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.22691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.22706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.22717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.22727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.22739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.22751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.22762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.22782s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.22791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.22802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.22818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.22832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.22833s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.22835s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5412515614477512

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672689 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672689 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5412515614477512 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_127]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_127&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_127&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=35393 parent=30872 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a38f44950b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.16996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.17035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.17060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.17081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.17101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.17129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.17150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.17170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.17197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.17224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.17226s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.17230s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.9020823077452738

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39770971 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39770971 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.9020823077452738 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_176]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_176&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_176&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=35280 parent=30763 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e41dbb97250 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.15993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.16034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.16061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.16087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.16113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16147s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16151s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24861581 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24861581 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_82]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_82&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_82&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=35720 parent=31734 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581a2d46f780 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1699s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1701s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.045163308668168

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20587961 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20587961 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.045163308668168 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_62]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_62&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_62&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=35936 parent=31546 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x586fb4d6d610 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5633s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5696s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5743s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5884s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5886s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0190001267652464

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0190001267652464 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_172]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_172&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_172&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=35937 parent=30754 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e3f6a78fcb0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4936s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4938s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6686650871247967

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6686650871247967 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_251]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_251&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_251&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=36236 parent=31405 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x65384487b030 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1690s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1691s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1694s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.957135006684444

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.957135006684444 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_140]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_140&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_140&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=36194 parent=30942 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x603e8d2f1db0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.136s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1782s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.14047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.14110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.14133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.14159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.14185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.14218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.14220s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.14224s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.874710147913877

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.874710147913877 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_103]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_103&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_103&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=36237 parent=31799 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5abe84a762c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.116s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1637s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1639s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39770971 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39770971 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_248]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_248&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_248&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=36261 parent=31637 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d6473233c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5522s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5524s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.1998617433775247

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.1998617433775247 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_170]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.32</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_170&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_170&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=36326 parent=30837 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078cf7cc0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.21969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.21991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.22005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.22021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.22035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.22047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.22059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.22073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.22084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.22094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.22108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.22119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.22131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.22145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.22155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.22170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.22182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.22195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.22205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.22219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.22229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.22243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.22255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.22267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.22280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.22297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.22298s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.22300s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.048707547044049

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.048707547044049 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_74]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_74&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_74&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=36350 parent=31069 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c72b5a2b850 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.112s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1677s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2214s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2216s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.047789206157035

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25090525 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25090525 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.047789206157035 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_99]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.37</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_99&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_99&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=36416 parent=31501 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5b680e23cc40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.81s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1475s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1477s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.370378230024731

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42523092 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42523092 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.370378230024731 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_91]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_91&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_91&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=36415 parent=31171 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5764cad400f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1586s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1588s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.3712984813847273

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65494401 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65494401 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.3712984813847273 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_171]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.37</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_171&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_171&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-2&#x27; pid=36417 parent=31570 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d7149af03e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.108s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.34034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.34064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.34087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.34108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.34137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.34161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.34187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.34293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.34312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.34480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.34502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.34522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.34546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.34574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.34598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.34623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.34646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.34668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.34694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.34716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.34736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.34777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.34801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.34821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.34846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.34866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.34885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.34910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.34932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.34956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.34987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.35012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.35031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.35055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.35078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.35099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.35131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.35152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.35174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.35202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.35223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.35225s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.35227s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.6527313111922803

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24861581 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24861581 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-2:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.6527313111922803 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_2]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_2&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_2&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=36459 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b537a70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.7123s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8995s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8998s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672689 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672689 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_42]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_42&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_42&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=36548 parent=31546 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x586fb4d6fd80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.67s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1418s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1420s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.781219703644781

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18674634 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18674634 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.781219703644781 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_254]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_254&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_254&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=36766 parent=31206 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5addbbffb970 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1957s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1959s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.977630388957301

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.977630388957301 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_11]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.32</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_11&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_11&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=36848 parent=30763 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e41db9b8cb0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.31531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.31569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.31590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.31621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.31654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.31677s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.31704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.31728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.31748s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.31784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.31805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.31826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.31848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.31879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.31900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.31925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.31948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.31966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.31995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.32016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.32039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.32065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.32089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.32108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.32135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.32156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.32179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.32204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.32224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.32245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.32274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.32293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.32315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.32339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.32362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.32382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.32410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.32437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.32459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.32487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.32512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.32514s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.32517s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7406752296786213

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672036 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672036 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7406752296786213 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_152]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_152&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_152&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=36849 parent=30767 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bfefff70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.97s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1766s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1965s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1967s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_202]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_202&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_202&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=36850 parent=30751 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5fa9449a0330 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.107s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.26158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.26184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.26209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.26229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.26252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.26274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.26300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.26324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.26352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.26354s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.26359s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.023912487750201

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.023912487750201 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_84]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_84&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_84&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=36915 parent=30760 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6450670a9910 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.3s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.73s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1346s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1348s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1087626680794105

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25090525 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25090525 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1087626680794105 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_119]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_119&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_119&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=37156 parent=30872 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a38f4496540 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.14s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.97s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3521s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3523s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.427791013968387

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25090525 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25090525 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.427791013968387 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_167]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_167&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_167&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=37236 parent=30754 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e3f6a87ee80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5561s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5594s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5596s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_244]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_244&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_244&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=37419 parent=30942 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x603e8d2f4200 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.99s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1600s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1602s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9592529524890516

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9592529524890516 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_130]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.15</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_130&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_130&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=37690 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b53f970 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.78s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2454s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2456s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_256]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_256&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_256&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=37732 parent=31105 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5602613150c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.83s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3656s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3658s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.3283171559135214

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.3283171559135214 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_71]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_71&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_71&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=37884 parent=31637 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d647410760 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.3440s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4547s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4759s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4761s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 35978853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 35978853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_205]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_205&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_205&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=37926 parent=31405 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x65384487d1e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1355s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1357s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4626014532418319

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4626014532418319 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_14]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_14&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_14&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=37928 parent=31546 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x586fb4d73f10 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1585s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1587s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.6914307112010567

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.6914307112010567 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_18]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_18&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_18&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=37929 parent=31734 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581a2d561740 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.83s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4753s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4755s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.8390987304232267

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.8390987304232267 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_235]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_235&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_235&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=37930 parent=31799 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5abe84a98320 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1571s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1573s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4407706396858126

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4407706396858126 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_241]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_241&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_241&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=38025 parent=30757 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55c75cdb8400 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.121s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2084s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2087s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.978431989816692

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.978431989816692 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_106]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.51</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_106&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_106&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=38023 parent=30908 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x635bf0eec950 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2567s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2569s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.148658531875396

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65811318 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65811318 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.148658531875396 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_224]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_224&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_224&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=38192 parent=31206 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5addbc0005c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1403s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1405s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_144]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_144&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_144&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=38236 parent=30767 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bff04600 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1613s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1615s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_188]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_188&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_188&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=38278 parent=30837 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078edec80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.18043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.18068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.18094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.18116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.18146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.18173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.18193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.18213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.18239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.18258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.18281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.18301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.18322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.18351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.18374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.18394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.18414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.18435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.18456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.18475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.18496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.18517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.18540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.18558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.18582s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.18601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.18619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.18640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.18658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.18675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.18702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.18719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.18740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.18760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.18779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.18798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.18824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.18841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.18862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.18888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.18915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.18919s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.18922s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9500906211728657

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24861581 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24861581 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9500906211728657 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_218]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_218&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_218&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=38471 parent=31171 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5764cad61a60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5465s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5467s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.023976665393301

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.023976665393301 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_23]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_23&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_23&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=38479 parent=30802 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x606293477030 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1329s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1331s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_85]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_85&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_85&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=38497 parent=30760 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6450670af530 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.105s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.18826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.18856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.18875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.18904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.18936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.18965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.18993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.19016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.19037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.19059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.19082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.19104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.19128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.19152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.19171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.19192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.19211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.19229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.19248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.19269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.19292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.19316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.19339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.19362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.19381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.19407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.19427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.19449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.19470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.19489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.19516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.19536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.19558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.19580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.19602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.19625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.19652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.19676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.19695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.19719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.19744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.19747s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.19749s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.8511661723336554

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 35978853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 35978853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.8511661723336554 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_168]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.35</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_168&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_168&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=38651 parent=31501 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5b680e422d00 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.87s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1006s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5657s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5659s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24861581 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24861581 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_212]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_212&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_212&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-3&#x27; pid=38602 parent=31570 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d714992da50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.87s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1771s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1774s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7602232262705629

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-3:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7602232262705629 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_181]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.35</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_181&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_181&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=38650 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b5440a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.212s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.21416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.21456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.21478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.21490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.21504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.21518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.21528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.21539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.21554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.21564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.21581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.21594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.21608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.21609s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.21612s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.03832059821684

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.03832059821684 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_219]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_219&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_219&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=38693 parent=30942 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x603e8d3ff250 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1386s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1388s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1717383732695252

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1717383732695252 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_154]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_154&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_154&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=38711 parent=30751 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5fa94498adb0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2690s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2794s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3235s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3238s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0845935057743663

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0845935057743663 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_232]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_232&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_232&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=38720 parent=30754 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e3f6a89e1d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.19832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.23839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.23877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.23911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.23932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.23958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.23982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.24002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.24027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.24048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.24068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.24087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.24109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.24129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.24155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.24175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.24193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.24218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.24242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.24265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.24294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.24316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.24337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.24362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.24447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.24450s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.24454s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_138]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.46</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_138&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_138&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=38719 parent=31069 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c72b5a32770 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.105s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4574s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4576s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0485846376391987

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0485846376391987 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_24]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_24&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_24&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=38802 parent=30763 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e41db9baf60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.7351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.7363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.7376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.7392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.7430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.7441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.7452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.7464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.7474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.7488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.7507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.7518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.7529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.7544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.7556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.7568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.7583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.7593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.7607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.7621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.7631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.7643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7707s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7853s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7855s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672036 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672036 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_77]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_77&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_77&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=39046 parent=31105 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5602614082a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1393s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1395s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9981543264714294

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18725215 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18725215 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9981543264714294 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_231]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_231&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_231&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=39403 parent=30767 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bff223a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.93s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1671s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1737s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2115s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2117s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_58]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_58&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_58&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=39447 parent=31734 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581a2d5638d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4209s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4212s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.839080459770115

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.839080459770115 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_30]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_30&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_30&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=39448 parent=31637 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d647413f90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3967s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3969s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.249892762065678

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672689 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672689 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.249892762065678 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_78]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_78&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_78&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=39560 parent=31546 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x586fb4d75cc0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.111s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.14200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.14227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.14256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.14277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.14306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.14331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.14352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.14374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.14404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.14425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.14447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.14468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.14490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.14514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.14538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.14558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.14577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.14601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.14621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.14643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.14661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.14686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.14705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.14723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.14745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.14770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.14795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.14814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.14837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.14856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.14881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.14901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.14923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.14943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.14979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.15004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.15034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.15052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.15071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.15095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.15118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.15120s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.15123s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.106016396795713

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42523092 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42523092 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.106016396795713 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_208]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_208&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_208&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=39513 parent=31271 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c98966ca270 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.8605s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.9716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.9736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.9762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.9779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.9799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.9819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.9837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.9851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.9867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.9883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.9899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.9916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.9934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.9952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.9970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.9985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.10001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.10019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.10034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.10048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.10067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.13104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.13145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.13181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.13205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.13228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.13254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.13304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.13327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.13381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.13402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.13424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.13450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.13522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.13546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.13574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.13602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.13604s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.13608s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_234]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_234&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_234&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=39859 parent=30872 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a38f44bb9d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2663s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2677s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2690s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2925s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2928s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.023923613328004

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.023923613328004 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_128]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.40</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_128&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_128&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=39860 parent=30837 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078cff1a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1518s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1519s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65494401 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65494401 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_185]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_185&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_185&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=39968 parent=31405 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x653844880620 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.74s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4255s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4256s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9641433453591786

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9641433453591786 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_226]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_226&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_226&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=39947 parent=30763 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e41db9daf70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8645s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.9034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.9047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.9058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.9073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.9084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.9096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.9111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.9123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.9133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.9153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.9165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.9178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.9192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.9204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.9215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.9233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.9242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.9256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.9271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9288s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9289s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0240339097381774

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0240339097381774 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_114]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.81</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_114&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_114&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=40008 parent=30760 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6450670b12c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1895s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1914s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2205s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2207s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.025853985695325

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65494401 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65494401 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.025853985695325 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_237]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_237&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_237&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=40290 parent=30942 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x603e8d403600 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1309s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1311s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.3891012131406562

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.3891012131406562 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_80]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_80&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_80&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-4&#x27; pid=40292 parent=31570 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d7149911e40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1557s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1559s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25090525 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25090525 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-4:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_178]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_178&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_178&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=40380 parent=31105 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5602614093e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.99s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1443s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1445s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9431668017577937

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18702657 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18702657 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9431668017577937 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_255]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_255&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_255&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=40422 parent=30754 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e3f6a8a1f60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.7355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.7371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.7392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.7411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.7452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.7468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.7483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.7496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.7509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.7520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.7539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.7552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.7565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.7579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.7592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.7605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.7620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.7632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.7646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.7664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.7675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.7688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7902s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7905s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.7992423225334813

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.7992423225334813 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_59]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.37</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_59&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_59&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=40638 parent=31501 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5b680e243640 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.12024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.12052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.12083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.12103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.12133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.12156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.12180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.12200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.12223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.12245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.12284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.12306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12555s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12915s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12917s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.7172283215154642

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18674634 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18674634 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.7172283215154642 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_139]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_139&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_139&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=40722 parent=30751 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5fa94498dda0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1341s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1343s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.5883762688527394

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18702657 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18702657 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.5883762688527394 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_31]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.32</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_31&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_31&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=40747 parent=31206 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5addbbfe8b60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1932s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1935s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18674634 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18674634 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_182]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_182&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_182&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=40771 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b729290 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.23622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.23651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.23681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.23705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.23733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.23757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.23781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.23801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.23828s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.23850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.23870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.23897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.23920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.23944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.23971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.23991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.24013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.24042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.24063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.24083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.24109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.24133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.24150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.24174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.24196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.24223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.24246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.24268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.24289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.24311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.24336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.24355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.24380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.24401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.24421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.24443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.24466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.24483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.24508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.24533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.24582s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.24584s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.24586s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9510162404145865

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24861581 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24861581 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9510162404145865 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_242]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_242&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_242&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=40813 parent=30908 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x635bf0f0d920 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.93s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.28120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.28173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.28199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.28222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.28247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.28273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.28290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.28316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.28335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.28353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.28378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.28399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.28422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.28448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.28468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.28491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.28516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.28536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.28556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.28578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.28597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.28617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.28646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.28668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.28687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.28708s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.28731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.28750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.28777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.28800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.28819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.28846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.28872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.28874s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.28876s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0116592414911385

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0116592414911385 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_32]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_32&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_32&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=40861 parent=30757 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55c75cd9ff20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.13s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.240s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4131s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4133s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_203]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_203&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_203&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=40860 parent=31405 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x65384498c970 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.81s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2400s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2402s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4869230234424153

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4869230234424153 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_184]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_184&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_184&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=40903 parent=31799 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5abe84a82950 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.16869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.16909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.16933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.16961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.16991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.17015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.17038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.17060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.17079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.17105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.17128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.17146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.17167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.17190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.17214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.17237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.17258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.17276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.17301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.17323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.17343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.17368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.17386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.17404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.17430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.17450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.17472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.17495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.17512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.17530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.17564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.17589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.17610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.17631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.17657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.17681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.17711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.17736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.17762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.17787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.17812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.17814s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.17816s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.7315903288429095

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18702657 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18702657 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.7315903288429095 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_250]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_250&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_250&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=40973 parent=31546 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x586fb4d97310 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.23641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.23677s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.23702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.23731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.23750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.23769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.23787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.23812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.23831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.23857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.23879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.23901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.23923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.23951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.23953s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.23958s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0125532116924667

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0125532116924667 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_66]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_66&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_66&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=41125 parent=31637 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d647417780 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.102s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1838s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1841s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39770971 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39770971 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_40]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_40&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_40&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=41153 parent=31271 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c98966b1850 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.11763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.11796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.11825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.11848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.11877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.11901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.11926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.11947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.11966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.11992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.12027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.12055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12633s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12659s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12661s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_180]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.41</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_180&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_180&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=41154 parent=30942 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x603e8d3edc50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.95s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1963s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1965s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.8990046560868443

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18702657 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18702657 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.8990046560868443 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_233]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_233&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_233&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=41164 parent=30802 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x606293497fa0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.73s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1515s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1517s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5983908462067197

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5983908462067197 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_249]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_249&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_249&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=41207 parent=31069 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c72b5a526e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.21544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.21577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.21610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.21635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.21658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.21660s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.21666s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9780902222824635

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9780902222824635 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_125]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.37</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_125&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_125&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=41399 parent=31171 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5764cad498f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1454s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1456s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9510875235057388

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65811318 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65811318 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9510875235057388 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_96]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_96&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_96&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=41613 parent=30872 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a38f44a2170 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.99s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3816s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4022s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4027s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39770971 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39770971 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_57]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_57&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_57&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=41717 parent=30754 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e3f6a88ad40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1622s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1625s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0216059986596777

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0216059986596777 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_173]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_173&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_173&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-5&#x27; pid=41722 parent=31570 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d714991a710 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1520s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1522s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.8306026096583894

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-5:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.8306026096583894 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_148]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_148&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_148&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=41788 parent=30763 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e41db8d7f30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2564s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2566s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.731614970777375

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.731614970777375 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_60]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_60&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_60&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=41894 parent=31734 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581a2d56b460 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.107s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.12087s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.12113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.12136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.12160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.12183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.12204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.12228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.12253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.12271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.12291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.12332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.12353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12743s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12766s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12971s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12973s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.01958476680405

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.01958476680405 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_123]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_123&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_123&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=41942 parent=30767 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bfe21cf0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.69s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5444s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5445s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9397688019286257

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20587961 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20587961 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9397688019286257 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_13]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.12</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_13&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_13&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=42117 parent=30802 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x60629347f2a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1917s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1919s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.9382996930344258

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672036 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672036 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.9382996930344258 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_210]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.37</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_210&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_210&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=42393 parent=31206 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5addbbf01880 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.112s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2070s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2073s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0510290292229105

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0510290292229105 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_246]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_246&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_246&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=42394 parent=30751 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5fa9448a5700 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.68s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6746s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6747s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6749s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9579683567925756

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9579683567925756 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_216]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_216&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_216&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=42478 parent=30908 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x635bf0f0f620 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2797s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3054s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3056s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_194]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.35</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_194&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_194&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=42477 parent=31799 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5abe84aa0c60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1027s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1573s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1574s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_214]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_214&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_214&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=42526 parent=30757 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55c75ccb8ed0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1595s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1597s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.8671958357937235

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.8671958357937235 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_56]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_56&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_56&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=42502 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b5480d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.112s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.13108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.13135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.13167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.13192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.13220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.13243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.13265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.13285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.13308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.13329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.13346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.13364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.13393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.13419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.13441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.13463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.13936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.13961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.13983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.14003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.14025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.14047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.14066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.14084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.14108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.14128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.14148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.14175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.14197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.14217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.14241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.14260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.14282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.14304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.14328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.14348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.14373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.14395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.14417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.14440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.14470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.14473s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.14475s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.2916666666666665

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672689 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672689 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.2916666666666665 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_209]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_209&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_209&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=42568 parent=31405 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x65384488a0f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.26193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.26209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.26231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.26242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.26260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.26272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.26285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.26295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.26344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.26355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.26369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.26378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.26389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.26402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.26414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.26426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.26437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.26448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.26460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.26471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.26482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.26495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.26505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.26516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.26531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.26541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.26553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.26567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.26579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.26588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.26605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.26616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.26626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.26639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.26651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.26661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.26678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.26687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.26697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.26711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.26726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.26727s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.26729s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6045605985660844

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6045605985660844 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_213]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_213&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_213&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=42615 parent=31501 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5b680e2649b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5518s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5519s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4406782138066814

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4406782138066814 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_115]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.41</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_115&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_115&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=42762 parent=30754 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e3f6a88df70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1350s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1352s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9549927594698748

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42523092 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42523092 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9549927594698748 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_94]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_94&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_94&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=42833 parent=30802 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6062933990e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1344s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1346s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1133279670101883

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19519893 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19519893 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1133279670101883 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_63]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_63&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_63&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=42980 parent=30872 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a38f44a6990 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.828s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1363s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1365s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.857874926950777

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18674634 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18674634 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.857874926950777 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_7]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_7&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_7&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=43110 parent=31271 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c98966b41e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.803s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4582s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4703s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4705s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672036 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672036 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_243]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_243&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_243&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=43153 parent=30763 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e41db8dc830 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.115s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1541s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1543s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9572747839331057

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9572747839331057 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_207]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_207&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_207&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=43284 parent=31570 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d7149830c90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.6004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.6020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.6033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.6047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6342s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6344s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_89]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_89&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_89&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=43217 parent=31734 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581a2d56de70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.7884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.7899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.7920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.7939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.7990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8499s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8502s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.604697353745744

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65494401 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65494401 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.604697353745744 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_186]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_186&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_186&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=43259 parent=30837 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078d0a430 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.26744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.26779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.26800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.26822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.26843s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.26862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.26881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.26900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.26922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.26949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.26968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.26993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.27012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.27029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.27053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.27076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.27093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.27120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.27143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.27169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.27170s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.27175s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0758118577185374

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0758118577185374 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_102]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_102&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_102&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=43283 parent=30942 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x603e8d3021b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.108s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9001s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9003s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1134809902193161

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19519893 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19519893 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1134809902193161 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_149]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_149&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_149&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-6&#x27; pid=43285 parent=31171 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5764cac62800 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1621s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1623s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.8609134386948383

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-6:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.8609134386948383 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_118]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_118&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_118&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=43374 parent=31546 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x586fb4d86310 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1555s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1655s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1657s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0032307847903277

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18725215 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18725215 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0032307847903277 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_54]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_54&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_54&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=43486 parent=30908 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x635bf0ef6540 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.14s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.106s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1645s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1783s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1850s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1916s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2037s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2040s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9856356613470476

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672689 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672689 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9856356613470476 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_245]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_245&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_245&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=43637 parent=30751 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5fa9449af1a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.849s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1449s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1451s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9777179503278337

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9777179503278337 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_122]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_122&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_122&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=44166 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b54ba10 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.810s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.889s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1375s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1377s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0482354498326254

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65494401 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65494401 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0482354498326254 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_64]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_64&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_64&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=44234 parent=30760 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6450670b6560 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.99s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.6311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.6339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.6363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.6389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.6416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.6440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.6460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.6484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.6507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.6536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.6569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.6591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.6624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.6652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.6673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6797s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7241s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7243s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.208833732947954

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.208833732947954 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_187]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_187&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_187&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=44231 parent=31405 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x653844979450 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.12161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.12187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.12220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.12240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.12268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.12290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.12314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.12333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.12356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.12376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.12420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.12439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12633s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.13018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.13041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.13069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.13071s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.13073s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.896255592719423

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18702657 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18702657 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.896255592719423 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_100]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_100&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_100&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=44232 parent=31799 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5abe84a88090 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1737s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1740s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.6525153993100234

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26143161 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26143161 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.6525153993100234 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_113]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_113&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_113&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=44235 parent=30802 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x60629339cb90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.3s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.10132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.10174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.10204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.10227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.10246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.10267s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.10299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.10322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.10342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.10378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.10397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.10418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.10443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.10461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.10487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.10516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.10534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.10558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.10586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.10606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.10626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.10651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.10672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.10693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.10718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.10736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.10763s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.10789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.10812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.10831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.10860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.10884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.10911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.10937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.10955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.10980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11009s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11012s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.971680530814682

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19519893 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19519893 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.971680530814682 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_190]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_190&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_190&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=44236 parent=31206 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5addbbff2e20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.907s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1333s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1334s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.8969662018305622

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18702657 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18702657 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.8969662018305622 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_136]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_136&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_136&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=44349 parent=30872 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a38f43bef70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5394s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5396s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_147]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_147&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_147&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=44394 parent=31171 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5764cad51970 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.16296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.16327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.16342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.16360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.16376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.16388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.16401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.16412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.16424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.16436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.16448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.16459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.16469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.16483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.16495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.16506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.16518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.16529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.16542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.16554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.16568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.16582s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.16592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.16604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.16617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.16632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.16646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.16656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.16668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.16679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.16691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.16706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.16719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.16729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.16744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.16755s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.16770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.16783s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.16796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.16808s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.16825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.16826s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.16828s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.6521828004270103

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.6521828004270103 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_160]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.13</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_160&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_160&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=44582 parent=30837 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078d0a910 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1555s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1615s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1618s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_16]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_16&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_16&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=44606 parent=30908 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x635bf0efc430 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1536s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1537s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_34]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_34&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_34&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=44951 parent=31734 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581a2d573000 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1645s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1662s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1663s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1666s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.1929671847062098

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.1929671847062098 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_191]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_191&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_191&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=44946 parent=30763 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e41db9cb8a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4585s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4660s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4714s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4716s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.5541493664372377

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18702657 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18702657 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.5541493664372377 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_252]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_252&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_252&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=44948 parent=31501 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5b680e166da0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.93s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1580s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1582s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9589458900081202

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9589458900081202 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_20]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_20&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_20&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=44950 parent=31637 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d6474215e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.87s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1594s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1596s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7899383833415302

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18674634 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18674634 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7899383833415302 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_221]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_221&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_221&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=44949 parent=30754 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e3f6a7a5640 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.10036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.13989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.14011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.14024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.14044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.14057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.14069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.14080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.14095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.14107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.14118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.14130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.14141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.14159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.14172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.14184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.14197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.14209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.14222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.14236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.14247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.14261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.14275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.14286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.14298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.14310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.14322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.14332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.14348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.14359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.14373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.14384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.14395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.14405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.14419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.14430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.14450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.14462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.14473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.14489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.14505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.14506s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.14508s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.1030641638725913

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.1030641638725913 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_26]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_26&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_26&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=45012 parent=31069 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c72b5a3c650 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.73s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.991s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5638s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5641s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.083032438251948

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672689 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672689 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.083032438251948 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_92]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_92&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_92&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-7&#x27; pid=44975 parent=31105 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x560261322c70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.101s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.10010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.10038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.10067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.10088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.10119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.10141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.10166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.10188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.10212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.10237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.10257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.10279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.10302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.13183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.13221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.13244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.13262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.13274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.13292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.13310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.13323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.13340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.13357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.13378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.13394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.13415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.13430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.13465s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.13477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.13510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.13522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.13537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.13551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.13601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.13614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.13631s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.13648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.13649s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.13651s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.6492839836619009

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20587961 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20587961 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-7:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.6492839836619009 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_73]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.47</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_73&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_73&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=45023 parent=31546 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x586fb4d83bf0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.73s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.18002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.18028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.18042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.18056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.18080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.18097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.18111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.18129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.18144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.18158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.18176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.18189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.18205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.18225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.18241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.18256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.18272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.18288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.18307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.18326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.18339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.18357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.18373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.18386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.18402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.18424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.18437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.18449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.18468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.18480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.18496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.18512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.18541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.18554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.18573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.18589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.18609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.18623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.18638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.18653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.18672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.18674s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.18677s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6645364647562347

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42523092 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42523092 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6645364647562347 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_95]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.32</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_95&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_95&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=45130 parent=30942 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x603e8d3f09e0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.24978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.25022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.25046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.25073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.25101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.25122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.25147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.25167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.25191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.25213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.25238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.25259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.25279s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.25307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.25334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.25355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.25376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.25397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.25418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.25439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.25458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.25481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.25505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.25525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.25547s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.25566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.25588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.25613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.25645s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.25666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.25695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.25716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.25738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.25758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.25781s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.25801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.25828s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.25852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.25872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.25896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.25927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.25929s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.25932s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 25090525 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 25090525 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_116]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_116&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_116&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=45065 parent=30757 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55c75ccc0b90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.127s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.11922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.11946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.11957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.11967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.11981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.11992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12068s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12105s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12187s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12189s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9485162955975508

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20587961 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20587961 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9485162955975508 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_104]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_104&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_104&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=45132 parent=30767 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bff108a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.154s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1096s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1259s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1485s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1487s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 42523092 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 42523092 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_49]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_49&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_49&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=45600 parent=31271 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c98966bca50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1547s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1704s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1706s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.021423994922194

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.021423994922194 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_52]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_52&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_52&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=45389 parent=30837 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078d0d070 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.88s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1676s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1678s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.7182179039134622

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18674634 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18674634 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.7182179039134622 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_137]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_137&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_137&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=45904 parent=30908 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x635bf0efeff0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.96s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.18511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.18562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.18597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.18620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.18641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.18666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.18687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.18713s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.18739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.18760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.18784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.18812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.18814s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.18819s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.6668786397635271

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.6668786397635271 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_151]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.16</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_151&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_151&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=45945 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b551c20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1232s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1764s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1766s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1768s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18702657 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18702657 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_135]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.32</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_135&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_135&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=45946 parent=30872 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a38f44abb30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.91s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2448s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2450s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_239]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_239&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_239&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=46140 parent=30763 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e41db8e2050 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.87s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1505s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1508s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_163]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_163&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_163&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=46182 parent=30802 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x606293488f50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3773s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3829s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4118s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4119s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5505741291404569

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5505741291404569 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_211]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_211&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_211&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=46183 parent=31206 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5addbbf0a3d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1411s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1412s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4628026842404467

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4628026842404467 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_199]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_199&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_199&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=46209 parent=31405 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x653844997b10 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.115s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2783s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2994s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2996s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_238]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.31</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_238&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_238&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=46184 parent=31171 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5764cad73870 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.69s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.760s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.828s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.876s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1307s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1309s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.863642516712753

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.863642516712753 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_204]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_204&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_204&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=46291 parent=31637 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d647338270 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.83s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.20569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.20586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.20603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.20615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.20632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.20646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.20659s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.20671s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.20684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.20696s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.20711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.20722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.20732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.20747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.20762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.20774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.20789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.20803s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.20813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.20824s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.20838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.20851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.20861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.20875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.20884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.20896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.20908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.20919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.20932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.20945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.20964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.20976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.20988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.21001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.21011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.21023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.21046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.21059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.21073s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.21088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.21103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.21104s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.21106s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7284992501004072

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7284992501004072 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_28]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_28&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_28&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=46320 parent=30754 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e3f6a894320 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.160s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1104s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1689s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1691s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7899024613842976

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18674634 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18674634 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7899024613842976 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_179]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_179&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_179&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=46321 parent=30760 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x645066fd0890 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.83s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4679s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4791s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5148s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5151s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9643720941944134

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9643720941944134 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_177]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_177&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_177&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=46551 parent=31271 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c98968a2ea0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1653s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1690s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2505s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2507s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9539605048165403

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24861581 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24861581 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9539605048165403 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_76]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.33</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_76&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_76&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=46624 parent=31501 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5b680e251350 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3704s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3714s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3766s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3906s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3936s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3938s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.6548353532250513

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65811318 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65811318 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.6548353532250513 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_247]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_247&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_247&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=46739 parent=30837 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078d2d120 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.803s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.817s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.966s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.999s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1431s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1433s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.709753502049561

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.709753502049561 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_55]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_55&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_55&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=46753 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b553ad0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.106s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1786s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2057s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2059s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2061s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.9791666666666665

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672689 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672689 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.9791666666666665 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_192]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_192&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_192&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-8&#x27; pid=46818 parent=31105 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x560261414770 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.81s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.11925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.11941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.11959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.11971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.11988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.12000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.12014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.12026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.12039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.12054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.12077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.12091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12199s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12456s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12458s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.2989718576536537

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-8:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.2989718576536537 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_90]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_90&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_90&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=46820 parent=30767 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bff14e00 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.867s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1523s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1526s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.049183948216806

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65811318 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65811318 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.049183948216806 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_236]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_236&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_236&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-9&#x27; pid=47141 parent=31069 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c72b5a5d540 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.78s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2333s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8706s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8755s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8770s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8772s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7255809999150786

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-9:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7255809999150786 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_253]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_253&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_253&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=47358 parent=30908 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x635bf0e15f80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.878s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.890s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.904s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.920s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.932s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.959s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1046s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1135s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1244s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5271s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5274s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9570734382922572

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9570734382922572 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_112]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_112&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_112&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=47353 parent=30942 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x603e8d309780 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1797s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1994s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1996s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19519893 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19519893 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_79]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.38</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_79&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_79&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=47359 parent=30763 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw4] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e41db9cf910 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.78s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3662s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3689s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3747s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3805s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3861s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3874s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5624s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5626s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65811318 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65811318 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_183]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_183&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_183&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=47590 parent=31405 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw17] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x653844981de0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.154s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2565s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2696s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2797s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2799s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.079933797799678

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 3.079933797799678 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_146]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_146&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_146&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=47700 parent=31799 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5abe849a53d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.82s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1434s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1437s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0577856192973716

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0577856192973716 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_88]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_88&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_88&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=47766 parent=30754 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e3f6a89c840 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.108s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.15049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.15078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.15107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.15129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.15157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.15179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.15201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.15220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.15245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.15266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.15285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.15307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.15327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.15356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.15378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.15399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.15423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.15445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.15468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.15491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.15511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.15535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.15558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.15577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.15601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.15622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.15643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.15664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.15688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.15709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.15734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.15754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.15774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.15794s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.15816s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.15836s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.15866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.15896s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.15923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.15947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.15975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.15977s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.15980s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18725215 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18725215 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_93]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_93&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_93&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=47765 parent=30751 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5fa9448b1290 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1558s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1560s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.942663265078829

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20587961 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20587961 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.942663265078829 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_22]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_22&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_22&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=47769 parent=30872 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a38f44b2860 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.106s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3364s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3570s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3595s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3671s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3807s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4036s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4039s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4765499714725534

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.4765499714725534 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_174]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_174&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_174&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=47810 parent=31546 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x586fb4d86fd0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.3s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.21944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.21973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.21996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.22023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.22044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.22072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.22094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.22112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.22138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.22160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.22179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.22205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.22229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.22252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.22277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.22299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.22318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.22340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.22366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.22387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.22417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.22435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.22458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.22480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.22499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.22520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.22545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.22566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.22588s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.22619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.22637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.22658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.22680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.22702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.22721s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.22752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.22771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.22793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.22820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.22846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.22848s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.22851s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.7321037625659277

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.7321037625659277 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_111]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_111&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_111&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=47944 parent=31206 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5addbbff66a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.96s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.7127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.7163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.7179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.7197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.7214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.7229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.7242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.7255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.7268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.7282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.7300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.7315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.7331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.7347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.7359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.7373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.7385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.7400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.7416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.7430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.7448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.7463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.7479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.7501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.7514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7735s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7768s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7771s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 35978853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 35978853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_51]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_51&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_51&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-10&#x27; pid=48088 parent=30760 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x6450670c0870 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4675s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4707s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4725s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4738s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4748s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4761s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4927s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4963s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5156s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5239s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5241s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0247154706790123

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672036 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672036 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-10:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0247154706790123 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_45]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_45&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_45&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=48157 parent=30757 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55c75cdb2c20 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.101s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1127s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1705s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1751s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1804s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2008s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2064s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2067s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.5039279854820287

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 0.5039279854820287 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_48]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_48&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_48&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-11&#x27; pid=48160 parent=31734 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581a2d578ee0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.103s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.16519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.16551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.16574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.16600s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.16621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.16649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.16670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.16692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.16712s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.16733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.16756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.16778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.16801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.16822s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.16845s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.16863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.16883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.16901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.16923s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.16944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.16969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.16987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.17005s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.17028s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.17055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.17056s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.17061s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-11:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_189]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_189&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_189&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=48182 parent=31271 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c98968a49b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1115s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1315s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1750s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1752s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9503905720481185

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24861581 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24861581 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9503905720481185 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_8]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_8&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_8&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=48206 parent=31637 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d647428970 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.86s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.842s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.856s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.902s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5522s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5665s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5694s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5697s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.0

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 4.0 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_117]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_117&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_117&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=48479 parent=31338 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw16] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5f554b554a80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.70s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2707s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2719s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2743s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2755s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2782s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2835s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2849s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2875s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2940s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3099s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3203s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3204s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.9553936657889315

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39770971 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39770971 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 1.9553936657889315 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="failed results-table-row">
        <tr>
          <td class="col-result">Failed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_50]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.17</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/><br/>no_subprocess = False, tidl_offload = True, run_infer = True, operator_tests_root_fixture = &#x27;tidl_unit_test_data/operator/&#x27;<br/>test_name = &#x27;HardSigmoid_50&#x27;<br/><br/>    @pytest.mark.parametrize((&quot;test_name&quot;), operator_tests_to_run)<br/>    def test_tidl_unit_operator(no_subprocess : bool, tidl_offload : bool, run_infer : bool, operator_tests_root_fixture : str, test_name : str):<br/>        &#x27;&#x27;&#x27;<br/>        Pytest for tidl unit operator tests using the edgeai-benchmark framework<br/>        &#x27;&#x27;&#x27;<br/>        testdir_parent = operator_tests_root_fixture<br/>        for i in range(len(operator_tests_to_run)):<br/>            if operator_tests_to_run[i] == test_name:<br/>                testdir_parent = operator_tests_parent_dir[i]<br/>                break<br/>    <br/>&gt;       perform_tidl_unit(no_subprocess=no_subprocess,<br/>                          tidl_offload    = tidl_offload,<br/>                          run_infer       = run_infer,<br/>                          test_name       = test_name,<br/>                          test_suite      = &quot;operator&quot;,<br/>                          testdir_parent  = testdir_parent)<br/><br/>test_tidl_unit.py:70: <br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/>test_tidl_unit.py:89: in perform_tidl_unit<br/>    perform_tidl_unit_subprocess(tidl_offload    = tidl_offload,<br/>_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ <br/><br/>tidl_offload = True, run_infer = True, test_name = &#x27;HardSigmoid_50&#x27;, test_suite = &#x27;operator&#x27;<br/>testdir_parent = &#x27;tidl_unit_test_data/operator/HardSigmoid&#x27;<br/><br/>    def perform_tidl_unit_subprocess(tidl_offload : bool, run_infer : bool, test_name : str, test_suite : str, testdir_parent : str):<br/>        &#x27;&#x27;&#x27;<br/>        Perform an tidl unit test using a subprocess (in order to properly capture output for fatal errors)<br/>        Called by perform_tidl_unit<br/>        &#x27;&#x27;&#x27;<br/>    <br/>        kwargs = {&quot;tidl_offload&quot;   : tidl_offload,<br/>                  &quot;run_infer&quot;      : run_infer,<br/>                  &quot;test_name&quot;      : test_name,<br/>                  &quot;test_suite&quot;     : test_suite,<br/>                  &quot;testdir_parent&quot; : testdir_parent}<br/>    <br/>        p = Process(target=perform_tidl_unit_oneprocess, kwargs=kwargs)<br/>        p.start()<br/>    <br/>    <br/>        # Note: This timeout parameter must be lower than the pytest-timeout parameter<br/>        #       passed to the pytest command (on the command line or in pytest.ini)<br/>        p.join(timeout=600)<br/>        if p.is_alive():<br/>            p.terminate()<br/>    <br/>            # Cleanup leftover files<br/>            for f in glob.glob(&quot;/dev/shm/vashm_buff_*&quot;):<br/>                os.remove(f)<br/>    <br/>&gt;       assert p.exitcode == 0, f&quot;Received nonzero exit code: {p.exitcode}&quot;<br/><span class="error">E       AssertionError: Received nonzero exit code: 1</span><br/><span class="error">E       assert 1 == 0</span><br/><span class="error">E        +  where 1 = &lt;Process name=&#x27;Process-12&#x27; pid=48478 parent=30767 stopped exitcode=1&gt;.exitcode</span><br/><br/>test_tidl_unit.py:123: AssertionError[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bff18a50 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.18769s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.18799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.18818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.18841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.18865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.18887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.18908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.18930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.18949s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.18971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.18995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.19016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.19040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.19063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.19094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.19114s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.19137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.19157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.19180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.19202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.19226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.19252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.19274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.19297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.19327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.19329s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.19333s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.0310039542282095

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672036 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672036 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/> ------------------------------Captured stderr call------------------------------ <br/>Process Process-12:
Traceback (most recent call last):
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 314, in _bootstrap
    self.run()
  File &quot;/home/tidl/.pyenv/versions/3.10.16/lib/python3.10/multiprocessing/process.py&quot;, line 108, in run
    self._target(*self._args, **self._kwargs)
  File &quot;/home/tidl/pranav/edgeai-benchmark/tests/tidl_unit/test_tidl_unit.py&quot;, line 177, in perform_tidl_unit_oneprocess
    pytest.fail(f&quot; max_nmse of {max_nmse} is higher than threshold {threshold}&quot;)
  File &quot;/home/tidl/.pyenv/versions/benchmark/lib/python3.10/site-packages/_pytest/outcomes.py&quot;, line 178, in fail
    raise Failed(msg=reason, pytrace=pytrace)
Failed:  max_nmse of 2.0310039542282095 is higher than threshold 0.5
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_197]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d6473dc7f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.24451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.24472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.24490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.24507s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.24525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.24545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.24563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.24576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.24592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.24608s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.24624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.24636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.24652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.24667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.24682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.24702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.24715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.24728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.24744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.24756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.24772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.24790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.24802s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.24815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.24830s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.24844s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.24855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.24870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.24885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.24897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.24918s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.24934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.24950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.24968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.24982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.24997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.25026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.25040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.25065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.25089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.25106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.25107s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.25111s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.351328218632489e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   3.44
	Core Time (ms)                        :   3.39
	TIDL Subgraphs Processing Time (ms)   :   3.33
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_227]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5abe84a48af0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1178s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1468s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1621s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1698s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1731s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1767s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1785s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1786s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1788s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.397736542956433


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.40
	Core Time (ms)                        :   0.35
	TIDL Subgraphs Processing Time (ms)   :   0.30
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_166]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078caedc0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1582s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1616s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1733s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1749s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1784s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1841s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1843s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1846s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 7.02315962298706e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   13.34
	Core Time (ms)                        :   13.32
	TIDL Subgraphs Processing Time (ms)   :   13.28
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_132]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x645066f74cf0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.90s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.996s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1015s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1040s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1101s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1157s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1209s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1269s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1626s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1628s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 7.809229742861135e-07


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   11.99
	Core Time (ms)                        :   11.90
	TIDL Subgraphs Processing Time (ms)   :   11.85
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_161]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x635bf0e9f550 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.14s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.16s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.112s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3166s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.6700s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.6720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.6740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.6757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.6770s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.6783s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.6798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.6813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.6827s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.6847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.6860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.6873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.6887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.6898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.6913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6945s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.7002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.7020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.7034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.7048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.7063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.7075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.7095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.7109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.7120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.7133s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.7149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.7161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.7180s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.7197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.7213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.7228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.7245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.7246s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.7248s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.581075387862021e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   5.91
	Core Time (ms)                        :   4.58
	TIDL Subgraphs Processing Time (ms)   :   4.53
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_35]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw10] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x603e8d38ebd0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.79s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.31643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.31664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.31682s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.31700s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.31720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.31735s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.31756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.31771s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.31788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.31806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.31821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.31834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.31848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.31865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.31877s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.31892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.31903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.31915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.31930s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.31942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.31953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.31970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.31982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.31995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.32012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.32023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.32037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.32055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.32067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.32079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.32098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.32109s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.32122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.32137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.32151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.32162s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.32183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.32196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.32210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.32226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.32243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.32244s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.32247s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 8.27491297336185e-08


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.26
	Core Time (ms)                        :   0.24
	TIDL Subgraphs Processing Time (ms)   :   0.18
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_33]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5addbbf92930 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.4251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.4262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.4277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.4292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.4317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.4328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.4338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.4350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.4362s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.4373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4564s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4577s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4590s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4648s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4658s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4700s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4724s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4741s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4759s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4761s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.540955502574668e-09


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   19.76
	Core Time (ms)                        :   19.74
	TIDL Subgraphs Processing Time (ms)   :   19.66
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672036 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672036 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_220]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5addbbeab350 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.912s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.946s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.957s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.969s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1183s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1238s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1312s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1382s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1496s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1497s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.28120610447215594


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   2.84
	Core Time (ms)                        :   2.43
	TIDL Subgraphs Processing Time (ms)   :   2.38
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_164]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw9] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x635bf0ea26a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.12148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.12167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.12185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.12201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.12219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.12234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.12251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.12268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.12285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.12298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.12332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.12344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12560s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12620s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12636s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12777s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12779s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.031965940565989e-05


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   20.64
	Core Time (ms)                        :   20.30
	TIDL Subgraphs Processing Time (ms)   :   20.23
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_70]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x645067061570 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.68s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.4980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.4997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5089s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5345s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5591s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5609s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5611s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.7061871915302618e-09


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   14.68
	Core Time (ms)                        :   14.21
	TIDL Subgraphs Processing Time (ms)   :   14.14
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26143161 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26143161 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_134]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.30</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw1] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5e3f6a876f40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.6021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.6048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.6062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.6077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.6094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.6106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.6118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.6129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.6141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.6153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.6163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.6176s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.6186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.6202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.6214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.6225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.6237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.6248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.6260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.6272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.6282s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.6295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.6307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.6317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.6329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.6344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.6354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.6365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.6380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.6390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.6404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.6416s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.6426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.6435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.6449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.6460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.6477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.6491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.6501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.6512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.6529s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.6530s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.6531s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 7.410068647573098e-08


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   15.36
	Core Time (ms)                        :   9.26
	TIDL Subgraphs Processing Time (ms)   :   9.20
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_196]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.15</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c98966be910 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.1157s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2482s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2517s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.3224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3429s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3494s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3561s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3604s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3606s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.4770407947016793e-09


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   2.23
	Core Time (ms)                        :   2.19
	TIDL Subgraphs Processing Time (ms)   :   2.15
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_105]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.59</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5602613fd7a0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.112s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1251s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1328s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1354s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1449s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1474s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1541s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1762s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1790s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1860s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1882s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1992s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2133s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2136s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.730591824944751e-07


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   158.76
	Core Time (ms)                        :   155.00
	TIDL Subgraphs Processing Time (ms)   :   154.92
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65811318 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65811318 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_131]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5b680e41e380 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.70s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.825s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.855s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.868s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1025s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1080s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1353s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1408s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1449s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1451s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.534022232936195e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   38.35
	Core Time (ms)                        :   37.93
	TIDL Subgraphs Processing Time (ms)   :   37.88
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24861581 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24861581 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_17]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x606293472470 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.110s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.10095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.10118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.10145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.10165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.10191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.10215s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.10242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.10261s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.10280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.10300s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.10327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.10349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.10367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.10389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.10407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.10432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.10451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.10470s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.10490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.10511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.10530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.10553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.10575s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.10592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.10610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.10629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.10650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.10674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.10692s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.10709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.10735s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.10757s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.10777s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.10795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.10818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.10838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.10863s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.10887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11122s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11124s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.36976217014727486


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.78
	Core Time (ms)                        :   0.76
	TIDL Subgraphs Processing Time (ms)   :   0.70
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18674634 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18674634 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_107]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.13</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c72b5a28e80 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.81s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8271s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8518s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8543s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8567s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8614s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8649s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8662s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8673s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8728s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8755s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8766s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8778s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8779s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8781s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 5.710384227520642e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   7.37
	Core Time (ms)                        :   6.93
	TIDL Subgraphs Processing Time (ms)   :   6.86
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 26143161 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 26143161 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_43]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.26</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c98966a8af0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.111s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.32955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.32997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.33029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.33061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.33093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.33119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.33145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.33165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.33189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.33210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.33228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.33252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.33275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.33298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.33324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.33344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.33365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.33394s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.33417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.33438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.33464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.33486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.33505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.33531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.33551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.33572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.33598s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.33617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.33640s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.33662s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.33715s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.33734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.33756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.33774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.33796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.33820s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.33847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.33865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.33891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.33917s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.33943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.33945s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.33948s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.2500188385715814


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   8.94
	Core Time (ms)                        :   8.93
	TIDL Subgraphs Processing Time (ms)   :   8.88
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672689 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672689 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_6]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581a2d55efa0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.71s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.11813s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.11833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.11851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.11869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.11884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.11897s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.11913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.11929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.11942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.11955s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.11970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.11982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.11997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12026s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12078s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.12198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.12214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.12229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.12253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.12268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.12280s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.12292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.12310s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.12325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.12341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.12352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.12366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.12381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.12399s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.12400s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.12402s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.4867382347460989e-05


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   6.63
	Core Time (ms)                        :   6.61
	TIDL Subgraphs Processing Time (ms)   :   6.56
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_1]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55c75cd98d30 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.70s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1286s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.32346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.32371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.32390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.32410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.32422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.32439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.32451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.32466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.32483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.32497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.32512s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.32523s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.32534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.32550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.32562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.32574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.32587s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.32604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.32605s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.32609s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   8.16
	Core Time (ms)                        :   8.14
	TIDL Subgraphs Processing Time (ms)   :   8.08
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_145]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.27</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x60629338abb0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.102s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1018s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1208s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.22586s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.22623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.22646s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.22661s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.22680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.22699s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.22712s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.22729s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.22742s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.22755s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.22772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.22787s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.22800s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.22818s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.22832s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.22848s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.22864s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.22879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.22894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.22909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.22921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.22934s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.22981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.22994s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.23009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.23023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.23039s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.23054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.23075s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.23090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.23102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.23124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.23144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.23145s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.23148s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.4947108004500896


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   4.29
	Core Time (ms)                        :   4.17
	TIDL Subgraphs Processing Time (ms)   :   4.10
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_86]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c72b59465d0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.88s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1254s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1379s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1454s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1483s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1495s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1555s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1569s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1627s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1643s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1658s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1660s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.15356604392618636


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   2.06
	Core Time (ms)                        :   1.98
	TIDL Subgraphs Processing Time (ms)   :   1.91
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19519893 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19519893 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_195]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c98966c8020 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.92s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.8061s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.8094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.8132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.8158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.8192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.8217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.8243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.8268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.8287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.8307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.8331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.8350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.8374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.8403s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.8426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.8446s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.8471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.8492s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.8515s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.8539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.8558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.8580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.8603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.8625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.8647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.8670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.8691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.8709s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.8734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.8753s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.8779s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.8801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.8819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.8839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.8865s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.8886s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.8913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8958s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.9011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.9013s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.9015s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 5.2706613793418455e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   11.26
	Core Time (ms)                        :   11.20
	TIDL Subgraphs Processing Time (ms)   :   11.14
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_38]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw8] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5a38f449bcf0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.73s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.11124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.11142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.11159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.11171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.11187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.11200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.11211s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.11221s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.11234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.11249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.11263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.11275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.11289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.11303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.11317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.11327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.11338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.11350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.11360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.11374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.11390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.11406s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.11419s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.11431s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.11441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.11452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.11467s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.11478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.11488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.11502s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.11516s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.11526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.11542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.11553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.11562s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.11576s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.11589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.11599s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.11615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.11628s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.11641s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.11642s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.11643s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 5.5002091502123925e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   8.98
	Core Time (ms)                        :   8.96
	TIDL Subgraphs Processing Time (ms)   :   8.91
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_27]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.32</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5abe84a7d4c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.130s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1339s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1462s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1497s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1528s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1544s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1603s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1615s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1686s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1702s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1741s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1744s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.403378767387041


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   10.89
	Core Time (ms)                        :   10.86
	TIDL Subgraphs Processing Time (ms)   :   10.80
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18674634 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18674634 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_193]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw14] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5addbc002970 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.24491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.24519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.24534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.24549s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.24568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.24584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.24602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.24618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.24633s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.24672s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.24685s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.24697s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.24720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.24740s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.24758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.24775s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.24789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.24801s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.24819s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.24837s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.24852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.24872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.24887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.24900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.24921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.24937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.24953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.24975s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.24988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.25001s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.25021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.25036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.25049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.25065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.25081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.25095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.25119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.25132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.25154s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.25175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.25193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.25194s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.25197s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.47
	Core Time (ms)                        :   0.42
	TIDL Subgraphs Processing Time (ms)   :   0.35
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_25]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x606293478c70 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.96s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1113s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1207s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.30481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.30520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.30533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.30553s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.30566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.30578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.30594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.30610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.30623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.30639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.30654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.30668s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.30681s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.30694s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.30710s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.30723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.30736s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.30750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.30768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.30780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.30795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.30809s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.30823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.30838s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.30858s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.30873s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.30888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.30909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.30926s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.30927s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.30931s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.2291846623745117


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   20.00
	Core Time (ms)                        :   19.98
	TIDL Subgraphs Processing Time (ms)   :   19.91
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672689 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672689 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_41]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55c75cd9d620 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.81s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.952s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.998s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1014s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1131s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1314s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1373s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1388s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1400s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1423s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1450s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1476s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1490s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1491s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.3361026823378176


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   15.24
	Core Time (ms)                        :   15.22
	TIDL Subgraphs Processing Time (ms)   :   15.16
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18674634 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18674634 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_3]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5764cad48bd0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.881s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.900s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.935s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1112s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1123s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1149s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1227s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1291s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1305s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1331s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1412s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1428s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1431s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.850434081518415e-07


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   3.14
	Core Time (ms)                        :   3.12
	TIDL Subgraphs Processing Time (ms)   :   3.07
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_36]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.28</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581a2d569180 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.75s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.857s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.869s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.885s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.899s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.911s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.978s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1003s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1021s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1044s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1055s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1201s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1219s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1243s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1361s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1379s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1380s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2926190882667221e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.24
	Core Time (ms)                        :   0.22
	TIDL Subgraphs Processing Time (ms)   :   0.15
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18693489 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18693489 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_229]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bfe1f910 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.951s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.968s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1020s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1032s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1048s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1063s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1125s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1141s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1171s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1229s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1411s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2532s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2534s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.3572980325672518


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   9.13
	Core Time (ms)                        :   8.73
	TIDL Subgraphs Processing Time (ms)   :   8.66
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_65]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.68</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x56026140a2b0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.121s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1283s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1439s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1480s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1503s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1534s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1612s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1639s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1678s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1726s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1772s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1792s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1821s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1892s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1933s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2023s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2198s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2200s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2202s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   154.66
	Core Time (ms)                        :   145.29
	TIDL Subgraphs Processing Time (ms)   :   139.08
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65494401 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65494401 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_228]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.25</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078d20d90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.81s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.3833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.3854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.3866s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.3879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.3898s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.3924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.3936s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.3947s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.3960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.3973s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.3986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.3997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.4009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.4024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.4037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.4049s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.4059s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.4072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.4085s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.4098s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.4110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.4124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.4136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.4147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.4159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.4170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.4181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.4192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.4203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.4214s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.4230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.4242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.4255s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.4266s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.4277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.4287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.4302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.4313s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.4326s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.4340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.4357s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.4358s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.4360s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.0010895268041175795


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   2.24
	Core Time (ms)                        :   2.20
	TIDL Subgraphs Processing Time (ms)   :   2.13
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_81]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw19] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x586fb4d7f620 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.100s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1013s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1035s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1074s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1092s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1138s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1397s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1430s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1445s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1475s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1537s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1680s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1681s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1684s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.004919696831082048


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   30.47
	Core Time (ms)                        :   26.49
	TIDL Subgraphs Processing Time (ms)   :   26.42
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39770971 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39770971 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_169]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d64741f230 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.105s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.962s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.986s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1067s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1142s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1191s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1242s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1257s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1272s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1289s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1302s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1376s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1395s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1457s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1500s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1580s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1582s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.39712357715668317


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.26
	Core Time (ms)                        :   0.24
	TIDL Subgraphs Processing Time (ms)   :   0.17
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18702657 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18702657 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_68]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.34</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw11] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c72b5a39db0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.87s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2137s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2174s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2222s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2268s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2284s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.2301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.2322s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.2335s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.2351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.2369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.2385s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.2405s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.2424s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.2442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.2458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.2473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.2489s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.2504s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.2525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.2540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.2554s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.2572s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.2592s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.2605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.2622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.2638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.2651s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.2667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.2688s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.2703s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.2720s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2757s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2760s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 2.876181813604717e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   24.09
	Core Time (ms)                        :   21.39
	TIDL Subgraphs Processing Time (ms)   :   21.33
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 39770971 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 39770971 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_69]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.37</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw5] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x57c4bff0e470 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.12s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.931s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.971s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1017s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1069s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1155s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1193s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1228s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1240s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1296s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1338s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1358s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1374s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1410s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1443s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1486s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1602s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1617s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1656s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1658s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1661s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 4.069576764464955e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   54.89
	Core Time (ms)                        :   50.43
	TIDL Subgraphs Processing Time (ms)   :   50.31
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 65811318 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 65811318 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_156]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw21] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55d6473352c0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.109s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.14375s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.14413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.14435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.14464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.14491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.14514s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.14538s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.14557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.14579s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.14605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.14629s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.14647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.14670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.14693s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.14716s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.14744s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.14765s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.14788s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.14815s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.14834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.14854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.14883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.14901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.14922s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.14948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.14967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.14987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.15009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.15030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.15047s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.15079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.15102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.15122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.15146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.15167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.15188s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.15220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.15239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.15270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.15298s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.15319s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.15321s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.15324s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.288897797970315


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.94
	Core Time (ms)                        :   0.82
	TIDL Subgraphs Processing Time (ms)   :   0.76
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_129]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.20</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5b680e24bcb0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.2796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.2823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.2846s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.2859s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.2880s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.2894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.2909s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.2929s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.2943s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.2954s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.2967s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.2979s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.2993s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.3007s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.3019s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.3033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.3045s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.3056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.3070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.3083s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.3093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.3121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.3132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.3143s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.3158s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.3170s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.3186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.3200s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.3213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.3225s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.3239s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.3250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.3262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.3275s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.3288s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.3301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.3318s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.3329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.3348s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.3363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.3378s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.3379s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.3381s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   7.13
	Core Time (ms)                        :   6.79
	TIDL Subgraphs Processing Time (ms)   :   6.72
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_67]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.22</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55c75ccbd360 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.84s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.883s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.901s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.921s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.938s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.974s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1004s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1031s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1054s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1064s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1082s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1126s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1168s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1181s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1197s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1237s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1325s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1368s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1391s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1458s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1478s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1480s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2375382141271984e-07


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   1.21
	Core Time (ms)                        :   1.07
	TIDL Subgraphs Processing Time (ms)   :   1.00
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 20587961 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 20587961 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_222]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw15] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5c98965ce390 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.72s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.5058s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.5076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.5094s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.5106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.5121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.5136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.5153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.5165s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.5177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.5190s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.5204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.5218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.5233s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.5248s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.5264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.5276s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.5290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.5304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.5317s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.5329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.5341s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.5355s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.5367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.5381s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.5392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.5404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.5418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.5428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.5441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.5452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.5469s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.5481s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.5493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.5505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.5519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.5531s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.5548s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.5561s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.5574s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.5589s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.5605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.5606s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.5608s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.44387357414014195


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   13.26
	Core Time (ms)                        :   12.82
	TIDL Subgraphs Processing Time (ms)   :   12.75
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_29]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.35</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d7149920a60 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.105s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1095s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1124s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1153s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1173s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1262s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1285s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1304s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1370s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1390s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1415s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1440s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1487s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1557s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1580s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1607s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1630s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1650s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1670s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1711s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1756s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1782s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1806s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1831s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1893s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1987s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.2012s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.2070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.2072s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.2074s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.4827781038893785


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   24.73
	Core Time (ms)                        :   24.70
	TIDL Subgraphs Processing Time (ms)   :   24.63
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_230]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5fa9448aba40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.104s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.14723s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.14748s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.14774s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.14795s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.14823s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.14847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.14870s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.14891s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.14913s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.14939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.14960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.14982s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.15009s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.15037s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.15062s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.15097s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.15118s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.15139s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.15167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.15192s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.15216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.15245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.15265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.15290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.15320s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.15344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.15367s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.15389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.15409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.15428s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.15460s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.15479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.15501s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.15525s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.15545s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.15563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.15593s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.15611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.15637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.15666s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.15691s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.15694s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.15696s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.008707904991560248


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   11.03
	Core Time (ms)                        :   10.64
	TIDL Subgraphs Processing Time (ms)   :   10.60
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_153]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.16</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw3] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x645066fce2f0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.81s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.853s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.872s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.884s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.905s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.919s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.937s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.950s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.965s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.980s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1042s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1056s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1066s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1077s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1090s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1140s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1150s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1164s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1177s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1212s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1224s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1253s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1264s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1301s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1332s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1342s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1371s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1372s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1374s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.14961622925587117


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   11.85
	Core Time (ms)                        :   11.74
	TIDL Subgraphs Processing Time (ms)   :   11.67
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19837163 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19837163 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_198]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.32</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw23] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5abe84aaa390 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.11s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.92s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1290s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1330s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1369s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1387s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1401s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1418s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1432s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1478s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1493s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1527s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1542s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1559s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1605s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1624s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1642s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1657s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1674s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1687s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1718s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1734s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1752s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1766s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1793s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1812s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1840s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1852s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1887s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1908s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1925s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1941s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1960s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1976s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1977s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1980s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.0371227077143885e-07


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   10.92
	Core Time (ms)                        :   10.88
	TIDL Subgraphs Processing Time (ms)   :   10.81
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_158]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw0] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5fa944998540 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.89s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.961s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.981s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1033s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1050s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1065s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1079s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1107s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1120s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1134s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1151s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1169s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1186s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1204s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1245s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1350s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1392s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1438s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1463s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1536s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1551s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1572s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1574s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.3606208127568439


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   11.53
	Core Time (ms)                        :   11.13
	TIDL Subgraphs Processing Time (ms)   :   11.05
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 29881781 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 29881781 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_110]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.29</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw2] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x55c75cdae500 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.78s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.10297s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.10334s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.10347s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.10363s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.10384s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.10398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.10414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.10425s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.10437s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.10453s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.10464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.10479s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.10499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.10513s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.10530s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.10546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.10556s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.10571s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.10584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.10596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.10609s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.10625s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.10635s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.10647s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.10664s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.10676s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.10689s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.10701s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.10712s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.10722s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.10739s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.10754s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.10764s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.10776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.10789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.10799s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.10816s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.10826s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.10839s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.10854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.10871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.10872s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.10874s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 5.72607196405946e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   27.03
	Core Time (ms)                        :   25.89
	TIDL Subgraphs Processing Time (ms)   :   25.83
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 35978853 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 35978853 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_225]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.23</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d714993f990 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.80s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1088s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1110s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1144s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1187s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1206s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1226s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1241s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1256s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1274s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1294s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1308s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1329s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1349s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1402s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1417s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1434s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1452s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1472s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1506s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1520s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1535s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1583s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1601s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1619s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1634s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1717s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1732s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1750s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1768s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1789s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1811s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1833s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1854s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1983s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1986s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1988s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 5.285264931919495e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.39
	Core Time (ms)                        :   0.34
	TIDL Subgraphs Processing Time (ms)   :   0.30
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19028639 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19028639 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_37]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw22] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x581a2d574ff0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.4s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.76s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.851s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.871s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.888s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.903s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.915s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.942s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.953s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.964s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.977s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.988s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1002s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1022s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1034s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1100s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1323s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1366s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1409s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1421s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1433s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1447s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1459s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1485s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1499s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1521s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1533s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1573s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1584s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1606s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1622s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1623s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1625s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 1.2458318801621111e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.20
	Core Time (ms)                        :   0.18
	TIDL Subgraphs Processing Time (ms)   :   0.12
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_19]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.18</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw6] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x60629348de40 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.94s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1030s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1052s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1091s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1111s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1130s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1145s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1160s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1185s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1203s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1217s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1231s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1250s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1277s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1293s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1306s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1321s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1337s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1351s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1365s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1380s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1393s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1407s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1422s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1436s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1448s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1461s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1473s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1491s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1505s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1519s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1532s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1546s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1563s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1597s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1610s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1652s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1654s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1656s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.25001798738264275


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.47
	Core Time (ms)                        :   0.45
	TIDL Subgraphs Processing Time (ms)   :   0.39
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672689 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672689 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_217]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.24</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw20] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5d714983a690 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.5s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.98s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.1121s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1146s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1167s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1182s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1202s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1220s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1236s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1252s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1265s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1281s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1295s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1309s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1343s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1359s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1377s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1398s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1444s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1456s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1471s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1488s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1498s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1509s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1539s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1550s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1568s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1581s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1596s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1613s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1626s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1638s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1667s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1684s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.8735s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.8758s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.8780s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.8796s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.8797s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.8800s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 0.1932187672412069


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   18.28
	Core Time (ms)                        :   17.82
	TIDL Subgraphs Processing Time (ms)   :   17.75
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 24166829 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 24166829 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_108]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.21</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw13] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5764cac6e360 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.77s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.948s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.972s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.985s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.997s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1041s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1053s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1070s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1081s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1106s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1117s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1129s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1184s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1196s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1210s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1223s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1234s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1249s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1263s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1273s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1299s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1311s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1327s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1336s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1346s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1360s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1389s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1404s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1414s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1426s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1441s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1455s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1484s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1496s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1511s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1512s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1513s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 5.221782981580203e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   4.07
	Core Time (ms)                        :   4.00
	TIDL Subgraphs Processing Time (ms)   :   3.94
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 19519893 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 19519893 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_133]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.19</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw7] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x566078d17470 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.6s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.87s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.12558s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.12604s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.12618s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.12632s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.12654s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.12669s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.12683s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.12695s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.12712s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.12727s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.12745s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.12759s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.12776s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.12798s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.12814s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.12834s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.12847s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.12862s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.12879s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.12894s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.12910s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.12928s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.12944s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.12956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.12970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.12984s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.12995s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.13011s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.13024s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.13038s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.13060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.13072s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.13086s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.13102s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.13116s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.13128s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.13147s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.13159s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.13175s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.13195s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.13213s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.13214s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.13218s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.870546724016322e-06


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   6.73
	Core Time (ms)                        :   6.70
	TIDL Subgraphs Processing Time (ms)   :   6.63
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18722237 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18722237 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_5]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.15</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw18] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x5b680e255ca0 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.7s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.8s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.85s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.924s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.939s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.956s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.970s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.989s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1000s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1016s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1029s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1043s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1060s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1071s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1084s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1103s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1119s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1132s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1148s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1161s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1172s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1189s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1205s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1218s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1235s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1247s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1260s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1278s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1292s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1307s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1324s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1340s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1352s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1383s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1396s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1413s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1427s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1442s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1464s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1490s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1508s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1524s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1525s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1527s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 6.653494644126567e-07


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   2.03
	Core Time (ms)                        :   2.01
	TIDL Subgraphs Processing Time (ms)   :   1.95
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody>
      <tbody class="passed results-table-row">
        <tr>
          <td class="col-result">Passed</td>
          <td class="col-name">test_tidl_unit.py::test_tidl_unit_operator[HardSigmoid_4]</td>
          <td>1</td>
          <td>True</td>
          <td class="col-duration">0.12</td>
          <td class="col-links"></td></tr>
        <tr>
          <td class="extra" colspan="6">
            <div class="log">[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/>[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3[gw12] linux -- Python 3.10.16 /home/tidl/.pyenv/versions/benchmark/bin/python3<br/> ------------------------------Captured stdout call------------------------------ <br/>libtidl_onnxrt_EP loaded 0x560261415e90 
Final number of subgraphs created are : 1, - Offloaded Nodes - 1, Total Nodes - 1 
The soft limit is 10240
The hard limit is 10240
MEM: Init ... !!!
MEM: Init ... Done !!!
 0.0s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_INFO
 0.9s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_ERROR
 0.10s:  VX_ZONE_INFO: Globally Enabled VX_ZONE_WARNING
 0.97s:  VX_ZONE_INFO: [ownAddTargetKernelInternal:189] registered kernel vx_tutorial_graph.phase_rgb on target DSP-1
 0.990s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-0 
 0.1010s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-1 
 0.1036s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-2 
 0.1051s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MPU-3 
 0.1076s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1 
 0.1093s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_2 
 0.1108s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_3 
 0.1122s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_4 
 0.1136s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_5 
 0.1152s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_6 
 0.1163s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_7 
 0.1179s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP_C7-1_PRI_8 
 0.1194s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSP-1 
 0.1216s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-0 
 0.1230s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_NF 
 0.1246s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_LDC1 
 0.1258s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC1 
 0.1270s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_MSC2 
 0.1287s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_VISS1 
 0.1303s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE1 
 0.1316s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE2 
 0.1344s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE3 
 0.1356s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE4 
 0.1372s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE5 
 0.1386s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE6 
 0.1420s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE7 
 0.1435s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CAPTURE8 
 0.1451s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY1 
 0.1466s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DISPLAY2 
 0.1477s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX 
 0.1510s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target CSITX2 
 0.1526s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M1 
 0.1540s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M2 
 0.1552s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M3 
 0.1566s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DSS_M2M4 
 0.1578s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target VPAC_FC 
 0.1594s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU2-1 
 0.1611s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_SDE 
 0.1623s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target DMPAC_DOF 
 0.1637s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-0 
 0.1655s:  VX_ZONE_INFO: [tivxPlatformCreateTargetId:169] Added target MCU3-1 
 0.1656s:  VX_ZONE_INFO: [tivxInit:152] Initialization Done !!!
 0.1659s:  VX_ZONE_INFO: Globally Disabled VX_ZONE_INFO

MAX_NMSE: 3.7111021811142564e-08


PERFORMANCE:

	Num TIDL Subgraphs                    :   1
	Total Time (ms)                       :   0.57
	Core Time (ms)                        :   0.56
	TIDL Subgraphs Processing Time (ms)   :   0.52
	DDR Read Bandwidth (MB/s)             :   0.00
	DDR Write Bandwidth (MB/s)            :   0.00

MEM: Deinit ... !!!
MEM: Alloc&#x27;s: 26 alloc&#x27;s of 18672503 bytes 
MEM: Free&#x27;s : 26 free&#x27;s  of 18672503 bytes 
MEM: Open&#x27;s : 0 allocs  of 0 bytes 
MEM: Deinit ... Done !!!
<br/></div></td></tr></tbody></table></body></html>