#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x184b620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x184b7b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1855420 .functor NOT 1, L_0x187f130, C4<0>, C4<0>, C4<0>;
L_0x187ee90 .functor XOR 1, L_0x187ed30, L_0x187edf0, C4<0>, C4<0>;
L_0x187f020 .functor XOR 1, L_0x187ee90, L_0x187ef50, C4<0>, C4<0>;
v0x187b930_0 .net *"_ivl_10", 0 0, L_0x187ef50;  1 drivers
v0x187ba30_0 .net *"_ivl_12", 0 0, L_0x187f020;  1 drivers
v0x187bb10_0 .net *"_ivl_2", 0 0, L_0x187d890;  1 drivers
v0x187bbd0_0 .net *"_ivl_4", 0 0, L_0x187ed30;  1 drivers
v0x187bcb0_0 .net *"_ivl_6", 0 0, L_0x187edf0;  1 drivers
v0x187bde0_0 .net *"_ivl_8", 0 0, L_0x187ee90;  1 drivers
v0x187bec0_0 .net "a", 0 0, v0x1878d30_0;  1 drivers
v0x187bf60_0 .net "b", 0 0, v0x1878dd0_0;  1 drivers
v0x187c000_0 .net "c", 0 0, v0x1878e70_0;  1 drivers
v0x187c0a0_0 .var "clk", 0 0;
v0x187c140_0 .net "d", 0 0, v0x1878fb0_0;  1 drivers
v0x187c1e0_0 .net "q_dut", 0 0, L_0x187ebd0;  1 drivers
v0x187c280_0 .net "q_ref", 0 0, L_0x187c920;  1 drivers
v0x187c320_0 .var/2u "stats1", 159 0;
v0x187c3c0_0 .var/2u "strobe", 0 0;
v0x187c460_0 .net "tb_match", 0 0, L_0x187f130;  1 drivers
v0x187c520_0 .net "tb_mismatch", 0 0, L_0x1855420;  1 drivers
v0x187c5e0_0 .net "wavedrom_enable", 0 0, v0x18790a0_0;  1 drivers
v0x187c680_0 .net "wavedrom_title", 511 0, v0x1879140_0;  1 drivers
L_0x187d890 .concat [ 1 0 0 0], L_0x187c920;
L_0x187ed30 .concat [ 1 0 0 0], L_0x187c920;
L_0x187edf0 .concat [ 1 0 0 0], L_0x187ebd0;
L_0x187ef50 .concat [ 1 0 0 0], L_0x187c920;
L_0x187f130 .cmp/eeq 1, L_0x187d890, L_0x187f020;
S_0x184b940 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x184b7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1837ea0 .functor NOT 1, v0x1878d30_0, C4<0>, C4<0>, C4<0>;
L_0x184c0a0 .functor XOR 1, L_0x1837ea0, v0x1878dd0_0, C4<0>, C4<0>;
L_0x1855490 .functor XOR 1, L_0x184c0a0, v0x1878e70_0, C4<0>, C4<0>;
L_0x187c920 .functor XOR 1, L_0x1855490, v0x1878fb0_0, C4<0>, C4<0>;
v0x1855690_0 .net *"_ivl_0", 0 0, L_0x1837ea0;  1 drivers
v0x1855730_0 .net *"_ivl_2", 0 0, L_0x184c0a0;  1 drivers
v0x1837ff0_0 .net *"_ivl_4", 0 0, L_0x1855490;  1 drivers
v0x1838090_0 .net "a", 0 0, v0x1878d30_0;  alias, 1 drivers
v0x18780f0_0 .net "b", 0 0, v0x1878dd0_0;  alias, 1 drivers
v0x1878200_0 .net "c", 0 0, v0x1878e70_0;  alias, 1 drivers
v0x18782c0_0 .net "d", 0 0, v0x1878fb0_0;  alias, 1 drivers
v0x1878380_0 .net "q", 0 0, L_0x187c920;  alias, 1 drivers
S_0x18784e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x184b7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1878d30_0 .var "a", 0 0;
v0x1878dd0_0 .var "b", 0 0;
v0x1878e70_0 .var "c", 0 0;
v0x1878f10_0 .net "clk", 0 0, v0x187c0a0_0;  1 drivers
v0x1878fb0_0 .var "d", 0 0;
v0x18790a0_0 .var "wavedrom_enable", 0 0;
v0x1879140_0 .var "wavedrom_title", 511 0;
E_0x18464f0/0 .event negedge, v0x1878f10_0;
E_0x18464f0/1 .event posedge, v0x1878f10_0;
E_0x18464f0 .event/or E_0x18464f0/0, E_0x18464f0/1;
E_0x1846740 .event posedge, v0x1878f10_0;
E_0x18309f0 .event negedge, v0x1878f10_0;
S_0x1878830 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18784e0;
 .timescale -12 -12;
v0x1878a30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1878b30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18784e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18792a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x184b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x187ca50 .functor NOT 1, v0x1878dd0_0, C4<0>, C4<0>, C4<0>;
L_0x187cac0 .functor AND 1, v0x1878d30_0, L_0x187ca50, C4<1>, C4<1>;
L_0x187cb50 .functor NOT 1, v0x1878e70_0, C4<0>, C4<0>, C4<0>;
L_0x187cbc0 .functor AND 1, L_0x187cac0, L_0x187cb50, C4<1>, C4<1>;
L_0x187cd00 .functor NOT 1, v0x1878fb0_0, C4<0>, C4<0>, C4<0>;
L_0x187cd70 .functor AND 1, L_0x187cbc0, L_0x187cd00, C4<1>, C4<1>;
L_0x187cec0 .functor NOT 1, v0x1878d30_0, C4<0>, C4<0>, C4<0>;
L_0x187cf30 .functor AND 1, L_0x187cec0, v0x1878dd0_0, C4<1>, C4<1>;
L_0x187d040 .functor NOT 1, v0x1878e70_0, C4<0>, C4<0>, C4<0>;
L_0x187d0b0 .functor AND 1, L_0x187cf30, L_0x187d040, C4<1>, C4<1>;
L_0x187d220 .functor NOT 1, v0x1878fb0_0, C4<0>, C4<0>, C4<0>;
L_0x187d290 .functor AND 1, L_0x187d0b0, L_0x187d220, C4<1>, C4<1>;
L_0x187d3c0 .functor OR 1, L_0x187cd70, L_0x187d290, C4<0>, C4<0>;
L_0x187d4d0 .functor NOT 1, v0x1878d30_0, C4<0>, C4<0>, C4<0>;
L_0x187d350 .functor NOT 1, v0x1878dd0_0, C4<0>, C4<0>, C4<0>;
L_0x187d5c0 .functor AND 1, L_0x187d4d0, L_0x187d350, C4<1>, C4<1>;
L_0x187d760 .functor AND 1, L_0x187d5c0, v0x1878e70_0, C4<1>, C4<1>;
L_0x187d820 .functor NOT 1, v0x1878fb0_0, C4<0>, C4<0>, C4<0>;
L_0x187d930 .functor AND 1, L_0x187d760, L_0x187d820, C4<1>, C4<1>;
L_0x187da40 .functor OR 1, L_0x187d3c0, L_0x187d930, C4<0>, C4<0>;
L_0x187dc00 .functor NOT 1, v0x1878d30_0, C4<0>, C4<0>, C4<0>;
L_0x187dd80 .functor NOT 1, v0x1878dd0_0, C4<0>, C4<0>, C4<0>;
L_0x187dfc0 .functor AND 1, L_0x187dc00, L_0x187dd80, C4<1>, C4<1>;
L_0x187e0d0 .functor NOT 1, v0x1878e70_0, C4<0>, C4<0>, C4<0>;
L_0x187e320 .functor AND 1, L_0x187dfc0, L_0x187e0d0, C4<1>, C4<1>;
L_0x187e430 .functor AND 1, L_0x187e320, v0x1878fb0_0, C4<1>, C4<1>;
L_0x187e6e0 .functor OR 1, L_0x187da40, L_0x187e430, C4<0>, C4<0>;
L_0x187e7f0 .functor AND 1, v0x1878d30_0, v0x1878dd0_0, C4<1>, C4<1>;
L_0x187e950 .functor AND 1, L_0x187e7f0, v0x1878e70_0, C4<1>, C4<1>;
L_0x187ea10 .functor AND 1, L_0x187e950, v0x1878fb0_0, C4<1>, C4<1>;
L_0x187ebd0 .functor OR 1, L_0x187e6e0, L_0x187ea10, C4<0>, C4<0>;
v0x1879590_0 .net *"_ivl_0", 0 0, L_0x187ca50;  1 drivers
v0x1879670_0 .net *"_ivl_10", 0 0, L_0x187cd70;  1 drivers
v0x1879750_0 .net *"_ivl_12", 0 0, L_0x187cec0;  1 drivers
v0x1879840_0 .net *"_ivl_14", 0 0, L_0x187cf30;  1 drivers
v0x1879920_0 .net *"_ivl_16", 0 0, L_0x187d040;  1 drivers
v0x1879a50_0 .net *"_ivl_18", 0 0, L_0x187d0b0;  1 drivers
v0x1879b30_0 .net *"_ivl_2", 0 0, L_0x187cac0;  1 drivers
v0x1879c10_0 .net *"_ivl_20", 0 0, L_0x187d220;  1 drivers
v0x1879cf0_0 .net *"_ivl_22", 0 0, L_0x187d290;  1 drivers
v0x1879dd0_0 .net *"_ivl_24", 0 0, L_0x187d3c0;  1 drivers
v0x1879eb0_0 .net *"_ivl_26", 0 0, L_0x187d4d0;  1 drivers
v0x1879f90_0 .net *"_ivl_28", 0 0, L_0x187d350;  1 drivers
v0x187a070_0 .net *"_ivl_30", 0 0, L_0x187d5c0;  1 drivers
v0x187a150_0 .net *"_ivl_32", 0 0, L_0x187d760;  1 drivers
v0x187a230_0 .net *"_ivl_34", 0 0, L_0x187d820;  1 drivers
v0x187a310_0 .net *"_ivl_36", 0 0, L_0x187d930;  1 drivers
v0x187a3f0_0 .net *"_ivl_38", 0 0, L_0x187da40;  1 drivers
v0x187a4d0_0 .net *"_ivl_4", 0 0, L_0x187cb50;  1 drivers
v0x187a5b0_0 .net *"_ivl_40", 0 0, L_0x187dc00;  1 drivers
v0x187a690_0 .net *"_ivl_42", 0 0, L_0x187dd80;  1 drivers
v0x187a770_0 .net *"_ivl_44", 0 0, L_0x187dfc0;  1 drivers
v0x187a850_0 .net *"_ivl_46", 0 0, L_0x187e0d0;  1 drivers
v0x187a930_0 .net *"_ivl_48", 0 0, L_0x187e320;  1 drivers
v0x187aa10_0 .net *"_ivl_50", 0 0, L_0x187e430;  1 drivers
v0x187aaf0_0 .net *"_ivl_52", 0 0, L_0x187e6e0;  1 drivers
v0x187abd0_0 .net *"_ivl_54", 0 0, L_0x187e7f0;  1 drivers
v0x187acb0_0 .net *"_ivl_56", 0 0, L_0x187e950;  1 drivers
v0x187ad90_0 .net *"_ivl_58", 0 0, L_0x187ea10;  1 drivers
v0x187ae70_0 .net *"_ivl_6", 0 0, L_0x187cbc0;  1 drivers
v0x187af50_0 .net *"_ivl_8", 0 0, L_0x187cd00;  1 drivers
v0x187b030_0 .net "a", 0 0, v0x1878d30_0;  alias, 1 drivers
v0x187b0d0_0 .net "b", 0 0, v0x1878dd0_0;  alias, 1 drivers
v0x187b1c0_0 .net "c", 0 0, v0x1878e70_0;  alias, 1 drivers
v0x187b4c0_0 .net "d", 0 0, v0x1878fb0_0;  alias, 1 drivers
v0x187b5b0_0 .net "q", 0 0, L_0x187ebd0;  alias, 1 drivers
S_0x187b710 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x184b7b0;
 .timescale -12 -12;
E_0x1846290 .event anyedge, v0x187c3c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x187c3c0_0;
    %nor/r;
    %assign/vec4 v0x187c3c0_0, 0;
    %wait E_0x1846290;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18784e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1878fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1878e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1878dd0_0, 0;
    %assign/vec4 v0x1878d30_0, 0;
    %wait E_0x18309f0;
    %wait E_0x1846740;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1878fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1878e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1878dd0_0, 0;
    %assign/vec4 v0x1878d30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18464f0;
    %load/vec4 v0x1878d30_0;
    %load/vec4 v0x1878dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1878e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1878fb0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1878fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1878e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1878dd0_0, 0;
    %assign/vec4 v0x1878d30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1878b30;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18464f0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1878fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1878e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1878dd0_0, 0;
    %assign/vec4 v0x1878d30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x184b7b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187c0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187c3c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x184b7b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x187c0a0_0;
    %inv;
    %store/vec4 v0x187c0a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x184b7b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1878f10_0, v0x187c520_0, v0x187bec0_0, v0x187bf60_0, v0x187c000_0, v0x187c140_0, v0x187c280_0, v0x187c1e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x184b7b0;
T_7 ;
    %load/vec4 v0x187c320_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x187c320_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x187c320_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x187c320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x187c320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x187c320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x187c320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x184b7b0;
T_8 ;
    %wait E_0x18464f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x187c320_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187c320_0, 4, 32;
    %load/vec4 v0x187c460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x187c320_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187c320_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x187c320_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187c320_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x187c280_0;
    %load/vec4 v0x187c280_0;
    %load/vec4 v0x187c1e0_0;
    %xor;
    %load/vec4 v0x187c280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x187c320_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187c320_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x187c320_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x187c320_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/circuit2/iter1/response3/top_module.sv";
