# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/tzc_nsec_reg.h"
# 1 "<built-in>" 1
# 1 "<built-in>" 3
#define __llvm__ 1
#define __clang__ 1
#define __clang_major__ 16
#define __clang_minor__ 0
#define __clang_patchlevel__ 6
#define __clang_version__ "16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __GNUC__ 4
#define __GNUC_MINOR__ 2
#define __GNUC_PATCHLEVEL__ 1
#define __GXX_ABI_VERSION 1002
#define __ATOMIC_RELAXED 0
#define __ATOMIC_CONSUME 1
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_SEQ_CST 5
#define __OPENCL_MEMORY_SCOPE_WORK_ITEM 0
#define __OPENCL_MEMORY_SCOPE_WORK_GROUP 1
#define __OPENCL_MEMORY_SCOPE_DEVICE 2
#define __OPENCL_MEMORY_SCOPE_ALL_SVM_DEVICES 3
#define __OPENCL_MEMORY_SCOPE_SUB_GROUP 4
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __VERSION__ "Clang 16.0.6 (https://github.com/ziglang/zig-bootstrap 1dda86241204c4649f668d46b6a37feed707c7b4)"
#define __OBJC_BOOL_IS_BOOL 0
#define __CONSTANT_CFSTRINGS__ 1
#define __SEH__ 1
#define __clang_literal_encoding__ "UTF-8"
#define __clang_wide_literal_encoding__ "UTF-16"
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __LITTLE_ENDIAN__ 1
#define __CHAR_BIT__ 8
#define __BOOL_WIDTH__ 8
#define __SHRT_WIDTH__ 16
#define __INT_WIDTH__ 32
#define __LONG_WIDTH__ 32
#define __LLONG_WIDTH__ 64
#define __BITINT_MAXWIDTH__ 8388608
#define __SCHAR_MAX__ 127
#define __SHRT_MAX__ 32767
#define __INT_MAX__ 2147483647
#define __LONG_MAX__ 2147483647L
#define __LONG_LONG_MAX__ 9223372036854775807LL
#define __WCHAR_MAX__ 65535
#define __WCHAR_WIDTH__ 16
#define __WINT_MAX__ 65535
#define __WINT_WIDTH__ 16
#define __INTMAX_MAX__ 9223372036854775807LL
#define __INTMAX_WIDTH__ 64
#define __SIZE_MAX__ 18446744073709551615ULL
#define __SIZE_WIDTH__ 64
#define __UINTMAX_MAX__ 18446744073709551615ULL
#define __UINTMAX_WIDTH__ 64
#define __PTRDIFF_MAX__ 9223372036854775807LL
#define __PTRDIFF_WIDTH__ 64
#define __INTPTR_MAX__ 9223372036854775807LL
#define __INTPTR_WIDTH__ 64
#define __UINTPTR_MAX__ 18446744073709551615ULL
#define __UINTPTR_WIDTH__ 64
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_DOUBLE__ 16
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_POINTER__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_PTRDIFF_T__ 8
#define __SIZEOF_SIZE_T__ 8
#define __SIZEOF_WCHAR_T__ 2
#define __SIZEOF_WINT_T__ 2
#define __SIZEOF_INT128__ 16
#define __INTMAX_TYPE__ long long int
#define __INTMAX_FMTd__ "lld"
#define __INTMAX_FMTi__ "lli"
#define __INTMAX_C_SUFFIX__ LL
#define __UINTMAX_TYPE__ long long unsigned int
#define __UINTMAX_FMTo__ "llo"
#define __UINTMAX_FMTu__ "llu"
#define __UINTMAX_FMTx__ "llx"
#define __UINTMAX_FMTX__ "llX"
#define __UINTMAX_C_SUFFIX__ ULL
#define __PTRDIFF_TYPE__ long long int
#define __PTRDIFF_FMTd__ "lld"
#define __PTRDIFF_FMTi__ "lli"
#define __INTPTR_TYPE__ long long int
#define __INTPTR_FMTd__ "lld"
#define __INTPTR_FMTi__ "lli"
#define __SIZE_TYPE__ long long unsigned int
#define __SIZE_FMTo__ "llo"
#define __SIZE_FMTu__ "llu"
#define __SIZE_FMTx__ "llx"
#define __SIZE_FMTX__ "llX"
#define __WCHAR_TYPE__ unsigned short
#define __WINT_TYPE__ unsigned short
#define __SIG_ATOMIC_MAX__ 2147483647
#define __SIG_ATOMIC_WIDTH__ 32
#define __CHAR16_TYPE__ unsigned short
#define __CHAR32_TYPE__ unsigned int
#define __UINTPTR_TYPE__ long long unsigned int
#define __UINTPTR_FMTo__ "llo"
#define __UINTPTR_FMTu__ "llu"
#define __UINTPTR_FMTx__ "llx"
#define __UINTPTR_FMTX__ "llX"
#define __FLT16_DENORM_MIN__ 5.9604644775390625e-8F16
#define __FLT16_HAS_DENORM__ 1
#define __FLT16_DIG__ 3
#define __FLT16_DECIMAL_DIG__ 5
#define __FLT16_EPSILON__ 9.765625e-4F16
#define __FLT16_HAS_INFINITY__ 1
#define __FLT16_HAS_QUIET_NAN__ 1
#define __FLT16_MANT_DIG__ 11
#define __FLT16_MAX_10_EXP__ 4
#define __FLT16_MAX_EXP__ 16
#define __FLT16_MAX__ 6.5504e+4F16
#define __FLT16_MIN_10_EXP__ (-4)
#define __FLT16_MIN_EXP__ (-13)
#define __FLT16_MIN__ 6.103515625e-5F16
#define __FLT_DENORM_MIN__ 1.40129846e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_DIG__ 6
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_EPSILON__ 1.19209290e-7F
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __FLT_MANT_DIG__ 24
#define __FLT_MAX_10_EXP__ 38
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX__ 3.40282347e+38F
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN__ 1.17549435e-38F
#define __DBL_DENORM_MIN__ 4.9406564584124654e-324
#define __DBL_HAS_DENORM__ 1
#define __DBL_DIG__ 15
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_EPSILON__ 2.2204460492503131e-16
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_MAX_10_EXP__ 308
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX__ 1.7976931348623157e+308
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN__ 2.2250738585072014e-308
#define __LDBL_DENORM_MIN__ 3.64519953188247460253e-4951L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_DIG__ 18
#define __LDBL_DECIMAL_DIG__ 21
#define __LDBL_EPSILON__ 1.08420217248550443401e-19L
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 64
#define __LDBL_MAX_10_EXP__ 4932
#define __LDBL_MAX_EXP__ 16384
#define __LDBL_MAX__ 1.18973149535723176502e+4932L
#define __LDBL_MIN_10_EXP__ (-4931)
#define __LDBL_MIN_EXP__ (-16381)
#define __LDBL_MIN__ 3.36210314311209350626e-4932L
#define __POINTER_WIDTH__ 64
#define __BIGGEST_ALIGNMENT__ 16
#define __WCHAR_UNSIGNED__ 1
#define __WINT_UNSIGNED__ 1
#define __INT8_TYPE__ signed char
#define __INT8_FMTd__ "hhd"
#define __INT8_FMTi__ "hhi"
#define __INT8_C_SUFFIX__ 
#define __INT16_TYPE__ short
#define __INT16_FMTd__ "hd"
#define __INT16_FMTi__ "hi"
#define __INT16_C_SUFFIX__ 
#define __INT32_TYPE__ int
#define __INT32_FMTd__ "d"
#define __INT32_FMTi__ "i"
#define __INT32_C_SUFFIX__ 
#define __INT64_TYPE__ long long int
#define __INT64_FMTd__ "lld"
#define __INT64_FMTi__ "lli"
#define __INT64_C_SUFFIX__ LL
#define __UINT8_TYPE__ unsigned char
#define __UINT8_FMTo__ "hho"
#define __UINT8_FMTu__ "hhu"
#define __UINT8_FMTx__ "hhx"
#define __UINT8_FMTX__ "hhX"
#define __UINT8_C_SUFFIX__ 
#define __UINT8_MAX__ 255
#define __INT8_MAX__ 127
#define __UINT16_TYPE__ unsigned short
#define __UINT16_FMTo__ "ho"
#define __UINT16_FMTu__ "hu"
#define __UINT16_FMTx__ "hx"
#define __UINT16_FMTX__ "hX"
#define __UINT16_C_SUFFIX__ 
#define __UINT16_MAX__ 65535
#define __INT16_MAX__ 32767
#define __UINT32_TYPE__ unsigned int
#define __UINT32_FMTo__ "o"
#define __UINT32_FMTu__ "u"
#define __UINT32_FMTx__ "x"
#define __UINT32_FMTX__ "X"
#define __UINT32_C_SUFFIX__ U
#define __UINT32_MAX__ 4294967295U
#define __INT32_MAX__ 2147483647
#define __UINT64_TYPE__ long long unsigned int
#define __UINT64_FMTo__ "llo"
#define __UINT64_FMTu__ "llu"
#define __UINT64_FMTx__ "llx"
#define __UINT64_FMTX__ "llX"
#define __UINT64_C_SUFFIX__ ULL
#define __UINT64_MAX__ 18446744073709551615ULL
#define __INT64_MAX__ 9223372036854775807LL
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST8_MAX__ 127
#define __INT_LEAST8_WIDTH__ 8
#define __INT_LEAST8_FMTd__ "hhd"
#define __INT_LEAST8_FMTi__ "hhi"
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST8_MAX__ 255
#define __UINT_LEAST8_FMTo__ "hho"
#define __UINT_LEAST8_FMTu__ "hhu"
#define __UINT_LEAST8_FMTx__ "hhx"
#define __UINT_LEAST8_FMTX__ "hhX"
#define __INT_LEAST16_TYPE__ short
#define __INT_LEAST16_MAX__ 32767
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST16_FMTd__ "hd"
#define __INT_LEAST16_FMTi__ "hi"
#define __UINT_LEAST16_TYPE__ unsigned short
#define __UINT_LEAST16_MAX__ 65535
#define __UINT_LEAST16_FMTo__ "ho"
#define __UINT_LEAST16_FMTu__ "hu"
#define __UINT_LEAST16_FMTx__ "hx"
#define __UINT_LEAST16_FMTX__ "hX"
#define __INT_LEAST32_TYPE__ int
#define __INT_LEAST32_MAX__ 2147483647
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST32_FMTd__ "d"
#define __INT_LEAST32_FMTi__ "i"
#define __UINT_LEAST32_TYPE__ unsigned int
#define __UINT_LEAST32_MAX__ 4294967295U
#define __UINT_LEAST32_FMTo__ "o"
#define __UINT_LEAST32_FMTu__ "u"
#define __UINT_LEAST32_FMTx__ "x"
#define __UINT_LEAST32_FMTX__ "X"
#define __INT_LEAST64_TYPE__ long long int
#define __INT_LEAST64_MAX__ 9223372036854775807LL
#define __INT_LEAST64_WIDTH__ 64
#define __INT_LEAST64_FMTd__ "lld"
#define __INT_LEAST64_FMTi__ "lli"
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __UINT_LEAST64_MAX__ 18446744073709551615ULL
#define __UINT_LEAST64_FMTo__ "llo"
#define __UINT_LEAST64_FMTu__ "llu"
#define __UINT_LEAST64_FMTx__ "llx"
#define __UINT_LEAST64_FMTX__ "llX"
#define __INT_FAST8_TYPE__ signed char
#define __INT_FAST8_MAX__ 127
#define __INT_FAST8_WIDTH__ 8
#define __INT_FAST8_FMTd__ "hhd"
#define __INT_FAST8_FMTi__ "hhi"
#define __UINT_FAST8_TYPE__ unsigned char
#define __UINT_FAST8_MAX__ 255
#define __UINT_FAST8_FMTo__ "hho"
#define __UINT_FAST8_FMTu__ "hhu"
#define __UINT_FAST8_FMTx__ "hhx"
#define __UINT_FAST8_FMTX__ "hhX"
#define __INT_FAST16_TYPE__ short
#define __INT_FAST16_MAX__ 32767
#define __INT_FAST16_WIDTH__ 16
#define __INT_FAST16_FMTd__ "hd"
#define __INT_FAST16_FMTi__ "hi"
#define __UINT_FAST16_TYPE__ unsigned short
#define __UINT_FAST16_MAX__ 65535
#define __UINT_FAST16_FMTo__ "ho"
#define __UINT_FAST16_FMTu__ "hu"
#define __UINT_FAST16_FMTx__ "hx"
#define __UINT_FAST16_FMTX__ "hX"
#define __INT_FAST32_TYPE__ int
#define __INT_FAST32_MAX__ 2147483647
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST32_FMTd__ "d"
#define __INT_FAST32_FMTi__ "i"
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST32_MAX__ 4294967295U
#define __UINT_FAST32_FMTo__ "o"
#define __UINT_FAST32_FMTu__ "u"
#define __UINT_FAST32_FMTx__ "x"
#define __UINT_FAST32_FMTX__ "X"
#define __INT_FAST64_TYPE__ long long int
#define __INT_FAST64_MAX__ 9223372036854775807LL
#define __INT_FAST64_WIDTH__ 64
#define __INT_FAST64_FMTd__ "lld"
#define __INT_FAST64_FMTi__ "lli"
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __UINT_FAST64_MAX__ 18446744073709551615ULL
#define __UINT_FAST64_FMTo__ "llo"
#define __UINT_FAST64_FMTu__ "llu"
#define __UINT_FAST64_FMTx__ "llx"
#define __UINT_FAST64_FMTX__ "llX"
#define __USER_LABEL_PREFIX__ 
#define __FINITE_MATH_ONLY__ 0
#define __GNUC_STDC_INLINE__ 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __CLANG_ATOMIC_BOOL_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __CLANG_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __CLANG_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __CLANG_ATOMIC_SHORT_LOCK_FREE 2
#define __CLANG_ATOMIC_INT_LOCK_FREE 2
#define __CLANG_ATOMIC_LONG_LOCK_FREE 2
#define __CLANG_ATOMIC_LLONG_LOCK_FREE 2
#define __CLANG_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __NO_INLINE__ 1
#define __PIC__ 2
#define __pic__ 2
#define __FLT_RADIX__ 2
#define __DECIMAL_DIG__ __LDBL_DECIMAL_DIG__
#define __SSP_STRONG__ 2
#define __GCC_ASM_FLAG_OUTPUTS__ 1
#define __code_model_small__ 1
#define __amd64__ 1
#define __amd64 1
#define __x86_64 1
#define __x86_64__ 1
#define __SEG_GS 1
#define __SEG_FS 1
#define __seg_gs __attribute__((address_space(256)))
#define __seg_fs __attribute__((address_space(257)))
#define __znver3 1
#define __znver3__ 1
#define __tune_znver3__ 1
#define __REGISTER_PREFIX__ 
#define __NO_MATH_INLINES 1
#define __AES__ 1
#define __VAES__ 1
#define __PCLMUL__ 1
#define __VPCLMULQDQ__ 1
#define __LAHF_SAHF__ 1
#define __LZCNT__ 1
#define __RDRND__ 1
#define __FSGSBASE__ 1
#define __BMI__ 1
#define __BMI2__ 1
#define __POPCNT__ 1
#define __PRFCHW__ 1
#define __RDSEED__ 1
#define __ADX__ 1
#define __MOVBE__ 1
#define __SSE4A__ 1
#define __FMA__ 1
#define __F16C__ 1
#define __SHA__ 1
#define __FXSR__ 1
#define __XSAVE__ 1
#define __XSAVEOPT__ 1
#define __XSAVEC__ 1
#define __XSAVES__ 1
#define __CLFLUSHOPT__ 1
#define __CLWB__ 1
#define __SHSTK__ 1
#define __CLZERO__ 1
#define __RDPID__ 1
#define __RDPRU__ 1
#define __CRC32__ 1
#define __AVX2__ 1
#define __AVX__ 1
#define __SSE4_2__ 1
#define __SSE4_1__ 1
#define __SSSE3__ 1
#define __SSE3__ 1
#define __SSE2__ 1
#define __SSE2_MATH__ 1
#define __SSE__ 1
#define __SSE_MATH__ 1
#define __MMX__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_16 1
#define __SIZEOF_FLOAT128__ 16
#define _WIN32 1
#define _WIN64 1
#define WIN32 1
#define __WIN32 1
#define __WIN32__ 1
#define WINNT 1
#define __WINNT 1
#define __WINNT__ 1
#define WIN64 1
#define __WIN64 1
#define __WIN64__ 1
#define __MINGW64__ 1
#define __MSVCRT__ 1
#define __MINGW32__ 1
#define __declspec(a) __attribute__((a))
#define _cdecl __attribute__((__cdecl__))
#define __cdecl __attribute__((__cdecl__))
#define _stdcall __attribute__((__stdcall__))
#define __stdcall __attribute__((__stdcall__))
#define _fastcall __attribute__((__fastcall__))
#define __fastcall __attribute__((__fastcall__))
#define _thiscall __attribute__((__thiscall__))
#define __thiscall __attribute__((__thiscall__))
#define _pascal __attribute__((__pascal__))
#define __pascal __attribute__((__pascal__))
#define __STDC__ 1
#define __STDC_HOSTED__ 1
#define __STDC_VERSION__ 201710L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
# 1 "<command line>" 1
#define _DEBUG 1
#define BL808 1
#define ARCH_RISCV 1
#define CPU_M0 1
# 1 "<built-in>" 2
# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/tzc_nsec_reg.h" 2
/**
  ******************************************************************************
  * @file    tzc_nsec_reg.h
  * @version V1.0
  * @date    2021-09-10
  * @brief   This file is the description of.IP register
  ******************************************************************************
  * @attention
  *
  * <h2><center>&copy; COPYRIGHT(c) 2020 Bouffalo Lab</center></h2>
  *
  * Redistribution and use in source and binary forms, with or without modification,
  * are permitted provided that the following conditions are met:
  *   1. Redistributions of source code must retain the above copyright notice,
  *      this list of conditions and the following disclaimer.
  *   2. Redistributions in binary form must reproduce the above copyright notice,
  *      this list of conditions and the following disclaimer in the documentation
  *      and/or other materials provided with the distribution.
  *   3. Neither the name of Bouffalo Lab nor the names of its contributors
  *      may be used to endorse or promote products derived from this software
  *      without specific prior written permission.
  *
  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  *
  ******************************************************************************
  */

#define __TZC_NSEC_REG_H__ 

# 1 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h" 1

#define __BL808_H__ 

/** @addtogroup Configuration_section_for_RISCV
  * @{
  */

/**
  * @brief Configuration of the Processor and Core Peripherals
   */

#define CORE_ID_ADDRESS (0xF0000000)
#define CORE_ID_M0 (0xE9070000)
#define CORE_ID_D0 (0xDEAD5500)
#define CORE_ID_LP (0xDEADE902)

#define CORE_M0_JTAG_TCK_PIN (GLB_GPIO_PIN_27)
#define CORE_M0_JTAG_TMS_PIN (GLB_GPIO_PIN_28)
#define CORE_M0_JTAG_TCK_FUNC (GPIO_FUN_M_CJTAG)
#define CORE_M0_JTAG_TMS_FUNC (GPIO_FUN_M_CJTAG)

#define IPC_SYNC_ADDR1 0x40000000
#define IPC_SYNC_ADDR2 0x40000004
#define IPC_SYNC_FLAG 0x12345678

/**
  * @}
  */

/** @addtogroup Peripheral_interrupt_number_definition
  * @{
  */
# 42 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
#define IRQ_NUM_BASE 16


/**
 * @brief BL808 Interrupt Number Definition, according to the selected device
 *        in @ref Library_configuration_section
 */
typedef enum {
# 63 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
    SSOFT_IRQn = 1, /*!< 1 RISCV supervisor software Interrupt                             */
    MSOFT_IRQn = 3, /*!< 3 RISCV machine software Interrupt                                */
    STIME_IRQn = 5, /*!< 5 RISCV supervisor time Interrupt                                 */
    MTIME_IRQn = 7, /*!< 7 RISCV machine time Interrupt                                    */
    SEXT_IRQn = 9, /*!< 9 RISCV S-mode external  Interrupt                                */
    MEXT_IRQn = 11, /*!< 11 RISCV M-mode external  Interrupt                               */
    CLIC_SOFT_PEND_IRQn = 12, /*!< 12 RISCV CLIC software pending  Interrupt                         */
# 78 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
    /******  BL808 specific Interrupt Numbers **********************************************************************/
    BMX_MCU_BUS_ERR_IRQn = 16 + 0, /*!< bmx mcu bus_err_int Interrupt                                     */
    BMX_MCU_TO_IRQn = 16 + 1, /*!< bmx_timeout_int|mcu_timeout_int Interrupt                         */
    M0_RESERVED2_IRQn = 16 + 2, /*!< reserved Interrupt                                                */
    IPC_M0_IRQn = 16 + 3, /*!< ipc0_m0_irq Interrupt                                             */
    AUDIO_IRQn = 16 + 4, /*!< Audio Interrupt                                                   */
    RF_TOP_INT0_IRQn = 16 + 5, /*!< RF_TOP_INT0 Interrupt                                             */
    RF_TOP_INT1_IRQn = 16 + 6, /*!< RF_TOP_INT1 Interrupt                                             */
    LZ4D_IRQn = 16 + 7, /*!< LZ4 decompressor Interrupt                                        */
    GAUGE_ITF_IRQn = 16 + 8, /*!< gauge_itf_int Interrupt                                           */
    SEC_ENG_ID1_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 9, /*!< sec_eng_id1 Interrupt                                             */
    SEC_ENG_ID0_SHA_AES_TRNG_PKA_GMAC_IRQn = 16 + 10, /*!< sec_eng_id0 Interrupt                                             */
    SEC_ENG_ID1_CDET_IRQn = 16 + 11, /*!< sec_eng_id1_cdet  Interrupt                                       */
    SEC_ENG_ID0_CDET_IRQn = 16 + 12, /*!< sec_eng_id0_cdet Interrupt                                        */
    SF_CTRL_ID1_IRQn = 16 + 13, /*!< sf_ctrl_id1 Interrupt                                             */
    SF_CTRL_ID0_IRQn = 16 + 14, /*!< sf_ctrl_id0 Interrupt                                             */
    DMA0_ALL_IRQn = 16 + 15, /*!< DMA0_INTR_ALL Interrupt                                           */
    DMA1_ALL_IRQn = 16 + 16, /*!< DMA1_INTR_ALL Interrupt                                           */
    SDH_IRQn = 16 + 17, /*!< sdh Interrupt                                                     */
    MM_ALL_IRQn = 16 + 18, /*!< MM System All Interrupt                                           */
    IRTX_IRQn = 16 + 19, /*!< IR TX Interrupt                                                   */
    IRRX_IRQn = 16 + 20, /*!< IR RX Interrupt                                                   */
    USB_IRQn = 16 + 21, /*!< USB  Interrupt                                                    */
    AUPDM_TOUCH_IRQn = 16 + 22, /*!< aupdm_touch_int Interrupt                                         */
    M0_RESERVED23_IRQn = 16 + 23, /*!< reserved Interrupt                                                */
    EMAC_IRQn = 16 + 24, /*!< EMAC  Interrupt                                                   */
    GPADC_DMA_IRQn = 16 + 25, /*!< GPADC_DMA Interrupt                                               */
    EFUSE_IRQn = 16 + 26, /*!< Efuse Interrupt                                                   */
    SPI0_IRQn = 16 + 27, /*!< SPI0  Interrupt                                                   */
    UART0_IRQn = 16 + 28, /*!< UART0 Interrupt                                                   */
    UART1_IRQn = 16 + 29, /*!< UART1 Interrupt                                                   */
    UART2_IRQn = 16 + 30, /*!< UART2 Interrupt                                                   */
    GPIO_DMA_IRQn = 16 + 31, /*!< GPIO DMA Interrupt                                                */
    I2C0_IRQn = 16 + 32, /*!< I2C0  Interrupt                                                   */
    PWM_IRQn = 16 + 33, /*!< PWM Interrupt                                                     */
    IPC_RSVD_IRQn = 16 + 34, /*!< ipc reserved Interrupt                                            */
    IPC_LP_IRQn = 16 + 35, /*!< ipc lp_irq Interrupt                                              */
    TIMER0_CH0_IRQn = 16 + 36, /*!< Timer0 Channel 0 Interrupt                                        */
    TIMER0_CH1_IRQn = 16 + 37, /*!< Timer0 Channel 1 Interrupt                                        */
    TIMER0_WDT_IRQn = 16 + 38, /*!< Timer0 Watch Dog Interrupt                                        */
    I2C1_IRQn = 16 + 39, /*!< I2C1  Interrupt                                                   */
    I2S_IRQn = 16 + 40, /*!< I2S  Interrupt                                                    */
    ANA_OCP_OUT_TO_CPU_0_IRQn = 16 + 41, /*!< ana_ocp_out_to_cpu_irq0 Interrupt                                 */
    ANA_OCP_OUT_TO_CPU_1_IRQn = 16 + 42, /*!< ana_ocp_out_to_cpu_irq1 Interrupt                                 */
    ANA_OCP_OUT_TO_CPU_2_IRQn = 16 + 43, /*!< ana_ocp_out_to_cpu_irq2 Interrupt                                 */
    GPIO_INT0_IRQn = 16 + 44, /*!< GPIO Interrupt                                                    */
    DM_IRQn = 16 + 45, /*!< DM Interrupt                                                      */
    BT_IRQn = 16 + 46, /*!< BT Interrupt                                                      */
    M154_REQ_ACK_IRQn = 16 + 47, /*!< M154 req enh ack Interrupt                                        */
    M154_INT_IRQn = 16 + 48, /*!< M154 Interrupt                                                    */
    M154_AES_IRQn = 16 + 49, /*!< m154 aes Interrupt                                                */
    PDS_WAKEUP_IRQn = 16 + 50, /*!< PDS Wakeup Interrupt                                              */
    HBN_OUT0_IRQn = 16 + 51, /*!< Hibernate out 0 Interrupt                                         */
    HBN_OUT1_IRQn = 16 + 52, /*!< Hibernate out 1 Interrupt                                         */
    BOR_IRQn = 16 + 53, /*!< BOR Interrupt                                                     */
    WIFI_IRQn = 16 + 54, /*!< WIFI To CPU Interrupt                                             */
    BZ_PHY_INT_IRQn = 16 + 55, /*!< BZ phy Interrupt                                                  */
    BLE_IRQn = 16 + 56, /*!< BLE Interrupt                                                     */
    MAC_TXRX_TIMER_IRQn = 16 + 57, /*!< MAC Tx Rx Timer Interrupt                                         */
    MAC_TXRX_MISC_IRQn = 16 + 58, /*!< MAC Tx Rx Misc Interrupt                                          */
    MAC_RX_TRG_IRQn = 16 + 59, /*!< MAC Rx Trigger Interrupt                                          */
    MAC_TX_TRG_IRQn = 16 + 60, /*!< MAC tx Trigger Interrupt                                          */
    MAC_GEN_IRQn = 16 + 61, /*!< MAC Gen Interrupt                                                 */
    MAC_PORT_TRG_IRQn = 16 + 62, /*!< MAC Prot Trigger Interrupt                                        */
    WIFI_IPC_PUBLIC_IRQn = 16 + 63, /*!< WIFI Ipc Interrupt                                                */
    IRQn_LAST,
# 217 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
} IRQn_Type;

/* Add following macro definition in order to pass the compilation */

#define BMX_DSP_BUS_ERR_IRQn (IRQn_LAST)
#define D0_RESERVED1_IRQn (IRQn_LAST)
#define D0_RESERVED2_IRQn (IRQn_LAST)
#define UART3_IRQn (IRQn_LAST)
#define I2C2_IRQn (IRQn_LAST)
#define I2C3_IRQn (IRQn_LAST)
#define SPI1_IRQn (IRQn_LAST)
#define D0_RESERVED4_IRQn (IRQn_LAST)
#define D0_RESERVED5_IRQn (IRQn_LAST)
#define SEOF_INT0_IRQn (IRQn_LAST)
#define SEOF_INT1_IRQn (IRQn_LAST)
#define SEOF_INT2_IRQn (IRQn_LAST)
#define DVP2BUS_INT0_IRQn (IRQn_LAST)
#define DVP2BUS_INT1_IRQn (IRQn_LAST)
#define DVP2BUS_INT2_IRQn (IRQn_LAST)
#define DVP2BUS_INT3_IRQn (IRQn_LAST)
#define H264_BS_IRQn (IRQn_LAST)
#define H264_FRAME_IRQn (IRQn_LAST)
#define H264_SEQ_DONE_IRQn (IRQn_LAST)
#define MJPEG_IRQn (IRQn_LAST)
#define H264_S_BS_IRQn (IRQn_LAST)
#define H264_S_FRAME_IRQn (IRQn_LAST)
#define H264_S_SEQ_DONE_IRQn (IRQn_LAST)
#define DMA2_INT0_IRQn (IRQn_LAST)
#define DMA2_INT1_IRQn (IRQn_LAST)
#define DMA2_INT2_IRQn (IRQn_LAST)
#define DMA2_INT3_IRQn (IRQn_LAST)
#define DMA2_INT4_IRQn (IRQn_LAST)
#define DMA2_INT5_IRQn (IRQn_LAST)
#define DMA2_INT6_IRQn (IRQn_LAST)
#define DMA2_INT7_IRQn (IRQn_LAST)
#define SDH_MMC1_IRQn (IRQn_LAST)
#define SDH_MMC3_IRQn (IRQn_LAST)
#define SDH2PMU_WAKEUP1_IRQn (IRQn_LAST)
#define SDH2PMU_WAKEUP3_IRQn (IRQn_LAST)
#define EMAC2_IRQn (IRQn_LAST)
#define MIPI_CSI_IRQn (IRQn_LAST)
#define IPC_D0_IRQn (IRQn_LAST)
#define APU_IRQn (IRQn_LAST)
#define MJDEC_IRQn (IRQn_LAST)
#define DVP2BUS_INT4_IRQn (IRQn_LAST)
#define DVP2BUS_INT5_IRQn (IRQn_LAST)
#define DVP2BUS_INT6_IRQn (IRQn_LAST)
#define DVP2BUS_INT7_IRQn (IRQn_LAST)
#define DMA2D_INT0_IRQn (IRQn_LAST)
#define DMA2D_INT1_IRQn (IRQn_LAST)
#define DISPLAY_IRQn (IRQn_LAST)
#define SEOF_INT3_IRQn (IRQn_LAST)
#define RESERVED1_IRQn (IRQn_LAST)
#define RESERVED2_IRQn (IRQn_LAST)
#define OSD_IRQn (IRQn_LAST)
#define DBI_IRQn (IRQn_LAST)
#define D0_RESERVED6_IRQn (IRQn_LAST)
#define OSDA_BUS_DRAIN_IRQn (IRQn_LAST)
#define OSDB_BUS_DRAIN_IRQn (IRQn_LAST)
#define OSD_PB_IRQn (IRQn_LAST)
#define D0_RESERVED7_IRQn (IRQn_LAST)
#define MIPI_DSI_IRQn (IRQn_LAST)
#define D0_RESERVED8_IRQn (IRQn_LAST)
#define TIMER1_CH0_IRQn (IRQn_LAST)
#define TIMER1_CH1_IRQn (IRQn_LAST)
#define TIMER1_WDT_IRQn (IRQn_LAST)
#define WL_ALL_IRQn (IRQn_LAST)
#define PDS_IRQn (IRQn_LAST)
# 352 "../bouffalo_drivers/soc/bl808/std/include/hardware/bl808.h"
/**
 * @brief BL808 Memory Map Definitions
 */
#define BL808_OCRAM_BASE (0x22020000)
#define BL808_OCRAM_END (0x22020000 + 64 * 1024)
#define BL808_OCRAM_CACHEABLE_BASE (0x62020000)
#define BL808_OCRAM_CACHEABLE_END (0x62020000 + 64 * 1024)

#define BL808_WRAM_BASE (0x22030000)
#define BL808_WRAM_END (0x22030000 + 160 * 1024)
#define BL808_WRAM_CACHEABLE_BASE (0x62030000)
#define BL808_WRAM_CACHEABLE_END (0x62030000 + 160 * 1024)

#define BL808_MCU_ALLRAM_BASE (0x22020000)
#define BL808_MCU_ALLRAM_END (0x22020000 + 64 * 1024 + 160 * 1024)
#define BL808_MCU_ALLRAM_CACHEABLE_BASE (0x62020000)
#define BL808_MCU_ALLRAM_CACHEABLE_END (0x62020000 + 64 * 1024 + 160 * 1024)

#define BL808_DRAM_BASE (0x3EF80000)
#define BL808_DRAM_END (0x3EF80000 + 512 * 1024)
#define BL808_DRAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_DRAM_CACHEABLE_END (0x7EF80000 + 512 * 1024)

#define BL808_VRAM_BASE (0x3F000000)
#define BL808_VRAM_END (0x3F000000 + 32 * 1024)
#define BL808_VRAM_CACHEABLE_BASE (0x7F000000)
#define BL808_VRAM_CACHEABLE_END (0x7F000000 + 32 * 1024)

#define BL808_MM_ALLRAM_BASE (0x3EF80000)
#define BL808_MM_ALLRAM_END (0x3EF80000 + 512 * 1024 + 32 * 1024)
#define BL808_MM_ALLRAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_MM_ALLRAM_CACHEABLE_END (0x7EF80000 + 512 * 1024 + 32 * 1024)

#define BL808_FLASH_XIP_BASE (0x58000000)
#define BL808_FLASH_XIP_END (0x58000000 + 64 * 1024 * 1024)
#define BL808_FLASH2_XIP_BASE (0x5C000000)
#define BL808_FLASH2_XIP_END (0x5C000000 + 64 * 1024 * 1024)
#define BL808_FLASH_XIP_REMAP0_BASE (0xD8000000)
#define BL808_FLASH_XIP_REMAP0_END (0xD8000000 + 64 * 1024 * 1024)
#define BL808_FLASH2_XIP_REMAP0_BASE (0xDC000000)
#define BL808_FLASH2_XIP_REMAP0_END (0xDC000000 + 64 * 1024 * 1024)

#define BL808_MM_WHOLERAM_BASE (0x3EF80000)
#define BL808_MM_WHOLERAM_END (0x3EF80000 + 512 * 1024 + 96 * 1024)
#define BL808_MM_WHOLERAM_CACHEABLE_BASE (0x7EF80000)
#define BL808_MM_WHOLERAM_CACHEABLE_END (0x7EF80000 + 512 * 1024 + 96 * 1024)

/*@} end of group Memory_Map_Section */

/* BL808 peripherals base address */
/* WLSYS */
#define GLB_BASE ((uint32_t)0x20000000)
#define MIX_BASE ((uint32_t)0x20001000)
#define GPIP_BASE ((uint32_t)0x20002000)
#define PHY_BASE ((uint32_t)0x20002800)
#define AGC_BASE ((uint32_t)0x20002c00)
#define SEC_DBG_BASE ((uint32_t)0x20003000)
#define SEC_ENG_BASE ((uint32_t)0x20004000)
#define TZ1_BASE ((uint32_t)0x20005000)
#define TZC_SEC_BASE ((uint32_t)0x20005000)
#define TZ2_BASE ((uint32_t)0x20006000)
#define TZC_NSEC_BASE ((uint32_t)0x20006000)
#define EFUSE_BASE ((uint32_t)0x20056000)
#define EF_DATA_BASE ((uint32_t)0x20056000)
#define EF_CTRL_BASE ((uint32_t)0x20056000)
#define CCI_BASE ((uint32_t)0x20008000)
#define MCU_MISC_BASE ((uint32_t)0x20009000)
#define L1C_BASE ((uint32_t)0x20009000)
#define UART0_BASE ((uint32_t)0x2000a000)
#define UART1_BASE ((uint32_t)0x2000a100)
#define SPI0_BASE ((uint32_t)0x2000a200)
#define I2C0_BASE ((uint32_t)0x2000a300)
#define PWM_BASE ((uint32_t)0x2000a400)
#define TIMER0_BASE ((uint32_t)0x2000a500)
#define IR_BASE ((uint32_t)0x2000a600)
#define CKS_BASE ((uint32_t)0x2000a700)
#define IPC0_BASE ((uint32_t)0x2000a800)
#define IPC1_BASE ((uint32_t)0x2000a840)
#define I2C1_BASE ((uint32_t)0x2000a900)
#define UART2_BASE ((uint32_t)0x2000aa00)
#define I2S_BASE ((uint32_t)0x2000ab00)
#define PDM0_BASE ((uint32_t)0x2000a000)
#define LZ4D_BASE ((uint32_t)0x2000ad00)
#define QSPI_BASE ((uint32_t)0x2000b000)
#define SF_CTRL_BASE ((uint32_t)0x2000b000)
#define SF_CTRL_BUF_BASE ((uint32_t)0x2000b600)
#define DMA0_BASE ((uint32_t)0x2000c000)
#define PDS_BASE ((uint32_t)0x2000e000)
#define HBN_BASE ((uint32_t)0x2000f000)
#define AON_BASE ((uint32_t)0x2000f000)
#define EMI_MISC_BASE ((uint32_t)0x20050000)
#define PSRAM_CTRL_BASE ((uint32_t)0x20052000)
#define USB_BASE ((uint32_t)0x20072000)
#define AUDIO_BASE ((uint32_t)0x20055000)
#define SDH_BASE ((uint32_t)0x20060000)
#define EMAC_BASE ((uint32_t)0x20070000)
#define DMA1_BASE ((uint32_t)0x20071000)

/* MMSYS */
#define MM_MISC_BASE ((uint32_t)0x30000000)
#define DMA2_BASE ((uint32_t)0x30001000)
#define UART3_BASE ((uint32_t)0x30002000)
#define I2C2_BASE ((uint32_t)0x30003000)
#define I2C3_BASE ((uint32_t)0x30004000)
#define IPC2_BASE ((uint32_t)0x30005000)
#define DMA2D_BASE ((uint32_t)0x30006000)
#define CLKRST_CTRL_BASE ((uint32_t)0x30007000)
#define MM_GLB_BASE ((uint32_t)0x30007000)
#define SPI1_BASE ((uint32_t)0x30008000)
#define TIMER1_BASE ((uint32_t)0x30009000)
#define PSRAM_UHS_BASE ((uint32_t)0x3000f000)

/* SUBSYS */
#define SUB_MISC_BASE ((uint32_t)0x30010000)
#define SUB_BASE ((uint32_t)0x30011000)
#define DVP0_BASE ((uint32_t)0x30012000)
#define DVP1_BASE ((uint32_t)0x30012100)
#define DVP2_BASE ((uint32_t)0x30012200)
#define DVP3_BASE ((uint32_t)0x30012300)
#define DVP4_BASE ((uint32_t)0x30012400)
#define DVP5_BASE ((uint32_t)0x30012500)
#define DVP6_BASE ((uint32_t)0x30012600)
#define DVP7_BASE ((uint32_t)0x30012700)
#define DVP_TSRC0_BASE ((uint32_t)0x30012800)
#define DVP_TSRC1_BASE ((uint32_t)0x30012900)
#define AXI_CTRL_NR3D_BASE ((uint32_t)0x30012a00)
#define OSD_PROBE_BASE ((uint32_t)0x30012b00)
#define OSD_A_BASE ((uint32_t)0x30013000)
#define OSD_B_BASE ((uint32_t)0x30014000)
#define OSD_DP_BASE ((uint32_t)0x30015000)
#define OSD_BLEND0_OFFSET (0x000)
#define OSD_BLEND1_OFFSET (0x100)
#define OSD_BLEND2_OFFSET (0x200)
#define OSD_BLEND3_OFFSET (0x300)
#define OSD_DRAW_LOW_OFFSET (0x400)
#define OSD_DRAW_HIGH_OFFSET (0x504)
#define MIPI_BASE ((uint32_t)0x3001a000)
#define DBI_BASE ((uint32_t)0x3001b000)
#define DSI_BASE ((uint32_t)0x3001a100)
#define CSI_BASE ((uint32_t)0x3001a000)

/* CODEC_SUBSYS */
#define CODEC_MISC_BASE ((uint32_t)0x30020000)
#define MJPEG_BASE ((uint32_t)0x30021000)
#define VIDEO_BASE ((uint32_t)0x30022000)
#define MJPEG_DEC_BASE ((uint32_t)0x30023000)
#define BL_CNN_BASE ((uint32_t)0x30024000)

#define HBN_RAM_BASE ((uint32_t)0x20010000)

#define RF_BASE ((uint32_t)0x20001000)

typedef enum {
    BL_AHB_MASTER_CPU = 0x00,
    BL_AHB_MASTER_SDU = 0x01,
    BL_AHB_MASTER_SEC = 0x02,
    BL_AHB_MASTER_DMA = 0x03,
    BL_AHB_MASTER_CCI = 0x04,
    BL_AHB_MASTER_WIFI_PLATFORM = 0x05,
    BL_AHB_MASTER_WIFI_MAC_PHY = 0x06,
    BL_AHB_MASTER_WIFI_PHY = 0x07,
    BL_AHB_MASTER_MAX = 0x08,
} BL_AHB_Master_Type;

typedef enum {
    BL_AHB_SLAVE1_GLB = 0x00, //cgen rsvd
    BL_AHB_SLAVE1_RF_TOP = 0x01, //swrst mix
    BL_AHB_SLAVE1_GPIP = 0x02,
    BL_AHB_SLAVE1_SEC_DBG = 0x03,
    BL_AHB_SLAVE1_SEC_ENG = 0x04,
    BL_AHB_SLAVE1_TZ = 0x05, //swrst tz1,cgen tz1+tz2
    BL_AHB_SLAVE1_RSVD6 = 0x06, //swrst tz2,
    BL_AHB_SLAVE1_EF_CTRL = 0x07,
    BL_AHB_SLAVE1_CCI = 0x08, //cgen rsvd
    BL_AHB_SLAVE1_L1C = 0x09, //cgen rsvd
    BL_AHB_SLAVE1_RSVD10 = 0x0A,
    BL_AHB_SLAVE1_SF_CTRL = 0x0B,
    BL_AHB_SLAVE1_DMA = 0x0C,
    BL_AHB_SLAVE1_SDU = 0x0D, //cgen rsvd
    BL_AHB_SLAVE1_PDS = 0x0E, //cgen rsvd
    BL_AHB_SLAVE1_RSVD15 = 0x0F,
    BL_AHB_SLAVE1_UART0 = 0x10,
    BL_AHB_SLAVE1_UART1 = 0x11,
    BL_AHB_SLAVE1_SPI = 0x12,
    BL_AHB_SLAVE1_I2C = 0x13,
    BL_AHB_SLAVE1_PWM = 0x14,
    BL_AHB_SLAVE1_TIMER = 0x15,
    BL_AHB_SLAVE1_IRR = 0x16,
    BL_AHB_SLAVE1_CKS = 0x17,
    BL_AHB_SLAVE1_QDEC = 0x18,
    BL_AHB_SLAVE1_KYS = 0x19,
    BL_AHB_SLAVE1_UART2 = 0x1A,
    BL_AHB_SLAVE1_RSVD27 = 0x1B,
    BL_AHB_SLAVE1_RSVD28 = 0x1C,
    BL_AHB_SLAVE1_RSVD29 = 0x1D,
    BL_AHB_SLAVE1_RSVD30 = 0x1E,
    BL_AHB_SLAVE1_RSVD31 = 0x1F,
    BL_AHB_SLAVE1_MAX = 0x20,
    BL_AHB_SLAVE1_GPADC = 0x21, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_GPDAC = 0x22, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_I2S = 0x23, /* not used for cgen and swrst */
    BL_AHB_SLAVE1_CAM = 0x24, /* not used for cgen and swrst */
} BL_AHB_Slave1_Type;

typedef enum {
    BL_AHB_SLAVE2_RSVD0 = 0x00,
    BL_AHB_SLAVE2_RSVD1 = 0x01,
    BL_AHB_SLAVE2_RSVD2 = 0x02,
    BL_AHB_SLAVE2_RSVD3 = 0x03,
    BL_AHB_SLAVE2_WIFI = 0x04,
    BL_AHB_SLAVE2_RSVD5 = 0x05,
    BL_AHB_SLAVE2_RSVD6 = 0x06,
    BL_AHB_SLAVE2_RSVD7 = 0x07,
    BL_AHB_SLAVE2_BT_BLE = 0x08,
    BL_AHB_SLAVE2_M154 = 0x09,
    BL_AHB_SLAVE2_BT_BLE2 = 0x0A,
    BL_AHB_SLAVE2_M1542 = 0x0B,
    BL_AHB_SLAVE2_RSVD12 = 0x0C,
    BL_AHB_SLAVE2_RSVD13 = 0x0D,
    BL_AHB_SLAVE2_RSVD14 = 0x0E,
    BL_AHB_SLAVE2_RSVD15 = 0x0F,
    BL_AHB_SLAVE2_EXT_EMI_MISC = 0x10,
    BL_AHB_SLAVE2_EXT_PSRAM0_CTRL = 0x11,
    BL_AHB_SLAVE2_EXT_PSRAM1_CTRL = 0x12,
    BL_AHB_SLAVE2_EXT_USB = 0x13,
    BL_AHB_SLAVE2_EXT_MIX2 = 0x14,
    BL_AHB_SLAVE2_EXT_AUDIO = 0x15,
    BL_AHB_SLAVE2_EXT_SDH = 0x16,
    BL_AHB_SLAVE2_EXT_EMAC = 0x17,
    BL_AHB_SLAVE2_EXT_DMA2 = 0x18,
    BL_AHB_SLAVE2_EXT_RSVD25 = 0x19,
    BL_AHB_SLAVE2_EXT_RSVD26 = 0x1A,
    BL_AHB_SLAVE2_EXT_RSVD27 = 0x1B,
    BL_AHB_SLAVE2_MAX = 0x1C,
} BL_AHB_Slave2_Type;

typedef enum {
    BL_AHB_SLAVE3_WIFIPLL_240M = 0x00,
    BL_AHB_SLAVE3_CPUPLL_120M = 0x01,
    BL_AHB_SLAVE3_CPUPLL_300M = 0x02,
    BL_AHB_SLAVE3_CPUPLL_600M = 0x03,
    BL_AHB_SLAVE3_MAX = 0x04,
} BL_AHB_Slave3_Type;

typedef enum {
    BL_AHB_SEC_ENG_AES0 = 0,
    BL_AHB_SEC_ENG_AES1,
    BL_AHB_SEC_ENG_SHA0,
    BL_AHB_SEC_ENG_SHA1,
} BL_AHB_Sec_Eng_Type;

typedef enum {
    BL_AHB_DMA0_CH0 = 0,
    BL_AHB_DMA0_CH1,
    BL_AHB_DMA0_CH2,
    BL_AHB_DMA0_CH3,
    BL_AHB_DMA0_CH4,
    BL_AHB_DMA0_CH5,
    BL_AHB_DMA0_CH6,
    BL_AHB_DMA0_CH7,
} BL_AHB_DMA0_CHNL_Type;

typedef enum {
    BL_CORE_MASTER_IBUS_CPU = 0,
    BL_CORE_MASTER_DBUS_CPU,
    BL_CORE_MASTER_BUS_S2F,
    BL_CORE_MASTER_MAX,
} BL_Core_Master_Type;

typedef enum {
    BL_CORE_SLAVE0_DTCM_CPU = 0,
    BL_CORE_SLAVE0_MAX,
} BL_Core_Slave0_Type;

typedef enum {
    BL_CORE_SLAVE1_XIP_CPU = 0,
    BL_CORE_SLAVE1_ITCM_CPU,
    BL_CORE_SLAVE1_ROM,
    BL_CORE_SLAVE1_MAX,
} BL_Core_Slave1_Type;

typedef enum {
    BL_CORE_SLAVE2_F2S = 0,
    BL_CORE_SLAVE2_MAX,
} BL_Core_Slave2_Type;

/**
  * @}
  */
//#include <stdint.h>
// /* ARM CPU include files */
// #ifdef ARCH_ARM
// #ifdef CPU_AP_CM4
// #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */
// #endif
// #ifdef CPU_NP_CM0
// #include "core_cm0.h" /* Cortex-M0 processor and core peripherals */
// #endif
// #endif
// /* RISCV CPU include files */
// #ifdef ARCH_RISCV
// #ifdef __GNUC__
// #include <csi_core.h>
// #endif
// #endif
# 40 "../bouffalo_drivers/soc/bl808/std/include/hardware/tzc_nsec_reg.h" 2

/* 0x40 : tzc_rom_tzsrg_ctrl */
#define TZC_NSEC_TZC_ROM_TZSRG_CTRL_OFFSET (0x40)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_ID_EN TZC_NSEC_TZC_ROM_TZSRG_R0_ID_EN
#define TZC_NSEC_TZC_ROM_TZSRG_R0_ID_EN_POS (0U)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_ID_EN_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R0_ID_EN_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R0_ID_EN_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_R1_ID_EN TZC_NSEC_TZC_ROM_TZSRG_R1_ID_EN
#define TZC_NSEC_TZC_ROM_TZSRG_R1_ID_EN_POS (2U)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_ID_EN_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R1_ID_EN_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R1_ID_EN_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_R2_ID_EN TZC_NSEC_TZC_ROM_TZSRG_R2_ID_EN
#define TZC_NSEC_TZC_ROM_TZSRG_R2_ID_EN_POS (4U)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_ID_EN_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R2_ID_EN_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R2_ID_EN_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_R0_EN TZC_NSEC_TZC_ROM_TZSRG_R0_EN
#define TZC_NSEC_TZC_ROM_TZSRG_R0_EN_POS (16U)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_EN_LEN (1U)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_EN_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R0_EN_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_EN_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R0_EN_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_R1_EN TZC_NSEC_TZC_ROM_TZSRG_R1_EN
#define TZC_NSEC_TZC_ROM_TZSRG_R1_EN_POS (17U)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_EN_LEN (1U)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_EN_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R1_EN_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_EN_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R1_EN_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_R2_EN TZC_NSEC_TZC_ROM_TZSRG_R2_EN
#define TZC_NSEC_TZC_ROM_TZSRG_R2_EN_POS (18U)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_EN_LEN (1U)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_EN_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R2_EN_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_EN_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R2_EN_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_R0_LOCK TZC_NSEC_TZC_ROM_TZSRG_R0_LOCK
#define TZC_NSEC_TZC_ROM_TZSRG_R0_LOCK_POS (24U)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_LOCK_LEN (1U)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_LOCK_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R0_LOCK_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R0_LOCK_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_R1_LOCK TZC_NSEC_TZC_ROM_TZSRG_R1_LOCK
#define TZC_NSEC_TZC_ROM_TZSRG_R1_LOCK_POS (25U)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_LOCK_LEN (1U)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_LOCK_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R1_LOCK_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R1_LOCK_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_R2_LOCK TZC_NSEC_TZC_ROM_TZSRG_R2_LOCK
#define TZC_NSEC_TZC_ROM_TZSRG_R2_LOCK_POS (26U)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_LOCK_LEN (1U)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_LOCK_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R2_LOCK_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R2_LOCK_POS))
#define TZC_NSEC_TZC_SBOOT_DONE TZC_NSEC_TZC_SBOOT_DONE
#define TZC_NSEC_TZC_SBOOT_DONE_POS (28U)
#define TZC_NSEC_TZC_SBOOT_DONE_LEN (4U)
#define TZC_NSEC_TZC_SBOOT_DONE_MSK (((1U << TZC_NSEC_TZC_SBOOT_DONE_LEN) - 1) << TZC_NSEC_TZC_SBOOT_DONE_POS)
#define TZC_NSEC_TZC_SBOOT_DONE_UMSK (~(((1U << TZC_NSEC_TZC_SBOOT_DONE_LEN) - 1) << TZC_NSEC_TZC_SBOOT_DONE_POS))

/* 0x44 : tzc_rom_tzsrg_adr_mask */
#define TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_OFFSET (0x44)
#define TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK
#define TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_POS (0U)
#define TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LEN (10U)
#define TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LOCK TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LOCK
#define TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LOCK_POS (16U)
#define TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LOCK_LEN (1U)
#define TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LOCK_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LOCK_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_ADR_MASK_LOCK_POS))

/* 0x48 : tzc_rom_tzsrg_r0 */
#define TZC_NSEC_TZC_ROM_TZSRG_R0_OFFSET (0x48)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_END TZC_NSEC_TZC_ROM_TZSRG_R0_END
#define TZC_NSEC_TZC_ROM_TZSRG_R0_END_POS (0U)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_END_LEN (10U)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_END_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R0_END_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_END_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R0_END_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_R0_START TZC_NSEC_TZC_ROM_TZSRG_R0_START
#define TZC_NSEC_TZC_ROM_TZSRG_R0_START_POS (16U)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_START_LEN (10U)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_START_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R0_START_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R0_START_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R0_START_POS))

/* 0x4C : tzc_rom_tzsrg_r1 */
#define TZC_NSEC_TZC_ROM_TZSRG_R1_OFFSET (0x4C)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_END TZC_NSEC_TZC_ROM_TZSRG_R1_END
#define TZC_NSEC_TZC_ROM_TZSRG_R1_END_POS (0U)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_END_LEN (10U)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_END_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R1_END_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_END_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R1_END_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_R1_START TZC_NSEC_TZC_ROM_TZSRG_R1_START
#define TZC_NSEC_TZC_ROM_TZSRG_R1_START_POS (16U)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_START_LEN (10U)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_START_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R1_START_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R1_START_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R1_START_POS))

/* 0x50 : tzc_rom_tzsrg_r2 */
#define TZC_NSEC_TZC_ROM_TZSRG_R2_OFFSET (0x50)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_END TZC_NSEC_TZC_ROM_TZSRG_R2_END
#define TZC_NSEC_TZC_ROM_TZSRG_R2_END_POS (0U)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_END_LEN (10U)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_END_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R2_END_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_END_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R2_END_POS))
#define TZC_NSEC_TZC_ROM_TZSRG_R2_START TZC_NSEC_TZC_ROM_TZSRG_R2_START
#define TZC_NSEC_TZC_ROM_TZSRG_R2_START_POS (16U)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_START_LEN (10U)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_START_MSK (((1U << TZC_NSEC_TZC_ROM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R2_START_POS)
#define TZC_NSEC_TZC_ROM_TZSRG_R2_START_UMSK (~(((1U << TZC_NSEC_TZC_ROM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_ROM_TZSRG_R2_START_POS))

/* 0x54 : tzc_rom_tzsrg_r3 */
#define TZC_NSEC_TZC_ROM_TZSRG_R3_OFFSET (0x54)

/* 0x100 : tzc_bmx_tzmid */
#define TZC_NSEC_TZC_BMX_TZMID_OFFSET (0x100)
#define TZC_NSEC_TZC_PICO_TZMID TZC_NSEC_TZC_PICO_TZMID
#define TZC_NSEC_TZC_PICO_TZMID_POS (0U)
#define TZC_NSEC_TZC_PICO_TZMID_LEN (1U)
#define TZC_NSEC_TZC_PICO_TZMID_MSK (((1U << TZC_NSEC_TZC_PICO_TZMID_LEN) - 1) << TZC_NSEC_TZC_PICO_TZMID_POS)
#define TZC_NSEC_TZC_PICO_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_PICO_TZMID_LEN) - 1) << TZC_NSEC_TZC_PICO_TZMID_POS))
#define TZC_NSEC_TZC_MM_TZMID TZC_NSEC_TZC_MM_TZMID
#define TZC_NSEC_TZC_MM_TZMID_POS (1U)
#define TZC_NSEC_TZC_MM_TZMID_LEN (1U)
#define TZC_NSEC_TZC_MM_TZMID_MSK (((1U << TZC_NSEC_TZC_MM_TZMID_LEN) - 1) << TZC_NSEC_TZC_MM_TZMID_POS)
#define TZC_NSEC_TZC_MM_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_MM_TZMID_LEN) - 1) << TZC_NSEC_TZC_MM_TZMID_POS))
#define TZC_NSEC_TZC_USB_TZMID TZC_NSEC_TZC_USB_TZMID
#define TZC_NSEC_TZC_USB_TZMID_POS (2U)
#define TZC_NSEC_TZC_USB_TZMID_LEN (1U)
#define TZC_NSEC_TZC_USB_TZMID_MSK (((1U << TZC_NSEC_TZC_USB_TZMID_LEN) - 1) << TZC_NSEC_TZC_USB_TZMID_POS)
#define TZC_NSEC_TZC_USB_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_USB_TZMID_LEN) - 1) << TZC_NSEC_TZC_USB_TZMID_POS))
#define TZC_NSEC_TZC_WIFI_TZMID TZC_NSEC_TZC_WIFI_TZMID
#define TZC_NSEC_TZC_WIFI_TZMID_POS (3U)
#define TZC_NSEC_TZC_WIFI_TZMID_LEN (1U)
#define TZC_NSEC_TZC_WIFI_TZMID_MSK (((1U << TZC_NSEC_TZC_WIFI_TZMID_LEN) - 1) << TZC_NSEC_TZC_WIFI_TZMID_POS)
#define TZC_NSEC_TZC_WIFI_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_WIFI_TZMID_LEN) - 1) << TZC_NSEC_TZC_WIFI_TZMID_POS))
#define TZC_NSEC_TZC_CCI_TZMID TZC_NSEC_TZC_CCI_TZMID
#define TZC_NSEC_TZC_CCI_TZMID_POS (4U)
#define TZC_NSEC_TZC_CCI_TZMID_LEN (1U)
#define TZC_NSEC_TZC_CCI_TZMID_MSK (((1U << TZC_NSEC_TZC_CCI_TZMID_LEN) - 1) << TZC_NSEC_TZC_CCI_TZMID_POS)
#define TZC_NSEC_TZC_CCI_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_CCI_TZMID_LEN) - 1) << TZC_NSEC_TZC_CCI_TZMID_POS))
#define TZC_NSEC_TZC_SDHM_TZMID TZC_NSEC_TZC_SDHM_TZMID
#define TZC_NSEC_TZC_SDHM_TZMID_POS (5U)
#define TZC_NSEC_TZC_SDHM_TZMID_LEN (1U)
#define TZC_NSEC_TZC_SDHM_TZMID_MSK (((1U << TZC_NSEC_TZC_SDHM_TZMID_LEN) - 1) << TZC_NSEC_TZC_SDHM_TZMID_POS)
#define TZC_NSEC_TZC_SDHM_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_SDHM_TZMID_LEN) - 1) << TZC_NSEC_TZC_SDHM_TZMID_POS))
#define TZC_NSEC_TZC_EMACA_TZMID TZC_NSEC_TZC_EMACA_TZMID
#define TZC_NSEC_TZC_EMACA_TZMID_POS (6U)
#define TZC_NSEC_TZC_EMACA_TZMID_LEN (1U)
#define TZC_NSEC_TZC_EMACA_TZMID_MSK (((1U << TZC_NSEC_TZC_EMACA_TZMID_LEN) - 1) << TZC_NSEC_TZC_EMACA_TZMID_POS)
#define TZC_NSEC_TZC_EMACA_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_EMACA_TZMID_LEN) - 1) << TZC_NSEC_TZC_EMACA_TZMID_POS))
#define TZC_NSEC_TZC_CPU_TZMID TZC_NSEC_TZC_CPU_TZMID
#define TZC_NSEC_TZC_CPU_TZMID_POS (7U)
#define TZC_NSEC_TZC_CPU_TZMID_LEN (1U)
#define TZC_NSEC_TZC_CPU_TZMID_MSK (((1U << TZC_NSEC_TZC_CPU_TZMID_LEN) - 1) << TZC_NSEC_TZC_CPU_TZMID_POS)
#define TZC_NSEC_TZC_CPU_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_CPU_TZMID_LEN) - 1) << TZC_NSEC_TZC_CPU_TZMID_POS))
#define TZC_NSEC_TZC_DMA_TZMID TZC_NSEC_TZC_DMA_TZMID
#define TZC_NSEC_TZC_DMA_TZMID_POS (8U)
#define TZC_NSEC_TZC_DMA_TZMID_LEN (1U)
#define TZC_NSEC_TZC_DMA_TZMID_MSK (((1U << TZC_NSEC_TZC_DMA_TZMID_LEN) - 1) << TZC_NSEC_TZC_DMA_TZMID_POS)
#define TZC_NSEC_TZC_DMA_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_DMA_TZMID_LEN) - 1) << TZC_NSEC_TZC_DMA_TZMID_POS))
#define TZC_NSEC_TZC_DMA2_TZMID TZC_NSEC_TZC_DMA2_TZMID
#define TZC_NSEC_TZC_DMA2_TZMID_POS (9U)
#define TZC_NSEC_TZC_DMA2_TZMID_LEN (1U)
#define TZC_NSEC_TZC_DMA2_TZMID_MSK (((1U << TZC_NSEC_TZC_DMA2_TZMID_LEN) - 1) << TZC_NSEC_TZC_DMA2_TZMID_POS)
#define TZC_NSEC_TZC_DMA2_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_DMA2_TZMID_LEN) - 1) << TZC_NSEC_TZC_DMA2_TZMID_POS))
#define TZC_NSEC_TZC_LZ4_TZMID TZC_NSEC_TZC_LZ4_TZMID
#define TZC_NSEC_TZC_LZ4_TZMID_POS (10U)
#define TZC_NSEC_TZC_LZ4_TZMID_LEN (1U)
#define TZC_NSEC_TZC_LZ4_TZMID_MSK (((1U << TZC_NSEC_TZC_LZ4_TZMID_LEN) - 1) << TZC_NSEC_TZC_LZ4_TZMID_POS)
#define TZC_NSEC_TZC_LZ4_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_LZ4_TZMID_LEN) - 1) << TZC_NSEC_TZC_LZ4_TZMID_POS))
#define TZC_NSEC_TZC_PICO_TZMID_SEL TZC_NSEC_TZC_PICO_TZMID_SEL
#define TZC_NSEC_TZC_PICO_TZMID_SEL_POS (16U)
#define TZC_NSEC_TZC_PICO_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_PICO_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_PICO_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_PICO_TZMID_SEL_POS)
#define TZC_NSEC_TZC_PICO_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_PICO_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_PICO_TZMID_SEL_POS))
#define TZC_NSEC_TZC_MM_TZMID_SEL TZC_NSEC_TZC_MM_TZMID_SEL
#define TZC_NSEC_TZC_MM_TZMID_SEL_POS (17U)
#define TZC_NSEC_TZC_MM_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_MM_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_MM_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_MM_TZMID_SEL_POS)
#define TZC_NSEC_TZC_MM_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_MM_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_MM_TZMID_SEL_POS))
#define TZC_NSEC_TZC_USB_TZMID_SEL TZC_NSEC_TZC_USB_TZMID_SEL
#define TZC_NSEC_TZC_USB_TZMID_SEL_POS (18U)
#define TZC_NSEC_TZC_USB_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_USB_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_USB_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_USB_TZMID_SEL_POS)
#define TZC_NSEC_TZC_USB_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_USB_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_USB_TZMID_SEL_POS))
#define TZC_NSEC_TZC_WIFI_TZMID_SEL TZC_NSEC_TZC_WIFI_TZMID_SEL
#define TZC_NSEC_TZC_WIFI_TZMID_SEL_POS (19U)
#define TZC_NSEC_TZC_WIFI_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_WIFI_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_WIFI_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_WIFI_TZMID_SEL_POS)
#define TZC_NSEC_TZC_WIFI_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_WIFI_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_WIFI_TZMID_SEL_POS))
#define TZC_NSEC_TZC_CCI_TZMID_SEL TZC_NSEC_TZC_CCI_TZMID_SEL
#define TZC_NSEC_TZC_CCI_TZMID_SEL_POS (20U)
#define TZC_NSEC_TZC_CCI_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_CCI_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_CCI_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_CCI_TZMID_SEL_POS)
#define TZC_NSEC_TZC_CCI_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_CCI_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_CCI_TZMID_SEL_POS))
#define TZC_NSEC_TZC_SDHM_TZMID_SEL TZC_NSEC_TZC_SDHM_TZMID_SEL
#define TZC_NSEC_TZC_SDHM_TZMID_SEL_POS (21U)
#define TZC_NSEC_TZC_SDHM_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_SDHM_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_SDHM_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_SDHM_TZMID_SEL_POS)
#define TZC_NSEC_TZC_SDHM_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_SDHM_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_SDHM_TZMID_SEL_POS))
#define TZC_NSEC_TZC_EMACA_TZMID_SEL TZC_NSEC_TZC_EMACA_TZMID_SEL
#define TZC_NSEC_TZC_EMACA_TZMID_SEL_POS (22U)
#define TZC_NSEC_TZC_EMACA_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_EMACA_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_EMACA_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_EMACA_TZMID_SEL_POS)
#define TZC_NSEC_TZC_EMACA_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_EMACA_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_EMACA_TZMID_SEL_POS))
#define TZC_NSEC_TZC_CPU_TZMID_SEL TZC_NSEC_TZC_CPU_TZMID_SEL
#define TZC_NSEC_TZC_CPU_TZMID_SEL_POS (23U)
#define TZC_NSEC_TZC_CPU_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_CPU_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_CPU_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_CPU_TZMID_SEL_POS)
#define TZC_NSEC_TZC_CPU_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_CPU_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_CPU_TZMID_SEL_POS))
#define TZC_NSEC_TZC_DMA_TZMID_SEL TZC_NSEC_TZC_DMA_TZMID_SEL
#define TZC_NSEC_TZC_DMA_TZMID_SEL_POS (24U)
#define TZC_NSEC_TZC_DMA_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_DMA_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_DMA_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_DMA_TZMID_SEL_POS)
#define TZC_NSEC_TZC_DMA_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_DMA_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_DMA_TZMID_SEL_POS))
#define TZC_NSEC_TZC_DMA2_TZMID_SEL TZC_NSEC_TZC_DMA2_TZMID_SEL
#define TZC_NSEC_TZC_DMA2_TZMID_SEL_POS (25U)
#define TZC_NSEC_TZC_DMA2_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_DMA2_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_DMA2_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_DMA2_TZMID_SEL_POS)
#define TZC_NSEC_TZC_DMA2_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_DMA2_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_DMA2_TZMID_SEL_POS))
#define TZC_NSEC_TZC_LZ4_TZMID_SEL TZC_NSEC_TZC_LZ4_TZMID_SEL
#define TZC_NSEC_TZC_LZ4_TZMID_SEL_POS (26U)
#define TZC_NSEC_TZC_LZ4_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_LZ4_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_LZ4_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_LZ4_TZMID_SEL_POS)
#define TZC_NSEC_TZC_LZ4_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_LZ4_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_LZ4_TZMID_SEL_POS))

/* 0x104 : tzc_bmx_tzmid_lock */
#define TZC_NSEC_TZC_BMX_TZMID_LOCK_OFFSET (0x104)
#define TZC_NSEC_TZC_PICO_TZMID_LOCK TZC_NSEC_TZC_PICO_TZMID_LOCK
#define TZC_NSEC_TZC_PICO_TZMID_LOCK_POS (0U)
#define TZC_NSEC_TZC_PICO_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_PICO_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_PICO_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_PICO_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_PICO_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_PICO_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_PICO_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_MM_TZMID_LOCK TZC_NSEC_TZC_MM_TZMID_LOCK
#define TZC_NSEC_TZC_MM_TZMID_LOCK_POS (1U)
#define TZC_NSEC_TZC_MM_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MM_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_MM_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_MM_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MM_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_USB_TZMID_LOCK TZC_NSEC_TZC_USB_TZMID_LOCK
#define TZC_NSEC_TZC_USB_TZMID_LOCK_POS (2U)
#define TZC_NSEC_TZC_USB_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_USB_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_USB_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_USB_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_USB_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_USB_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_USB_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_WIFI_TZMID_LOCK TZC_NSEC_TZC_WIFI_TZMID_LOCK
#define TZC_NSEC_TZC_WIFI_TZMID_LOCK_POS (3U)
#define TZC_NSEC_TZC_WIFI_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_WIFI_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_WIFI_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_WIFI_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_WIFI_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_WIFI_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_WIFI_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_CCI_TZMID_LOCK TZC_NSEC_TZC_CCI_TZMID_LOCK
#define TZC_NSEC_TZC_CCI_TZMID_LOCK_POS (4U)
#define TZC_NSEC_TZC_CCI_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CCI_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_CCI_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CCI_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_CCI_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CCI_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CCI_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_SDHM_TZMID_LOCK TZC_NSEC_TZC_SDHM_TZMID_LOCK
#define TZC_NSEC_TZC_SDHM_TZMID_LOCK_POS (5U)
#define TZC_NSEC_TZC_SDHM_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SDHM_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_SDHM_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SDHM_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_SDHM_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SDHM_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SDHM_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_EMACA_TZMID_LOCK TZC_NSEC_TZC_EMACA_TZMID_LOCK
#define TZC_NSEC_TZC_EMACA_TZMID_LOCK_POS (6U)
#define TZC_NSEC_TZC_EMACA_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_EMACA_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_EMACA_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_EMACA_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_EMACA_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_EMACA_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_EMACA_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_CPU_TZMID_LOCK TZC_NSEC_TZC_CPU_TZMID_LOCK
#define TZC_NSEC_TZC_CPU_TZMID_LOCK_POS (7U)
#define TZC_NSEC_TZC_CPU_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CPU_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_CPU_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CPU_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_CPU_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CPU_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CPU_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_DMA_TZMID_LOCK TZC_NSEC_TZC_DMA_TZMID_LOCK
#define TZC_NSEC_TZC_DMA_TZMID_LOCK_POS (8U)
#define TZC_NSEC_TZC_DMA_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_DMA_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_DMA_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_DMA_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_DMA_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_DMA_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_DMA_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_DMA2_TZMID_LOCK TZC_NSEC_TZC_DMA2_TZMID_LOCK
#define TZC_NSEC_TZC_DMA2_TZMID_LOCK_POS (9U)
#define TZC_NSEC_TZC_DMA2_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_DMA2_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_DMA2_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_DMA2_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_DMA2_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_DMA2_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_DMA2_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_LZ4_TZMID_LOCK TZC_NSEC_TZC_LZ4_TZMID_LOCK
#define TZC_NSEC_TZC_LZ4_TZMID_LOCK_POS (10U)
#define TZC_NSEC_TZC_LZ4_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_LZ4_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_LZ4_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_LZ4_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_LZ4_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_LZ4_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_LZ4_TZMID_LOCK_POS))

/* 0x108 : tzc_bmx_s0 */
#define TZC_NSEC_TZC_BMX_S0_OFFSET (0x108)
#define TZC_NSEC_TZC_BMX_MM_TZSID_EN TZC_NSEC_TZC_BMX_MM_TZSID_EN
#define TZC_NSEC_TZC_BMX_MM_TZSID_EN_POS (0U)
#define TZC_NSEC_TZC_BMX_MM_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_MM_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_MM_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_MM_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_MM_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_MM_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_MM_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_DMA_TZSID_EN TZC_NSEC_TZC_BMX_DMA_TZSID_EN
#define TZC_NSEC_TZC_BMX_DMA_TZSID_EN_POS (2U)
#define TZC_NSEC_TZC_BMX_DMA_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_DMA_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_DMA_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_DMA_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_DMA_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_DMA_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_DMA_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_DMA2_TZSID_EN TZC_NSEC_TZC_BMX_DMA2_TZSID_EN
#define TZC_NSEC_TZC_BMX_DMA2_TZSID_EN_POS (4U)
#define TZC_NSEC_TZC_BMX_DMA2_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_DMA2_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_DMA2_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_DMA2_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_DMA2_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_DMA2_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_DMA2_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_PWR_TZSID_EN TZC_NSEC_TZC_BMX_PWR_TZSID_EN
#define TZC_NSEC_TZC_BMX_PWR_TZSID_EN_POS (6U)
#define TZC_NSEC_TZC_BMX_PWR_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_PWR_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_PWR_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_PWR_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_PWR_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_PWR_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_PWR_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_SDH_TZSID_EN TZC_NSEC_TZC_BMX_SDH_TZSID_EN
#define TZC_NSEC_TZC_BMX_SDH_TZSID_EN_POS (8U)
#define TZC_NSEC_TZC_BMX_SDH_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_SDH_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_SDH_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_SDH_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_SDH_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_SDH_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_SDH_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_EMAC_TZSID_EN TZC_NSEC_TZC_BMX_EMAC_TZSID_EN
#define TZC_NSEC_TZC_BMX_EMAC_TZSID_EN_POS (10U)
#define TZC_NSEC_TZC_BMX_EMAC_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_EMAC_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_EMAC_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_EMAC_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_EMAC_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_EMAC_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_EMAC_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_MM_TZSID_LOCK TZC_NSEC_TZC_BMX_MM_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_MM_TZSID_LOCK_POS (16U)
#define TZC_NSEC_TZC_BMX_MM_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_MM_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_MM_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_MM_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_MM_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_MM_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_MM_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_DMA_TZSID_LOCK TZC_NSEC_TZC_BMX_DMA_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_DMA_TZSID_LOCK_POS (17U)
#define TZC_NSEC_TZC_BMX_DMA_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_DMA_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_DMA_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_DMA_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_DMA_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_DMA_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_DMA_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_DMA2_TZSID_LOCK TZC_NSEC_TZC_BMX_DMA2_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_DMA2_TZSID_LOCK_POS (18U)
#define TZC_NSEC_TZC_BMX_DMA2_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_DMA2_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_DMA2_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_DMA2_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_DMA2_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_DMA2_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_DMA2_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_PWR_TZSID_LOCK TZC_NSEC_TZC_BMX_PWR_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_PWR_TZSID_LOCK_POS (19U)
#define TZC_NSEC_TZC_BMX_PWR_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_PWR_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_PWR_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_PWR_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_PWR_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_PWR_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_PWR_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_SDH_TZSID_LOCK TZC_NSEC_TZC_BMX_SDH_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_SDH_TZSID_LOCK_POS (20U)
#define TZC_NSEC_TZC_BMX_SDH_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_SDH_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_SDH_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_SDH_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_SDH_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_SDH_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_SDH_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_EMAC_TZSID_LOCK TZC_NSEC_TZC_BMX_EMAC_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_EMAC_TZSID_LOCK_POS (21U)
#define TZC_NSEC_TZC_BMX_EMAC_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_EMAC_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_EMAC_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_EMAC_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_EMAC_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_EMAC_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_EMAC_TZSID_LOCK_POS))

/* 0x10C : tzc_bmx_s1 */
#define TZC_NSEC_TZC_BMX_S1_OFFSET (0x10C)
#define TZC_NSEC_TZC_BMX_S10_TZSID_EN TZC_NSEC_TZC_BMX_S10_TZSID_EN
#define TZC_NSEC_TZC_BMX_S10_TZSID_EN_POS (0U)
#define TZC_NSEC_TZC_BMX_S10_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S10_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S10_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S10_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S10_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S10_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S10_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S11_TZSID_EN TZC_NSEC_TZC_BMX_S11_TZSID_EN
#define TZC_NSEC_TZC_BMX_S11_TZSID_EN_POS (2U)
#define TZC_NSEC_TZC_BMX_S11_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S11_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S11_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S11_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S11_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S11_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S11_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S12_TZSID_EN TZC_NSEC_TZC_BMX_S12_TZSID_EN
#define TZC_NSEC_TZC_BMX_S12_TZSID_EN_POS (4U)
#define TZC_NSEC_TZC_BMX_S12_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S12_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S12_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S12_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S12_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S12_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S12_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S13_TZSID_EN TZC_NSEC_TZC_BMX_S13_TZSID_EN
#define TZC_NSEC_TZC_BMX_S13_TZSID_EN_POS (6U)
#define TZC_NSEC_TZC_BMX_S13_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S13_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S13_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S13_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S13_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S13_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S13_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S14_TZSID_EN TZC_NSEC_TZC_BMX_S14_TZSID_EN
#define TZC_NSEC_TZC_BMX_S14_TZSID_EN_POS (8U)
#define TZC_NSEC_TZC_BMX_S14_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S14_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S14_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S14_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S14_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S14_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S14_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S15_TZSID_EN TZC_NSEC_TZC_BMX_S15_TZSID_EN
#define TZC_NSEC_TZC_BMX_S15_TZSID_EN_POS (10U)
#define TZC_NSEC_TZC_BMX_S15_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S15_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S15_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S15_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S15_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S15_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S15_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S16_TZSID_EN TZC_NSEC_TZC_BMX_S16_TZSID_EN
#define TZC_NSEC_TZC_BMX_S16_TZSID_EN_POS (12U)
#define TZC_NSEC_TZC_BMX_S16_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S16_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S16_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S16_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S16_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S16_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S16_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S17_TZSID_EN TZC_NSEC_TZC_BMX_S17_TZSID_EN
#define TZC_NSEC_TZC_BMX_S17_TZSID_EN_POS (14U)
#define TZC_NSEC_TZC_BMX_S17_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S17_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S17_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S17_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S17_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S17_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S17_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S18_TZSID_EN TZC_NSEC_TZC_BMX_S18_TZSID_EN
#define TZC_NSEC_TZC_BMX_S18_TZSID_EN_POS (16U)
#define TZC_NSEC_TZC_BMX_S18_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S18_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S18_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S18_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S18_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S18_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S18_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S19_TZSID_EN TZC_NSEC_TZC_BMX_S19_TZSID_EN
#define TZC_NSEC_TZC_BMX_S19_TZSID_EN_POS (18U)
#define TZC_NSEC_TZC_BMX_S19_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S19_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S19_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S19_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S19_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S19_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S19_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S1A_TZSID_EN TZC_NSEC_TZC_BMX_S1A_TZSID_EN
#define TZC_NSEC_TZC_BMX_S1A_TZSID_EN_POS (20U)
#define TZC_NSEC_TZC_BMX_S1A_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S1A_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S1A_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1A_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S1A_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1A_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1A_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S1B_TZSID_EN TZC_NSEC_TZC_BMX_S1B_TZSID_EN
#define TZC_NSEC_TZC_BMX_S1B_TZSID_EN_POS (22U)
#define TZC_NSEC_TZC_BMX_S1B_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S1B_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S1B_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1B_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S1B_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1B_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1B_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S1C_TZSID_EN TZC_NSEC_TZC_BMX_S1C_TZSID_EN
#define TZC_NSEC_TZC_BMX_S1C_TZSID_EN_POS (24U)
#define TZC_NSEC_TZC_BMX_S1C_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S1C_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S1C_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1C_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S1C_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1C_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1C_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S1D_TZSID_EN TZC_NSEC_TZC_BMX_S1D_TZSID_EN
#define TZC_NSEC_TZC_BMX_S1D_TZSID_EN_POS (26U)
#define TZC_NSEC_TZC_BMX_S1D_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S1D_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S1D_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1D_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S1D_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1D_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1D_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S1E_TZSID_EN TZC_NSEC_TZC_BMX_S1E_TZSID_EN
#define TZC_NSEC_TZC_BMX_S1E_TZSID_EN_POS (28U)
#define TZC_NSEC_TZC_BMX_S1E_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S1E_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S1E_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1E_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S1E_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1E_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1E_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S1F_TZSID_EN TZC_NSEC_TZC_BMX_S1F_TZSID_EN
#define TZC_NSEC_TZC_BMX_S1F_TZSID_EN_POS (30U)
#define TZC_NSEC_TZC_BMX_S1F_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S1F_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S1F_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1F_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S1F_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1F_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S1F_TZSID_EN_POS))

/* 0x110 : tzc_bmx_s2 */
#define TZC_NSEC_TZC_BMX_S2_OFFSET (0x110)
#define TZC_NSEC_TZC_BMX_S20_TZSID_EN TZC_NSEC_TZC_BMX_S20_TZSID_EN
#define TZC_NSEC_TZC_BMX_S20_TZSID_EN_POS (0U)
#define TZC_NSEC_TZC_BMX_S20_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S20_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S20_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S20_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S20_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S20_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S20_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S21_TZSID_EN TZC_NSEC_TZC_BMX_S21_TZSID_EN
#define TZC_NSEC_TZC_BMX_S21_TZSID_EN_POS (2U)
#define TZC_NSEC_TZC_BMX_S21_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S21_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S21_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S21_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S21_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S21_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S21_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S22_TZSID_EN TZC_NSEC_TZC_BMX_S22_TZSID_EN
#define TZC_NSEC_TZC_BMX_S22_TZSID_EN_POS (4U)
#define TZC_NSEC_TZC_BMX_S22_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S22_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S22_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S22_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S22_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S22_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S22_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S23_TZSID_EN TZC_NSEC_TZC_BMX_S23_TZSID_EN
#define TZC_NSEC_TZC_BMX_S23_TZSID_EN_POS (6U)
#define TZC_NSEC_TZC_BMX_S23_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S23_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S23_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S23_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S23_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S23_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S23_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S24_TZSID_EN TZC_NSEC_TZC_BMX_S24_TZSID_EN
#define TZC_NSEC_TZC_BMX_S24_TZSID_EN_POS (8U)
#define TZC_NSEC_TZC_BMX_S24_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S24_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S24_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S24_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S24_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S24_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S24_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S25_TZSID_EN TZC_NSEC_TZC_BMX_S25_TZSID_EN
#define TZC_NSEC_TZC_BMX_S25_TZSID_EN_POS (10U)
#define TZC_NSEC_TZC_BMX_S25_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S25_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S25_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S25_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S25_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S25_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S25_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S26_TZSID_EN TZC_NSEC_TZC_BMX_S26_TZSID_EN
#define TZC_NSEC_TZC_BMX_S26_TZSID_EN_POS (12U)
#define TZC_NSEC_TZC_BMX_S26_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S26_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S26_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S26_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S26_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S26_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S26_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S27_TZSID_EN TZC_NSEC_TZC_BMX_S27_TZSID_EN
#define TZC_NSEC_TZC_BMX_S27_TZSID_EN_POS (14U)
#define TZC_NSEC_TZC_BMX_S27_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S27_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S27_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S27_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S27_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S27_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S27_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S28_TZSID_EN TZC_NSEC_TZC_BMX_S28_TZSID_EN
#define TZC_NSEC_TZC_BMX_S28_TZSID_EN_POS (16U)
#define TZC_NSEC_TZC_BMX_S28_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S28_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S28_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S28_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S28_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S28_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S28_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S29_TZSID_EN TZC_NSEC_TZC_BMX_S29_TZSID_EN
#define TZC_NSEC_TZC_BMX_S29_TZSID_EN_POS (18U)
#define TZC_NSEC_TZC_BMX_S29_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S29_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S29_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S29_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S29_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S29_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S29_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S2A_TZSID_EN TZC_NSEC_TZC_BMX_S2A_TZSID_EN
#define TZC_NSEC_TZC_BMX_S2A_TZSID_EN_POS (20U)
#define TZC_NSEC_TZC_BMX_S2A_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S2A_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S2A_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2A_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S2A_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2A_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2A_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S2B_TZSID_EN TZC_NSEC_TZC_BMX_S2B_TZSID_EN
#define TZC_NSEC_TZC_BMX_S2B_TZSID_EN_POS (22U)
#define TZC_NSEC_TZC_BMX_S2B_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S2B_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S2B_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2B_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S2B_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2B_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2B_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S2C_TZSID_EN TZC_NSEC_TZC_BMX_S2C_TZSID_EN
#define TZC_NSEC_TZC_BMX_S2C_TZSID_EN_POS (24U)
#define TZC_NSEC_TZC_BMX_S2C_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S2C_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S2C_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2C_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S2C_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2C_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2C_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S2D_TZSID_EN TZC_NSEC_TZC_BMX_S2D_TZSID_EN
#define TZC_NSEC_TZC_BMX_S2D_TZSID_EN_POS (26U)
#define TZC_NSEC_TZC_BMX_S2D_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S2D_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S2D_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2D_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S2D_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2D_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2D_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S2E_TZSID_EN TZC_NSEC_TZC_BMX_S2E_TZSID_EN
#define TZC_NSEC_TZC_BMX_S2E_TZSID_EN_POS (28U)
#define TZC_NSEC_TZC_BMX_S2E_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S2E_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S2E_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2E_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S2E_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2E_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2E_TZSID_EN_POS))
#define TZC_NSEC_TZC_BMX_S2F_TZSID_EN TZC_NSEC_TZC_BMX_S2F_TZSID_EN
#define TZC_NSEC_TZC_BMX_S2F_TZSID_EN_POS (30U)
#define TZC_NSEC_TZC_BMX_S2F_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_BMX_S2F_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_BMX_S2F_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2F_TZSID_EN_POS)
#define TZC_NSEC_TZC_BMX_S2F_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2F_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_BMX_S2F_TZSID_EN_POS))

/* 0x114 : tzc_bmx_s_lock */
#define TZC_NSEC_TZC_BMX_S_LOCK_OFFSET (0x114)
#define TZC_NSEC_TZC_BMX_S10_TZSID_LOCK TZC_NSEC_TZC_BMX_S10_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S10_TZSID_LOCK_POS (0U)
#define TZC_NSEC_TZC_BMX_S10_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S10_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S10_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S10_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S10_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S10_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S10_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S11_TZSID_LOCK TZC_NSEC_TZC_BMX_S11_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S11_TZSID_LOCK_POS (1U)
#define TZC_NSEC_TZC_BMX_S11_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S11_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S11_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S11_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S11_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S11_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S11_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S12_TZSID_LOCK TZC_NSEC_TZC_BMX_S12_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S12_TZSID_LOCK_POS (2U)
#define TZC_NSEC_TZC_BMX_S12_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S12_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S12_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S12_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S12_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S12_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S12_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S13_TZSID_LOCK TZC_NSEC_TZC_BMX_S13_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S13_TZSID_LOCK_POS (3U)
#define TZC_NSEC_TZC_BMX_S13_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S13_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S13_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S13_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S13_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S13_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S13_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S14_TZSID_LOCK TZC_NSEC_TZC_BMX_S14_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S14_TZSID_LOCK_POS (4U)
#define TZC_NSEC_TZC_BMX_S14_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S14_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S14_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S14_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S14_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S14_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S14_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S15_TZSID_LOCK TZC_NSEC_TZC_BMX_S15_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S15_TZSID_LOCK_POS (5U)
#define TZC_NSEC_TZC_BMX_S15_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S15_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S15_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S15_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S15_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S15_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S15_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S16_TZSID_LOCK TZC_NSEC_TZC_BMX_S16_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S16_TZSID_LOCK_POS (6U)
#define TZC_NSEC_TZC_BMX_S16_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S16_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S16_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S16_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S16_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S16_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S16_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S17_TZSID_LOCK TZC_NSEC_TZC_BMX_S17_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S17_TZSID_LOCK_POS (7U)
#define TZC_NSEC_TZC_BMX_S17_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S17_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S17_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S17_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S17_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S17_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S17_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S18_TZSID_LOCK TZC_NSEC_TZC_BMX_S18_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S18_TZSID_LOCK_POS (8U)
#define TZC_NSEC_TZC_BMX_S18_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S18_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S18_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S18_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S18_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S18_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S18_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S19_TZSID_LOCK TZC_NSEC_TZC_BMX_S19_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S19_TZSID_LOCK_POS (9U)
#define TZC_NSEC_TZC_BMX_S19_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S19_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S19_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S19_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S19_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S19_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S19_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S1A_TZSID_LOCK TZC_NSEC_TZC_BMX_S1A_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S1A_TZSID_LOCK_POS (10U)
#define TZC_NSEC_TZC_BMX_S1A_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S1A_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S1A_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1A_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S1A_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1A_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1A_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S1B_TZSID_LOCK TZC_NSEC_TZC_BMX_S1B_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S1B_TZSID_LOCK_POS (11U)
#define TZC_NSEC_TZC_BMX_S1B_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S1B_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S1B_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1B_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S1B_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1B_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1B_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S1C_TZSID_LOCK TZC_NSEC_TZC_BMX_S1C_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S1C_TZSID_LOCK_POS (12U)
#define TZC_NSEC_TZC_BMX_S1C_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S1C_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S1C_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1C_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S1C_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1C_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1C_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S1D_TZSID_LOCK TZC_NSEC_TZC_BMX_S1D_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S1D_TZSID_LOCK_POS (13U)
#define TZC_NSEC_TZC_BMX_S1D_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S1D_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S1D_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1D_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S1D_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1D_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1D_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S1E_TZSID_LOCK TZC_NSEC_TZC_BMX_S1E_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S1E_TZSID_LOCK_POS (14U)
#define TZC_NSEC_TZC_BMX_S1E_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S1E_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S1E_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1E_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S1E_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1E_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1E_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S1F_TZSID_LOCK TZC_NSEC_TZC_BMX_S1F_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S1F_TZSID_LOCK_POS (15U)
#define TZC_NSEC_TZC_BMX_S1F_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S1F_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S1F_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1F_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S1F_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S1F_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S1F_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S20_TZSID_LOCK TZC_NSEC_TZC_BMX_S20_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S20_TZSID_LOCK_POS (16U)
#define TZC_NSEC_TZC_BMX_S20_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S20_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S20_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S20_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S20_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S20_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S20_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S21_TZSID_LOCK TZC_NSEC_TZC_BMX_S21_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S21_TZSID_LOCK_POS (17U)
#define TZC_NSEC_TZC_BMX_S21_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S21_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S21_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S21_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S21_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S21_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S21_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S22_TZSID_LOCK TZC_NSEC_TZC_BMX_S22_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S22_TZSID_LOCK_POS (18U)
#define TZC_NSEC_TZC_BMX_S22_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S22_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S22_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S22_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S22_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S22_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S22_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S23_TZSID_LOCK TZC_NSEC_TZC_BMX_S23_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S23_TZSID_LOCK_POS (19U)
#define TZC_NSEC_TZC_BMX_S23_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S23_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S23_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S23_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S23_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S23_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S23_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S24_TZSID_LOCK TZC_NSEC_TZC_BMX_S24_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S24_TZSID_LOCK_POS (20U)
#define TZC_NSEC_TZC_BMX_S24_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S24_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S24_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S24_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S24_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S24_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S24_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S25_TZSID_LOCK TZC_NSEC_TZC_BMX_S25_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S25_TZSID_LOCK_POS (21U)
#define TZC_NSEC_TZC_BMX_S25_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S25_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S25_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S25_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S25_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S25_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S25_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S26_TZSID_LOCK TZC_NSEC_TZC_BMX_S26_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S26_TZSID_LOCK_POS (22U)
#define TZC_NSEC_TZC_BMX_S26_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S26_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S26_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S26_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S26_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S26_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S26_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S27_TZSID_LOCK TZC_NSEC_TZC_BMX_S27_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S27_TZSID_LOCK_POS (23U)
#define TZC_NSEC_TZC_BMX_S27_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S27_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S27_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S27_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S27_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S27_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S27_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S28_TZSID_LOCK TZC_NSEC_TZC_BMX_S28_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S28_TZSID_LOCK_POS (24U)
#define TZC_NSEC_TZC_BMX_S28_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S28_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S28_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S28_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S28_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S28_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S28_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S29_TZSID_LOCK TZC_NSEC_TZC_BMX_S29_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S29_TZSID_LOCK_POS (25U)
#define TZC_NSEC_TZC_BMX_S29_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S29_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S29_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S29_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S29_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S29_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S29_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S2A_TZSID_LOCK TZC_NSEC_TZC_BMX_S2A_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S2A_TZSID_LOCK_POS (26U)
#define TZC_NSEC_TZC_BMX_S2A_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S2A_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S2A_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2A_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S2A_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2A_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2A_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S2B_TZSID_LOCK TZC_NSEC_TZC_BMX_S2B_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S2B_TZSID_LOCK_POS (27U)
#define TZC_NSEC_TZC_BMX_S2B_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S2B_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S2B_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2B_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S2B_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2B_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2B_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S2C_TZSID_LOCK TZC_NSEC_TZC_BMX_S2C_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S2C_TZSID_LOCK_POS (28U)
#define TZC_NSEC_TZC_BMX_S2C_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S2C_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S2C_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2C_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S2C_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2C_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2C_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S2D_TZSID_LOCK TZC_NSEC_TZC_BMX_S2D_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S2D_TZSID_LOCK_POS (29U)
#define TZC_NSEC_TZC_BMX_S2D_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S2D_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S2D_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2D_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S2D_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2D_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2D_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S2E_TZSID_LOCK TZC_NSEC_TZC_BMX_S2E_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S2E_TZSID_LOCK_POS (30U)
#define TZC_NSEC_TZC_BMX_S2E_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S2E_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S2E_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2E_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S2E_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2E_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2E_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_BMX_S2F_TZSID_LOCK TZC_NSEC_TZC_BMX_S2F_TZSID_LOCK
#define TZC_NSEC_TZC_BMX_S2F_TZSID_LOCK_POS (31U)
#define TZC_NSEC_TZC_BMX_S2F_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BMX_S2F_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_BMX_S2F_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2F_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_BMX_S2F_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BMX_S2F_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BMX_S2F_TZSID_LOCK_POS))

/* 0x140 : tzc_ocram_tzsrg_ctrl */
#define TZC_NSEC_TZC_OCRAM_TZSRG_CTRL_OFFSET (0x140)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_ID_EN TZC_NSEC_TZC_OCRAM_TZSRG_R0_ID_EN
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_ID_EN_POS (0U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_ID_EN_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R0_ID_EN_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R0_ID_EN_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_ID_EN TZC_NSEC_TZC_OCRAM_TZSRG_R1_ID_EN
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_ID_EN_POS (4U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_ID_EN_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R1_ID_EN_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R1_ID_EN_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_ID_EN TZC_NSEC_TZC_OCRAM_TZSRG_R2_ID_EN
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_ID_EN_POS (8U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_ID_EN_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R2_ID_EN_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R2_ID_EN_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_ID_EN TZC_NSEC_TZC_OCRAM_TZSRG_RX_ID_EN
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_ID_EN_POS (12U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_ID_EN_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_RX_ID_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_RX_ID_EN_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_RX_ID_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_RX_ID_EN_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_EN TZC_NSEC_TZC_OCRAM_TZSRG_R0_EN
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_EN_POS (16U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_EN_LEN (1U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_EN_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R0_EN_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_EN_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R0_EN_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_EN TZC_NSEC_TZC_OCRAM_TZSRG_R1_EN
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_EN_POS (17U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_EN_LEN (1U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_EN_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R1_EN_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_EN_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R1_EN_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_EN TZC_NSEC_TZC_OCRAM_TZSRG_R2_EN
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_EN_POS (18U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_EN_LEN (1U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_EN_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R2_EN_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_EN_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R2_EN_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_EN TZC_NSEC_TZC_OCRAM_TZSRG_RX_EN
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_EN_POS (19U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_EN_LEN (1U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_EN_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_RX_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_RX_EN_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_EN_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_RX_EN_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_RX_EN_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_LOCK TZC_NSEC_TZC_OCRAM_TZSRG_R0_LOCK
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_LOCK_POS (20U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_LOCK_LEN (1U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_LOCK_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R0_LOCK_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R0_LOCK_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_LOCK TZC_NSEC_TZC_OCRAM_TZSRG_R1_LOCK
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_LOCK_POS (21U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_LOCK_LEN (1U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_LOCK_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R1_LOCK_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R1_LOCK_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_LOCK TZC_NSEC_TZC_OCRAM_TZSRG_R2_LOCK
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_LOCK_POS (22U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_LOCK_LEN (1U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_LOCK_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R2_LOCK_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R2_LOCK_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_LOCK TZC_NSEC_TZC_OCRAM_TZSRG_RX_LOCK
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_LOCK_POS (23U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_LOCK_LEN (1U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_LOCK_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_RX_LOCK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_RX_LOCK_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_RX_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_RX_LOCK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_RX_LOCK_POS))

/* 0x144 : tzc_ocram_tzsrg_adr_mask */
#define TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_OFFSET (0x144)
#define TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK
#define TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_POS (0U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LEN (10U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LOCK TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LOCK
#define TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LOCK_POS (16U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LOCK_LEN (1U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LOCK_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LOCK_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_ADR_MASK_LOCK_POS))

/* 0x148 : tzc_ocram_tzsrg_r0 */
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_OFFSET (0x148)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_END TZC_NSEC_TZC_OCRAM_TZSRG_R0_END
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_END_POS (0U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_END_LEN (10U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_END_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R0_END_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_END_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R0_END_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_START TZC_NSEC_TZC_OCRAM_TZSRG_R0_START
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_START_POS (16U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_START_LEN (10U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_START_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R0_START_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R0_START_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R0_START_POS))

/* 0x14C : tzc_ocram_tzsrg_r1 */
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_OFFSET (0x14C)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_END TZC_NSEC_TZC_OCRAM_TZSRG_R1_END
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_END_POS (0U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_END_LEN (10U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_END_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R1_END_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_END_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R1_END_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_START TZC_NSEC_TZC_OCRAM_TZSRG_R1_START
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_START_POS (16U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_START_LEN (10U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_START_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R1_START_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R1_START_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R1_START_POS))

/* 0x150 : tzc_ocram_tzsrg_r2 */
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_OFFSET (0x150)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_END TZC_NSEC_TZC_OCRAM_TZSRG_R2_END
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_END_POS (0U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_END_LEN (10U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_END_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R2_END_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_END_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R2_END_POS))
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_START TZC_NSEC_TZC_OCRAM_TZSRG_R2_START
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_START_POS (16U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_START_LEN (10U)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_START_MSK (((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R2_START_POS)
#define TZC_NSEC_TZC_OCRAM_TZSRG_R2_START_UMSK (~(((1U << TZC_NSEC_TZC_OCRAM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_OCRAM_TZSRG_R2_START_POS))

/* 0x154 : tzc_ocram_tzsrg_r3 */
#define TZC_NSEC_TZC_OCRAM_TZSRG_R3_OFFSET (0x154)

/* 0x180 : tzc_wram_tzsrg_ctrl */
#define TZC_NSEC_TZC_WRAM_TZSRG_CTRL_OFFSET (0x180)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_ID_EN TZC_NSEC_TZC_WRAM_TZSRG_R0_ID_EN
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_ID_EN_POS (0U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_ID_EN_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R0_ID_EN_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R0_ID_EN_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_ID_EN TZC_NSEC_TZC_WRAM_TZSRG_R1_ID_EN
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_ID_EN_POS (4U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_ID_EN_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R1_ID_EN_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R1_ID_EN_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_ID_EN TZC_NSEC_TZC_WRAM_TZSRG_R2_ID_EN
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_ID_EN_POS (8U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_ID_EN_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R2_ID_EN_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R2_ID_EN_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_ID_EN TZC_NSEC_TZC_WRAM_TZSRG_RX_ID_EN
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_ID_EN_POS (12U)
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_ID_EN_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_RX_ID_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_RX_ID_EN_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_RX_ID_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_RX_ID_EN_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_EN TZC_NSEC_TZC_WRAM_TZSRG_R0_EN
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_EN_POS (16U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_EN_LEN (1U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_EN_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R0_EN_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_EN_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R0_EN_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_EN TZC_NSEC_TZC_WRAM_TZSRG_R1_EN
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_EN_POS (17U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_EN_LEN (1U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_EN_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R1_EN_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_EN_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R1_EN_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_EN TZC_NSEC_TZC_WRAM_TZSRG_R2_EN
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_EN_POS (18U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_EN_LEN (1U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_EN_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R2_EN_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_EN_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R2_EN_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_EN TZC_NSEC_TZC_WRAM_TZSRG_RX_EN
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_EN_POS (19U)
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_EN_LEN (1U)
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_EN_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_RX_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_RX_EN_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_EN_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_RX_EN_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_RX_EN_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_LOCK TZC_NSEC_TZC_WRAM_TZSRG_R0_LOCK
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_LOCK_POS (20U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_LOCK_LEN (1U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_LOCK_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R0_LOCK_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R0_LOCK_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_LOCK TZC_NSEC_TZC_WRAM_TZSRG_R1_LOCK
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_LOCK_POS (21U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_LOCK_LEN (1U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_LOCK_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R1_LOCK_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R1_LOCK_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_LOCK TZC_NSEC_TZC_WRAM_TZSRG_R2_LOCK
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_LOCK_POS (22U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_LOCK_LEN (1U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_LOCK_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R2_LOCK_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R2_LOCK_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_LOCK TZC_NSEC_TZC_WRAM_TZSRG_RX_LOCK
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_LOCK_POS (23U)
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_LOCK_LEN (1U)
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_LOCK_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_RX_LOCK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_RX_LOCK_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_RX_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_RX_LOCK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_RX_LOCK_POS))

/* 0x184 : tzc_wram_tzsrg_adr_mask */
#define TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_OFFSET (0x184)
#define TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK
#define TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_POS (0U)
#define TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LEN (10U)
#define TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LOCK TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LOCK
#define TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LOCK_POS (16U)
#define TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LOCK_LEN (1U)
#define TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LOCK_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LOCK_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_ADR_MASK_LOCK_POS))

/* 0x188 : tzc_wram_tzsrg_r0 */
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_OFFSET (0x188)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_END TZC_NSEC_TZC_WRAM_TZSRG_R0_END
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_END_POS (0U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_END_LEN (10U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_END_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R0_END_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_END_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R0_END_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_START TZC_NSEC_TZC_WRAM_TZSRG_R0_START
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_START_POS (16U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_START_LEN (10U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_START_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R0_START_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R0_START_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R0_START_POS))

/* 0x18C : tzc_wram_tzsrg_r1 */
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_OFFSET (0x18C)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_END TZC_NSEC_TZC_WRAM_TZSRG_R1_END
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_END_POS (0U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_END_LEN (10U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_END_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R1_END_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_END_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R1_END_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_START TZC_NSEC_TZC_WRAM_TZSRG_R1_START
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_START_POS (16U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_START_LEN (10U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_START_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R1_START_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R1_START_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R1_START_POS))

/* 0x190 : tzc_wram_tzsrg_r2 */
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_OFFSET (0x190)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_END TZC_NSEC_TZC_WRAM_TZSRG_R2_END
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_END_POS (0U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_END_LEN (10U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_END_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R2_END_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_END_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R2_END_POS))
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_START TZC_NSEC_TZC_WRAM_TZSRG_R2_START
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_START_POS (16U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_START_LEN (10U)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_START_MSK (((1U << TZC_NSEC_TZC_WRAM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R2_START_POS)
#define TZC_NSEC_TZC_WRAM_TZSRG_R2_START_UMSK (~(((1U << TZC_NSEC_TZC_WRAM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_WRAM_TZSRG_R2_START_POS))

/* 0x194 : tzc_wram_tzsrg_r3 */
#define TZC_NSEC_TZC_WRAM_TZSRG_R3_OFFSET (0x194)

/* 0x198 : tzc_wifi_dbg */
#define TZC_NSEC_TZC_WIFI_DBG_OFFSET (0x198)
#define TZC_NSEC_TZC_MAC_DBG_DIS TZC_NSEC_TZC_MAC_DBG_DIS
#define TZC_NSEC_TZC_MAC_DBG_DIS_POS (0U)
#define TZC_NSEC_TZC_MAC_DBG_DIS_LEN (1U)
#define TZC_NSEC_TZC_MAC_DBG_DIS_MSK (((1U << TZC_NSEC_TZC_MAC_DBG_DIS_LEN) - 1) << TZC_NSEC_TZC_MAC_DBG_DIS_POS)
#define TZC_NSEC_TZC_MAC_DBG_DIS_UMSK (~(((1U << TZC_NSEC_TZC_MAC_DBG_DIS_LEN) - 1) << TZC_NSEC_TZC_MAC_DBG_DIS_POS))

/* 0x240 : tzc_pdm_ctrl */
#define TZC_NSEC_TZC_PDM_CTRL_OFFSET (0x240)

/* 0x244 : tzc_uart_ctrl */
#define TZC_NSEC_TZC_UART_CTRL_OFFSET (0x244)

/* 0x248 : tzc_i2c_ctrl */
#define TZC_NSEC_TZC_I2C_CTRL_OFFSET (0x248)

/* 0x24C : tzc_timer_ctrl */
#define TZC_NSEC_TZC_TIMER_CTRL_OFFSET (0x24C)

/* 0x250 : tzc_i2s_ctrl */
#define TZC_NSEC_TZC_I2S_CTRL_OFFSET (0x250)

/* 0x280 : tzc_sf_tzsrg_ctrl */
#define TZC_NSEC_TZC_SF_TZSRG_CTRL_OFFSET (0x280)
#define TZC_NSEC_TZC_SF_TZSRG_R0_ID_EN TZC_NSEC_TZC_SF_TZSRG_R0_ID_EN
#define TZC_NSEC_TZC_SF_TZSRG_R0_ID_EN_POS (0U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_ID_EN_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_ID_EN_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R0_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_ID_EN_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R1_ID_EN TZC_NSEC_TZC_SF_TZSRG_R1_ID_EN
#define TZC_NSEC_TZC_SF_TZSRG_R1_ID_EN_POS (4U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_ID_EN_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_ID_EN_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R1_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_ID_EN_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R2_ID_EN TZC_NSEC_TZC_SF_TZSRG_R2_ID_EN
#define TZC_NSEC_TZC_SF_TZSRG_R2_ID_EN_POS (8U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_ID_EN_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_ID_EN_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R2_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_ID_EN_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R3_ID_EN TZC_NSEC_TZC_SF_TZSRG_R3_ID_EN
#define TZC_NSEC_TZC_SF_TZSRG_R3_ID_EN_POS (12U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_ID_EN_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R3_ID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_ID_EN_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R3_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R3_ID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_ID_EN_POS))
#define TZC_NSEC_TZC_SF_TZSRG_RX_ID_EN TZC_NSEC_TZC_SF_TZSRG_RX_ID_EN
#define TZC_NSEC_TZC_SF_TZSRG_RX_ID_EN_POS (16U)
#define TZC_NSEC_TZC_SF_TZSRG_RX_ID_EN_LEN (4U)
#define TZC_NSEC_TZC_SF_TZSRG_RX_ID_EN_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_RX_ID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_RX_ID_EN_POS)
#define TZC_NSEC_TZC_SF_TZSRG_RX_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_RX_ID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_RX_ID_EN_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R0_EN TZC_NSEC_TZC_SF_TZSRG_R0_EN
#define TZC_NSEC_TZC_SF_TZSRG_R0_EN_POS (20U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_EN_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_EN_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_EN_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R0_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_EN_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R1_EN TZC_NSEC_TZC_SF_TZSRG_R1_EN
#define TZC_NSEC_TZC_SF_TZSRG_R1_EN_POS (21U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_EN_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_EN_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_EN_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R1_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_EN_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R2_EN TZC_NSEC_TZC_SF_TZSRG_R2_EN
#define TZC_NSEC_TZC_SF_TZSRG_R2_EN_POS (22U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_EN_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_EN_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_EN_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R2_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_EN_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R3_EN TZC_NSEC_TZC_SF_TZSRG_R3_EN
#define TZC_NSEC_TZC_SF_TZSRG_R3_EN_POS (23U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_EN_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_EN_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R3_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_EN_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R3_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R3_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_EN_POS))
#define TZC_NSEC_TZC_SF_TZSRG_RX_EN TZC_NSEC_TZC_SF_TZSRG_RX_EN
#define TZC_NSEC_TZC_SF_TZSRG_RX_EN_POS (24U)
#define TZC_NSEC_TZC_SF_TZSRG_RX_EN_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSRG_RX_EN_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_RX_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_RX_EN_POS)
#define TZC_NSEC_TZC_SF_TZSRG_RX_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_RX_EN_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_RX_EN_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R0_LOCK TZC_NSEC_TZC_SF_TZSRG_R0_LOCK
#define TZC_NSEC_TZC_SF_TZSRG_R0_LOCK_POS (25U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_LOCK_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_LOCK_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R0_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_LOCK_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R1_LOCK TZC_NSEC_TZC_SF_TZSRG_R1_LOCK
#define TZC_NSEC_TZC_SF_TZSRG_R1_LOCK_POS (26U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_LOCK_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_LOCK_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R1_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_LOCK_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R2_LOCK TZC_NSEC_TZC_SF_TZSRG_R2_LOCK
#define TZC_NSEC_TZC_SF_TZSRG_R2_LOCK_POS (27U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_LOCK_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_LOCK_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R2_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_LOCK_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R3_LOCK TZC_NSEC_TZC_SF_TZSRG_R3_LOCK
#define TZC_NSEC_TZC_SF_TZSRG_R3_LOCK_POS (28U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_LOCK_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R3_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_LOCK_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R3_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R3_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_LOCK_POS))
#define TZC_NSEC_TZC_SF_TZSRG_RX_LOCK TZC_NSEC_TZC_SF_TZSRG_RX_LOCK
#define TZC_NSEC_TZC_SF_TZSRG_RX_LOCK_POS (29U)
#define TZC_NSEC_TZC_SF_TZSRG_RX_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSRG_RX_LOCK_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_RX_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_RX_LOCK_POS)
#define TZC_NSEC_TZC_SF_TZSRG_RX_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_RX_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_RX_LOCK_POS))

/* 0x284 : tzc_sf_tzsrg_adr_mask */
#define TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_OFFSET (0x284)
#define TZC_NSEC_TZC_SF_TZSRG_ADR_MASK TZC_NSEC_TZC_SF_TZSRG_ADR_MASK
#define TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_POS (0U)
#define TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LEN (19U)
#define TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_POS)
#define TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_POS))
#define TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LOCK TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LOCK
#define TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LOCK_POS (31U)
#define TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LOCK_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LOCK_POS)
#define TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_ADR_MASK_LOCK_POS))

/* 0x288 : tzc_sf_tzsrg_r0 */
#define TZC_NSEC_TZC_SF_TZSRG_R0_OFFSET (0x288)
#define TZC_NSEC_TZC_SF_TZSRG_R0_END TZC_NSEC_TZC_SF_TZSRG_R0_END
#define TZC_NSEC_TZC_SF_TZSRG_R0_END_POS (0U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_END_LEN (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_END_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_END_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R0_END_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_END_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R0_START TZC_NSEC_TZC_SF_TZSRG_R0_START
#define TZC_NSEC_TZC_SF_TZSRG_R0_START_POS (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_START_LEN (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_START_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_START_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R0_START_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_START_POS))

/* 0x28C : tzc_sf_tzsrg_r1 */
#define TZC_NSEC_TZC_SF_TZSRG_R1_OFFSET (0x28C)
#define TZC_NSEC_TZC_SF_TZSRG_R1_END TZC_NSEC_TZC_SF_TZSRG_R1_END
#define TZC_NSEC_TZC_SF_TZSRG_R1_END_POS (0U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_END_LEN (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_END_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_END_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R1_END_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_END_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R1_START TZC_NSEC_TZC_SF_TZSRG_R1_START
#define TZC_NSEC_TZC_SF_TZSRG_R1_START_POS (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_START_LEN (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_START_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_START_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R1_START_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_START_POS))

/* 0x290 : tzc_sf_tzsrg_r2 */
#define TZC_NSEC_TZC_SF_TZSRG_R2_OFFSET (0x290)
#define TZC_NSEC_TZC_SF_TZSRG_R2_END TZC_NSEC_TZC_SF_TZSRG_R2_END
#define TZC_NSEC_TZC_SF_TZSRG_R2_END_POS (0U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_END_LEN (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_END_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_END_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R2_END_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_END_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R2_START TZC_NSEC_TZC_SF_TZSRG_R2_START
#define TZC_NSEC_TZC_SF_TZSRG_R2_START_POS (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_START_LEN (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_START_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_START_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R2_START_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_START_POS))

/* 0x294 : tzc_sf_tzsrg_r3 */
#define TZC_NSEC_TZC_SF_TZSRG_R3_OFFSET (0x294)
#define TZC_NSEC_TZC_SF_TZSRG_R3_END TZC_NSEC_TZC_SF_TZSRG_R3_END
#define TZC_NSEC_TZC_SF_TZSRG_R3_END_POS (0U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_END_LEN (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_END_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R3_END_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_END_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R3_END_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R3_END_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_END_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R3_START TZC_NSEC_TZC_SF_TZSRG_R3_START
#define TZC_NSEC_TZC_SF_TZSRG_R3_START_POS (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_START_LEN (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_START_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R3_START_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_START_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R3_START_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R3_START_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_START_POS))

/* 0x298 : tzc_sf_tzsrg_msb */
#define TZC_NSEC_TZC_SF_TZSRG_MSB_OFFSET (0x298)
#define TZC_NSEC_TZC_SF_TZSRG_R0_END_MSB TZC_NSEC_TZC_SF_TZSRG_R0_END_MSB
#define TZC_NSEC_TZC_SF_TZSRG_R0_END_MSB_POS (0U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_END_MSB_LEN (3U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_END_MSB_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R0_END_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_END_MSB_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R0_END_MSB_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R0_END_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_END_MSB_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R0_START_MSB TZC_NSEC_TZC_SF_TZSRG_R0_START_MSB
#define TZC_NSEC_TZC_SF_TZSRG_R0_START_MSB_POS (4U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_START_MSB_LEN (3U)
#define TZC_NSEC_TZC_SF_TZSRG_R0_START_MSB_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R0_START_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_START_MSB_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R0_START_MSB_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R0_START_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R0_START_MSB_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R1_END_MSB TZC_NSEC_TZC_SF_TZSRG_R1_END_MSB
#define TZC_NSEC_TZC_SF_TZSRG_R1_END_MSB_POS (8U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_END_MSB_LEN (3U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_END_MSB_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R1_END_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_END_MSB_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R1_END_MSB_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R1_END_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_END_MSB_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R1_START_MSB TZC_NSEC_TZC_SF_TZSRG_R1_START_MSB
#define TZC_NSEC_TZC_SF_TZSRG_R1_START_MSB_POS (12U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_START_MSB_LEN (3U)
#define TZC_NSEC_TZC_SF_TZSRG_R1_START_MSB_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R1_START_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_START_MSB_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R1_START_MSB_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R1_START_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R1_START_MSB_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R2_END_MSB TZC_NSEC_TZC_SF_TZSRG_R2_END_MSB
#define TZC_NSEC_TZC_SF_TZSRG_R2_END_MSB_POS (16U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_END_MSB_LEN (3U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_END_MSB_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R2_END_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_END_MSB_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R2_END_MSB_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R2_END_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_END_MSB_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R2_START_MSB TZC_NSEC_TZC_SF_TZSRG_R2_START_MSB
#define TZC_NSEC_TZC_SF_TZSRG_R2_START_MSB_POS (20U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_START_MSB_LEN (3U)
#define TZC_NSEC_TZC_SF_TZSRG_R2_START_MSB_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R2_START_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_START_MSB_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R2_START_MSB_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R2_START_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R2_START_MSB_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R3_END_MSB TZC_NSEC_TZC_SF_TZSRG_R3_END_MSB
#define TZC_NSEC_TZC_SF_TZSRG_R3_END_MSB_POS (24U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_END_MSB_LEN (3U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_END_MSB_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R3_END_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_END_MSB_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R3_END_MSB_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R3_END_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_END_MSB_POS))
#define TZC_NSEC_TZC_SF_TZSRG_R3_START_MSB TZC_NSEC_TZC_SF_TZSRG_R3_START_MSB
#define TZC_NSEC_TZC_SF_TZSRG_R3_START_MSB_POS (28U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_START_MSB_LEN (3U)
#define TZC_NSEC_TZC_SF_TZSRG_R3_START_MSB_MSK (((1U << TZC_NSEC_TZC_SF_TZSRG_R3_START_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_START_MSB_POS)
#define TZC_NSEC_TZC_SF_TZSRG_R3_START_MSB_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSRG_R3_START_MSB_LEN) - 1) << TZC_NSEC_TZC_SF_TZSRG_R3_START_MSB_POS))

/* 0x300 : tzc_mm_bmx_tzmid */
#define TZC_NSEC_TZC_MM_BMX_TZMID_OFFSET (0x300)
#define TZC_NSEC_TZC_MMCPU_TZMID TZC_NSEC_TZC_MMCPU_TZMID
#define TZC_NSEC_TZC_MMCPU_TZMID_POS (0U)
#define TZC_NSEC_TZC_MMCPU_TZMID_LEN (1U)
#define TZC_NSEC_TZC_MMCPU_TZMID_MSK (((1U << TZC_NSEC_TZC_MMCPU_TZMID_LEN) - 1) << TZC_NSEC_TZC_MMCPU_TZMID_POS)
#define TZC_NSEC_TZC_MMCPU_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_MMCPU_TZMID_LEN) - 1) << TZC_NSEC_TZC_MMCPU_TZMID_POS))
#define TZC_NSEC_TZC_BLAI_TZMID TZC_NSEC_TZC_BLAI_TZMID
#define TZC_NSEC_TZC_BLAI_TZMID_POS (1U)
#define TZC_NSEC_TZC_BLAI_TZMID_LEN (1U)
#define TZC_NSEC_TZC_BLAI_TZMID_MSK (((1U << TZC_NSEC_TZC_BLAI_TZMID_LEN) - 1) << TZC_NSEC_TZC_BLAI_TZMID_POS)
#define TZC_NSEC_TZC_BLAI_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_BLAI_TZMID_LEN) - 1) << TZC_NSEC_TZC_BLAI_TZMID_POS))
#define TZC_NSEC_TZC_CODEC_TZMID TZC_NSEC_TZC_CODEC_TZMID
#define TZC_NSEC_TZC_CODEC_TZMID_POS (2U)
#define TZC_NSEC_TZC_CODEC_TZMID_LEN (1U)
#define TZC_NSEC_TZC_CODEC_TZMID_MSK (((1U << TZC_NSEC_TZC_CODEC_TZMID_LEN) - 1) << TZC_NSEC_TZC_CODEC_TZMID_POS)
#define TZC_NSEC_TZC_CODEC_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_TZMID_LEN) - 1) << TZC_NSEC_TZC_CODEC_TZMID_POS))
#define TZC_NSEC_TZC_SUBSYS_TZMID TZC_NSEC_TZC_SUBSYS_TZMID
#define TZC_NSEC_TZC_SUBSYS_TZMID_POS (3U)
#define TZC_NSEC_TZC_SUBSYS_TZMID_LEN (1U)
#define TZC_NSEC_TZC_SUBSYS_TZMID_MSK (((1U << TZC_NSEC_TZC_SUBSYS_TZMID_LEN) - 1) << TZC_NSEC_TZC_SUBSYS_TZMID_POS)
#define TZC_NSEC_TZC_SUBSYS_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_SUBSYS_TZMID_LEN) - 1) << TZC_NSEC_TZC_SUBSYS_TZMID_POS))
#define TZC_NSEC_TZC_X2DDMA_TZMID TZC_NSEC_TZC_X2DDMA_TZMID
#define TZC_NSEC_TZC_X2DDMA_TZMID_POS (4U)
#define TZC_NSEC_TZC_X2DDMA_TZMID_LEN (1U)
#define TZC_NSEC_TZC_X2DDMA_TZMID_MSK (((1U << TZC_NSEC_TZC_X2DDMA_TZMID_LEN) - 1) << TZC_NSEC_TZC_X2DDMA_TZMID_POS)
#define TZC_NSEC_TZC_X2DDMA_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_X2DDMA_TZMID_LEN) - 1) << TZC_NSEC_TZC_X2DDMA_TZMID_POS))
#define TZC_NSEC_TZC_XDMA_TZMID TZC_NSEC_TZC_XDMA_TZMID
#define TZC_NSEC_TZC_XDMA_TZMID_POS (5U)
#define TZC_NSEC_TZC_XDMA_TZMID_LEN (1U)
#define TZC_NSEC_TZC_XDMA_TZMID_MSK (((1U << TZC_NSEC_TZC_XDMA_TZMID_LEN) - 1) << TZC_NSEC_TZC_XDMA_TZMID_POS)
#define TZC_NSEC_TZC_XDMA_TZMID_UMSK (~(((1U << TZC_NSEC_TZC_XDMA_TZMID_LEN) - 1) << TZC_NSEC_TZC_XDMA_TZMID_POS))
#define TZC_NSEC_TZC_MMCPU_TZMID_SEL TZC_NSEC_TZC_MMCPU_TZMID_SEL
#define TZC_NSEC_TZC_MMCPU_TZMID_SEL_POS (16U)
#define TZC_NSEC_TZC_MMCPU_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_MMCPU_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_MMCPU_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_MMCPU_TZMID_SEL_POS)
#define TZC_NSEC_TZC_MMCPU_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_MMCPU_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_MMCPU_TZMID_SEL_POS))
#define TZC_NSEC_TZC_BLAI_TZMID_SEL TZC_NSEC_TZC_BLAI_TZMID_SEL
#define TZC_NSEC_TZC_BLAI_TZMID_SEL_POS (17U)
#define TZC_NSEC_TZC_BLAI_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_BLAI_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_BLAI_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_BLAI_TZMID_SEL_POS)
#define TZC_NSEC_TZC_BLAI_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_BLAI_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_BLAI_TZMID_SEL_POS))
#define TZC_NSEC_TZC_CODEC_TZMID_SEL TZC_NSEC_TZC_CODEC_TZMID_SEL
#define TZC_NSEC_TZC_CODEC_TZMID_SEL_POS (18U)
#define TZC_NSEC_TZC_CODEC_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_CODEC_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_CODEC_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_CODEC_TZMID_SEL_POS)
#define TZC_NSEC_TZC_CODEC_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_CODEC_TZMID_SEL_POS))
#define TZC_NSEC_TZC_SUBSYS_TZMID_SEL TZC_NSEC_TZC_SUBSYS_TZMID_SEL
#define TZC_NSEC_TZC_SUBSYS_TZMID_SEL_POS (19U)
#define TZC_NSEC_TZC_SUBSYS_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_SUBSYS_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_SUBSYS_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_SUBSYS_TZMID_SEL_POS)
#define TZC_NSEC_TZC_SUBSYS_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_SUBSYS_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_SUBSYS_TZMID_SEL_POS))
#define TZC_NSEC_TZC_X2DDMA_TZMID_SEL TZC_NSEC_TZC_X2DDMA_TZMID_SEL
#define TZC_NSEC_TZC_X2DDMA_TZMID_SEL_POS (20U)
#define TZC_NSEC_TZC_X2DDMA_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_X2DDMA_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_X2DDMA_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_X2DDMA_TZMID_SEL_POS)
#define TZC_NSEC_TZC_X2DDMA_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_X2DDMA_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_X2DDMA_TZMID_SEL_POS))
#define TZC_NSEC_TZC_XDMA_TZMID_SEL TZC_NSEC_TZC_XDMA_TZMID_SEL
#define TZC_NSEC_TZC_XDMA_TZMID_SEL_POS (21U)
#define TZC_NSEC_TZC_XDMA_TZMID_SEL_LEN (1U)
#define TZC_NSEC_TZC_XDMA_TZMID_SEL_MSK (((1U << TZC_NSEC_TZC_XDMA_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_XDMA_TZMID_SEL_POS)
#define TZC_NSEC_TZC_XDMA_TZMID_SEL_UMSK (~(((1U << TZC_NSEC_TZC_XDMA_TZMID_SEL_LEN) - 1) << TZC_NSEC_TZC_XDMA_TZMID_SEL_POS))

/* 0x304 : tzc_mm_bmx_tzmid_lock */
#define TZC_NSEC_TZC_MM_BMX_TZMID_LOCK_OFFSET (0x304)
#define TZC_NSEC_TZC_MMCPU_TZMID_LOCK TZC_NSEC_TZC_MMCPU_TZMID_LOCK
#define TZC_NSEC_TZC_MMCPU_TZMID_LOCK_POS (0U)
#define TZC_NSEC_TZC_MMCPU_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMCPU_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMCPU_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMCPU_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_MMCPU_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMCPU_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMCPU_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_BLAI_TZMID_LOCK TZC_NSEC_TZC_BLAI_TZMID_LOCK
#define TZC_NSEC_TZC_BLAI_TZMID_LOCK_POS (1U)
#define TZC_NSEC_TZC_BLAI_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_BLAI_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_BLAI_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BLAI_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_BLAI_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_BLAI_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_BLAI_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_TZMID_LOCK TZC_NSEC_TZC_CODEC_TZMID_LOCK
#define TZC_NSEC_TZC_CODEC_TZMID_LOCK_POS (2U)
#define TZC_NSEC_TZC_CODEC_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_SUBSYS_TZMID_LOCK TZC_NSEC_TZC_SUBSYS_TZMID_LOCK
#define TZC_NSEC_TZC_SUBSYS_TZMID_LOCK_POS (3U)
#define TZC_NSEC_TZC_SUBSYS_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SUBSYS_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_SUBSYS_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SUBSYS_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_SUBSYS_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SUBSYS_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SUBSYS_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_X2DDMA_TZMID_LOCK TZC_NSEC_TZC_X2DDMA_TZMID_LOCK
#define TZC_NSEC_TZC_X2DDMA_TZMID_LOCK_POS (4U)
#define TZC_NSEC_TZC_X2DDMA_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_X2DDMA_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_X2DDMA_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_X2DDMA_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_X2DDMA_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_X2DDMA_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_X2DDMA_TZMID_LOCK_POS))
#define TZC_NSEC_TZC_XDMA_TZMID_LOCK TZC_NSEC_TZC_XDMA_TZMID_LOCK
#define TZC_NSEC_TZC_XDMA_TZMID_LOCK_POS (5U)
#define TZC_NSEC_TZC_XDMA_TZMID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_XDMA_TZMID_LOCK_MSK (((1U << TZC_NSEC_TZC_XDMA_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_XDMA_TZMID_LOCK_POS)
#define TZC_NSEC_TZC_XDMA_TZMID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_XDMA_TZMID_LOCK_LEN) - 1) << TZC_NSEC_TZC_XDMA_TZMID_LOCK_POS))

/* 0x308 : tzc_mm_bmx_s0 */
#define TZC_NSEC_TZC_MM_BMX_S0_OFFSET (0x308)
#define TZC_NSEC_TZC_MMPERI_S10_TZSID_EN TZC_NSEC_TZC_MMPERI_S10_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S10_TZSID_EN_POS (0U)
#define TZC_NSEC_TZC_MMPERI_S10_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S10_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S10_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S10_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S10_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S10_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S10_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S11_TZSID_EN TZC_NSEC_TZC_MMPERI_S11_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S11_TZSID_EN_POS (2U)
#define TZC_NSEC_TZC_MMPERI_S11_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S11_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S11_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S11_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S11_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S11_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S11_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S12_TZSID_EN TZC_NSEC_TZC_MMPERI_S12_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S12_TZSID_EN_POS (4U)
#define TZC_NSEC_TZC_MMPERI_S12_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S12_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S12_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S12_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S12_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S12_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S12_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S13_TZSID_EN TZC_NSEC_TZC_MMPERI_S13_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S13_TZSID_EN_POS (6U)
#define TZC_NSEC_TZC_MMPERI_S13_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S13_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S13_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S13_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S13_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S13_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S13_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S14_TZSID_EN TZC_NSEC_TZC_MMPERI_S14_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S14_TZSID_EN_POS (8U)
#define TZC_NSEC_TZC_MMPERI_S14_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S14_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S14_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S14_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S14_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S14_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S14_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S15_TZSID_EN TZC_NSEC_TZC_MMPERI_S15_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S15_TZSID_EN_POS (10U)
#define TZC_NSEC_TZC_MMPERI_S15_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S15_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S15_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S15_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S15_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S15_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S15_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S16_TZSID_EN TZC_NSEC_TZC_MMPERI_S16_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S16_TZSID_EN_POS (12U)
#define TZC_NSEC_TZC_MMPERI_S16_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S16_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S16_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S16_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S16_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S16_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S16_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S17_TZSID_EN TZC_NSEC_TZC_MMPERI_S17_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S17_TZSID_EN_POS (14U)
#define TZC_NSEC_TZC_MMPERI_S17_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S17_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S17_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S17_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S17_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S17_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S17_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S18_TZSID_EN TZC_NSEC_TZC_MMPERI_S18_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S18_TZSID_EN_POS (16U)
#define TZC_NSEC_TZC_MMPERI_S18_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S18_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S18_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S18_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S18_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S18_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S18_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S19_TZSID_EN TZC_NSEC_TZC_MMPERI_S19_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S19_TZSID_EN_POS (18U)
#define TZC_NSEC_TZC_MMPERI_S19_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S19_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S19_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S19_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S19_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S19_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S19_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S1A_TZSID_EN TZC_NSEC_TZC_MMPERI_S1A_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S1A_TZSID_EN_POS (20U)
#define TZC_NSEC_TZC_MMPERI_S1A_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S1A_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1A_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1A_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S1A_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1A_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1A_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S1B_TZSID_EN TZC_NSEC_TZC_MMPERI_S1B_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S1B_TZSID_EN_POS (22U)
#define TZC_NSEC_TZC_MMPERI_S1B_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S1B_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1B_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1B_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S1B_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1B_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1B_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S1C_TZSID_EN TZC_NSEC_TZC_MMPERI_S1C_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S1C_TZSID_EN_POS (24U)
#define TZC_NSEC_TZC_MMPERI_S1C_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S1C_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1C_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1C_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S1C_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1C_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1C_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S1D_TZSID_EN TZC_NSEC_TZC_MMPERI_S1D_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S1D_TZSID_EN_POS (26U)
#define TZC_NSEC_TZC_MMPERI_S1D_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S1D_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1D_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1D_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S1D_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1D_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1D_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S1E_TZSID_EN TZC_NSEC_TZC_MMPERI_S1E_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S1E_TZSID_EN_POS (28U)
#define TZC_NSEC_TZC_MMPERI_S1E_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S1E_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1E_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1E_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S1E_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1E_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1E_TZSID_EN_POS))
#define TZC_NSEC_TZC_MMPERI_S1F_TZSID_EN TZC_NSEC_TZC_MMPERI_S1F_TZSID_EN
#define TZC_NSEC_TZC_MMPERI_S1F_TZSID_EN_POS (30U)
#define TZC_NSEC_TZC_MMPERI_S1F_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MMPERI_S1F_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1F_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1F_TZSID_EN_POS)
#define TZC_NSEC_TZC_MMPERI_S1F_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1F_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1F_TZSID_EN_POS))

/* 0x30C : tzc_mm_bmx_s1 */
#define TZC_NSEC_TZC_MM_BMX_S1_OFFSET (0x30C)
#define TZC_NSEC_TZC_S10_TZSID_EN TZC_NSEC_TZC_S10_TZSID_EN
#define TZC_NSEC_TZC_S10_TZSID_EN_POS (0U)
#define TZC_NSEC_TZC_S10_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S10_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S10_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S10_TZSID_EN_POS)
#define TZC_NSEC_TZC_S10_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S10_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S10_TZSID_EN_POS))
#define TZC_NSEC_TZC_S11_TZSID_EN TZC_NSEC_TZC_S11_TZSID_EN
#define TZC_NSEC_TZC_S11_TZSID_EN_POS (2U)
#define TZC_NSEC_TZC_S11_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S11_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S11_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S11_TZSID_EN_POS)
#define TZC_NSEC_TZC_S11_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S11_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S11_TZSID_EN_POS))
#define TZC_NSEC_TZC_S12_TZSID_EN TZC_NSEC_TZC_S12_TZSID_EN
#define TZC_NSEC_TZC_S12_TZSID_EN_POS (4U)
#define TZC_NSEC_TZC_S12_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S12_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S12_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S12_TZSID_EN_POS)
#define TZC_NSEC_TZC_S12_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S12_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S12_TZSID_EN_POS))
#define TZC_NSEC_TZC_S13_TZSID_EN TZC_NSEC_TZC_S13_TZSID_EN
#define TZC_NSEC_TZC_S13_TZSID_EN_POS (6U)
#define TZC_NSEC_TZC_S13_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S13_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S13_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S13_TZSID_EN_POS)
#define TZC_NSEC_TZC_S13_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S13_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S13_TZSID_EN_POS))
#define TZC_NSEC_TZC_S14_TZSID_EN TZC_NSEC_TZC_S14_TZSID_EN
#define TZC_NSEC_TZC_S14_TZSID_EN_POS (8U)
#define TZC_NSEC_TZC_S14_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S14_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S14_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S14_TZSID_EN_POS)
#define TZC_NSEC_TZC_S14_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S14_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S14_TZSID_EN_POS))
#define TZC_NSEC_TZC_S15_TZSID_EN TZC_NSEC_TZC_S15_TZSID_EN
#define TZC_NSEC_TZC_S15_TZSID_EN_POS (10U)
#define TZC_NSEC_TZC_S15_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S15_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S15_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S15_TZSID_EN_POS)
#define TZC_NSEC_TZC_S15_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S15_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S15_TZSID_EN_POS))
#define TZC_NSEC_TZC_S16_TZSID_EN TZC_NSEC_TZC_S16_TZSID_EN
#define TZC_NSEC_TZC_S16_TZSID_EN_POS (12U)
#define TZC_NSEC_TZC_S16_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S16_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S16_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S16_TZSID_EN_POS)
#define TZC_NSEC_TZC_S16_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S16_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S16_TZSID_EN_POS))
#define TZC_NSEC_TZC_S17_TZSID_EN TZC_NSEC_TZC_S17_TZSID_EN
#define TZC_NSEC_TZC_S17_TZSID_EN_POS (14U)
#define TZC_NSEC_TZC_S17_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S17_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S17_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S17_TZSID_EN_POS)
#define TZC_NSEC_TZC_S17_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S17_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S17_TZSID_EN_POS))
#define TZC_NSEC_TZC_S18_TZSID_EN TZC_NSEC_TZC_S18_TZSID_EN
#define TZC_NSEC_TZC_S18_TZSID_EN_POS (16U)
#define TZC_NSEC_TZC_S18_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S18_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S18_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S18_TZSID_EN_POS)
#define TZC_NSEC_TZC_S18_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S18_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S18_TZSID_EN_POS))
#define TZC_NSEC_TZC_S19_TZSID_EN TZC_NSEC_TZC_S19_TZSID_EN
#define TZC_NSEC_TZC_S19_TZSID_EN_POS (18U)
#define TZC_NSEC_TZC_S19_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S19_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S19_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S19_TZSID_EN_POS)
#define TZC_NSEC_TZC_S19_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S19_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S19_TZSID_EN_POS))
#define TZC_NSEC_TZC_S1A_TZSID_EN TZC_NSEC_TZC_S1A_TZSID_EN
#define TZC_NSEC_TZC_S1A_TZSID_EN_POS (20U)
#define TZC_NSEC_TZC_S1A_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S1A_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S1A_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1A_TZSID_EN_POS)
#define TZC_NSEC_TZC_S1A_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S1A_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1A_TZSID_EN_POS))
#define TZC_NSEC_TZC_S1B_TZSID_EN TZC_NSEC_TZC_S1B_TZSID_EN
#define TZC_NSEC_TZC_S1B_TZSID_EN_POS (22U)
#define TZC_NSEC_TZC_S1B_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S1B_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S1B_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1B_TZSID_EN_POS)
#define TZC_NSEC_TZC_S1B_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S1B_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1B_TZSID_EN_POS))
#define TZC_NSEC_TZC_S1C_TZSID_EN TZC_NSEC_TZC_S1C_TZSID_EN
#define TZC_NSEC_TZC_S1C_TZSID_EN_POS (24U)
#define TZC_NSEC_TZC_S1C_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S1C_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S1C_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1C_TZSID_EN_POS)
#define TZC_NSEC_TZC_S1C_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S1C_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1C_TZSID_EN_POS))
#define TZC_NSEC_TZC_S1D_TZSID_EN TZC_NSEC_TZC_S1D_TZSID_EN
#define TZC_NSEC_TZC_S1D_TZSID_EN_POS (26U)
#define TZC_NSEC_TZC_S1D_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S1D_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S1D_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1D_TZSID_EN_POS)
#define TZC_NSEC_TZC_S1D_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S1D_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1D_TZSID_EN_POS))
#define TZC_NSEC_TZC_S1E_TZSID_EN TZC_NSEC_TZC_S1E_TZSID_EN
#define TZC_NSEC_TZC_S1E_TZSID_EN_POS (28U)
#define TZC_NSEC_TZC_S1E_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S1E_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S1E_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1E_TZSID_EN_POS)
#define TZC_NSEC_TZC_S1E_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S1E_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1E_TZSID_EN_POS))
#define TZC_NSEC_TZC_S1F_TZSID_EN TZC_NSEC_TZC_S1F_TZSID_EN
#define TZC_NSEC_TZC_S1F_TZSID_EN_POS (30U)
#define TZC_NSEC_TZC_S1F_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_S1F_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_S1F_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1F_TZSID_EN_POS)
#define TZC_NSEC_TZC_S1F_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_S1F_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_S1F_TZSID_EN_POS))

/* 0x310 : tzc_mm_bmx_s2 */
#define TZC_NSEC_TZC_MM_BMX_S2_OFFSET (0x310)
#define TZC_NSEC_TZC_CODEC_S10_TZSID_EN TZC_NSEC_TZC_CODEC_S10_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S10_TZSID_EN_POS (0U)
#define TZC_NSEC_TZC_CODEC_S10_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S10_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S10_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S10_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S10_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S10_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S10_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S11_TZSID_EN TZC_NSEC_TZC_CODEC_S11_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S11_TZSID_EN_POS (2U)
#define TZC_NSEC_TZC_CODEC_S11_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S11_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S11_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S11_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S11_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S11_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S11_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S12_TZSID_EN TZC_NSEC_TZC_CODEC_S12_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S12_TZSID_EN_POS (4U)
#define TZC_NSEC_TZC_CODEC_S12_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S12_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S12_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S12_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S12_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S12_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S12_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S13_TZSID_EN TZC_NSEC_TZC_CODEC_S13_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S13_TZSID_EN_POS (6U)
#define TZC_NSEC_TZC_CODEC_S13_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S13_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S13_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S13_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S13_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S13_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S13_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S14_TZSID_EN TZC_NSEC_TZC_CODEC_S14_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S14_TZSID_EN_POS (8U)
#define TZC_NSEC_TZC_CODEC_S14_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S14_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S14_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S14_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S14_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S14_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S14_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S15_TZSID_EN TZC_NSEC_TZC_CODEC_S15_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S15_TZSID_EN_POS (10U)
#define TZC_NSEC_TZC_CODEC_S15_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S15_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S15_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S15_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S15_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S15_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S15_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S16_TZSID_EN TZC_NSEC_TZC_CODEC_S16_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S16_TZSID_EN_POS (12U)
#define TZC_NSEC_TZC_CODEC_S16_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S16_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S16_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S16_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S16_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S16_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S16_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S17_TZSID_EN TZC_NSEC_TZC_CODEC_S17_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S17_TZSID_EN_POS (14U)
#define TZC_NSEC_TZC_CODEC_S17_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S17_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S17_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S17_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S17_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S17_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S17_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S18_TZSID_EN TZC_NSEC_TZC_CODEC_S18_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S18_TZSID_EN_POS (16U)
#define TZC_NSEC_TZC_CODEC_S18_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S18_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S18_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S18_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S18_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S18_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S18_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S19_TZSID_EN TZC_NSEC_TZC_CODEC_S19_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S19_TZSID_EN_POS (18U)
#define TZC_NSEC_TZC_CODEC_S19_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S19_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S19_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S19_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S19_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S19_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S19_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S1A_TZSID_EN TZC_NSEC_TZC_CODEC_S1A_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S1A_TZSID_EN_POS (20U)
#define TZC_NSEC_TZC_CODEC_S1A_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S1A_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S1A_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1A_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S1A_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1A_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1A_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S1B_TZSID_EN TZC_NSEC_TZC_CODEC_S1B_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S1B_TZSID_EN_POS (22U)
#define TZC_NSEC_TZC_CODEC_S1B_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S1B_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S1B_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1B_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S1B_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1B_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1B_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S1C_TZSID_EN TZC_NSEC_TZC_CODEC_S1C_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S1C_TZSID_EN_POS (24U)
#define TZC_NSEC_TZC_CODEC_S1C_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S1C_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S1C_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1C_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S1C_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1C_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1C_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S1D_TZSID_EN TZC_NSEC_TZC_CODEC_S1D_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S1D_TZSID_EN_POS (26U)
#define TZC_NSEC_TZC_CODEC_S1D_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S1D_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S1D_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1D_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S1D_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1D_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1D_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S1E_TZSID_EN TZC_NSEC_TZC_CODEC_S1E_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S1E_TZSID_EN_POS (28U)
#define TZC_NSEC_TZC_CODEC_S1E_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S1E_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S1E_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1E_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S1E_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1E_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1E_TZSID_EN_POS))
#define TZC_NSEC_TZC_CODEC_S1F_TZSID_EN TZC_NSEC_TZC_CODEC_S1F_TZSID_EN
#define TZC_NSEC_TZC_CODEC_S1F_TZSID_EN_POS (30U)
#define TZC_NSEC_TZC_CODEC_S1F_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_CODEC_S1F_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_CODEC_S1F_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1F_TZSID_EN_POS)
#define TZC_NSEC_TZC_CODEC_S1F_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1F_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1F_TZSID_EN_POS))

/* 0x314 : tzc_mm_bmx_s_lock0 */
#define TZC_NSEC_TZC_MM_BMX_S_LOCK0_OFFSET (0x314)
#define TZC_NSEC_TZC_MMPERI_S10_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S10_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S10_TZSID_LOCK_POS (0U)
#define TZC_NSEC_TZC_MMPERI_S10_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S10_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S10_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S10_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S10_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S10_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S10_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S11_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S11_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S11_TZSID_LOCK_POS (1U)
#define TZC_NSEC_TZC_MMPERI_S11_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S11_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S11_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S11_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S11_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S11_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S11_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S12_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S12_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S12_TZSID_LOCK_POS (2U)
#define TZC_NSEC_TZC_MMPERI_S12_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S12_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S12_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S12_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S12_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S12_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S12_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S13_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S13_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S13_TZSID_LOCK_POS (3U)
#define TZC_NSEC_TZC_MMPERI_S13_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S13_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S13_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S13_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S13_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S13_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S13_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S14_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S14_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S14_TZSID_LOCK_POS (4U)
#define TZC_NSEC_TZC_MMPERI_S14_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S14_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S14_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S14_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S14_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S14_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S14_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S15_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S15_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S15_TZSID_LOCK_POS (5U)
#define TZC_NSEC_TZC_MMPERI_S15_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S15_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S15_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S15_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S15_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S15_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S15_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S16_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S16_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S16_TZSID_LOCK_POS (6U)
#define TZC_NSEC_TZC_MMPERI_S16_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S16_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S16_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S16_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S16_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S16_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S16_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S17_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S17_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S17_TZSID_LOCK_POS (7U)
#define TZC_NSEC_TZC_MMPERI_S17_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S17_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S17_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S17_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S17_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S17_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S17_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S18_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S18_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S18_TZSID_LOCK_POS (8U)
#define TZC_NSEC_TZC_MMPERI_S18_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S18_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S18_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S18_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S18_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S18_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S18_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S19_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S19_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S19_TZSID_LOCK_POS (9U)
#define TZC_NSEC_TZC_MMPERI_S19_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S19_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S19_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S19_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S19_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S19_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S19_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S1A_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S1A_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S1A_TZSID_LOCK_POS (10U)
#define TZC_NSEC_TZC_MMPERI_S1A_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S1A_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1A_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1A_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S1A_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1A_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1A_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S1B_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S1B_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S1B_TZSID_LOCK_POS (11U)
#define TZC_NSEC_TZC_MMPERI_S1B_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S1B_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1B_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1B_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S1B_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1B_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1B_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S1C_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S1C_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S1C_TZSID_LOCK_POS (12U)
#define TZC_NSEC_TZC_MMPERI_S1C_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S1C_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1C_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1C_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S1C_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1C_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1C_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S1D_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S1D_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S1D_TZSID_LOCK_POS (13U)
#define TZC_NSEC_TZC_MMPERI_S1D_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S1D_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1D_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1D_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S1D_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1D_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1D_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S1E_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S1E_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S1E_TZSID_LOCK_POS (14U)
#define TZC_NSEC_TZC_MMPERI_S1E_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S1E_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1E_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1E_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S1E_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1E_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1E_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MMPERI_S1F_TZSID_LOCK TZC_NSEC_TZC_MMPERI_S1F_TZSID_LOCK
#define TZC_NSEC_TZC_MMPERI_S1F_TZSID_LOCK_POS (15U)
#define TZC_NSEC_TZC_MMPERI_S1F_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MMPERI_S1F_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MMPERI_S1F_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1F_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MMPERI_S1F_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MMPERI_S1F_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MMPERI_S1F_TZSID_LOCK_POS))

/* 0x318 : tzc_mm_bmx_s_lock1 */
#define TZC_NSEC_TZC_MM_BMX_S_LOCK1_OFFSET (0x318)
#define TZC_NSEC_TZC_CODEC_S10_TZSID_LOCK TZC_NSEC_TZC_CODEC_S10_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S10_TZSID_LOCK_POS (0U)
#define TZC_NSEC_TZC_CODEC_S10_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S10_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S10_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S10_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S10_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S10_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S10_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S11_TZSID_LOCK TZC_NSEC_TZC_CODEC_S11_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S11_TZSID_LOCK_POS (1U)
#define TZC_NSEC_TZC_CODEC_S11_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S11_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S11_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S11_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S11_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S11_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S11_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S12_TZSID_LOCK TZC_NSEC_TZC_CODEC_S12_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S12_TZSID_LOCK_POS (2U)
#define TZC_NSEC_TZC_CODEC_S12_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S12_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S12_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S12_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S12_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S12_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S12_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S13_TZSID_LOCK TZC_NSEC_TZC_CODEC_S13_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S13_TZSID_LOCK_POS (3U)
#define TZC_NSEC_TZC_CODEC_S13_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S13_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S13_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S13_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S13_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S13_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S13_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S14_TZSID_LOCK TZC_NSEC_TZC_CODEC_S14_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S14_TZSID_LOCK_POS (4U)
#define TZC_NSEC_TZC_CODEC_S14_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S14_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S14_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S14_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S14_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S14_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S14_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S15_TZSID_LOCK TZC_NSEC_TZC_CODEC_S15_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S15_TZSID_LOCK_POS (5U)
#define TZC_NSEC_TZC_CODEC_S15_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S15_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S15_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S15_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S15_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S15_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S15_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S16_TZSID_LOCK TZC_NSEC_TZC_CODEC_S16_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S16_TZSID_LOCK_POS (6U)
#define TZC_NSEC_TZC_CODEC_S16_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S16_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S16_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S16_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S16_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S16_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S16_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S17_TZSID_LOCK TZC_NSEC_TZC_CODEC_S17_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S17_TZSID_LOCK_POS (7U)
#define TZC_NSEC_TZC_CODEC_S17_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S17_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S17_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S17_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S17_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S17_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S17_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S18_TZSID_LOCK TZC_NSEC_TZC_CODEC_S18_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S18_TZSID_LOCK_POS (8U)
#define TZC_NSEC_TZC_CODEC_S18_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S18_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S18_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S18_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S18_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S18_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S18_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S19_TZSID_LOCK TZC_NSEC_TZC_CODEC_S19_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S19_TZSID_LOCK_POS (9U)
#define TZC_NSEC_TZC_CODEC_S19_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S19_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S19_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S19_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S19_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S19_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S19_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S1A_TZSID_LOCK TZC_NSEC_TZC_CODEC_S1A_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S1A_TZSID_LOCK_POS (10U)
#define TZC_NSEC_TZC_CODEC_S1A_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S1A_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S1A_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1A_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S1A_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1A_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1A_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S1B_TZSID_LOCK TZC_NSEC_TZC_CODEC_S1B_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S1B_TZSID_LOCK_POS (11U)
#define TZC_NSEC_TZC_CODEC_S1B_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S1B_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S1B_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1B_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S1B_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1B_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1B_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S1C_TZSID_LOCK TZC_NSEC_TZC_CODEC_S1C_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S1C_TZSID_LOCK_POS (12U)
#define TZC_NSEC_TZC_CODEC_S1C_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S1C_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S1C_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1C_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S1C_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1C_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1C_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S1D_TZSID_LOCK TZC_NSEC_TZC_CODEC_S1D_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S1D_TZSID_LOCK_POS (13U)
#define TZC_NSEC_TZC_CODEC_S1D_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S1D_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S1D_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1D_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S1D_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1D_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1D_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S1E_TZSID_LOCK TZC_NSEC_TZC_CODEC_S1E_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S1E_TZSID_LOCK_POS (14U)
#define TZC_NSEC_TZC_CODEC_S1E_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S1E_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S1E_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1E_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S1E_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1E_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1E_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_CODEC_S1F_TZSID_LOCK TZC_NSEC_TZC_CODEC_S1F_TZSID_LOCK
#define TZC_NSEC_TZC_CODEC_S1F_TZSID_LOCK_POS (15U)
#define TZC_NSEC_TZC_CODEC_S1F_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_CODEC_S1F_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_CODEC_S1F_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1F_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_CODEC_S1F_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_CODEC_S1F_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_CODEC_S1F_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S10_TZSID_LOCK TZC_NSEC_TZC_S10_TZSID_LOCK
#define TZC_NSEC_TZC_S10_TZSID_LOCK_POS (16U)
#define TZC_NSEC_TZC_S10_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S10_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S10_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S10_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S10_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S10_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S10_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S11_TZSID_LOCK TZC_NSEC_TZC_S11_TZSID_LOCK
#define TZC_NSEC_TZC_S11_TZSID_LOCK_POS (17U)
#define TZC_NSEC_TZC_S11_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S11_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S11_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S11_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S11_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S11_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S11_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S12_TZSID_LOCK TZC_NSEC_TZC_S12_TZSID_LOCK
#define TZC_NSEC_TZC_S12_TZSID_LOCK_POS (18U)
#define TZC_NSEC_TZC_S12_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S12_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S12_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S12_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S12_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S12_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S12_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S13_TZSID_LOCK TZC_NSEC_TZC_S13_TZSID_LOCK
#define TZC_NSEC_TZC_S13_TZSID_LOCK_POS (19U)
#define TZC_NSEC_TZC_S13_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S13_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S13_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S13_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S13_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S13_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S13_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S14_TZSID_LOCK TZC_NSEC_TZC_S14_TZSID_LOCK
#define TZC_NSEC_TZC_S14_TZSID_LOCK_POS (20U)
#define TZC_NSEC_TZC_S14_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S14_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S14_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S14_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S14_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S14_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S14_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S15_TZSID_LOCK TZC_NSEC_TZC_S15_TZSID_LOCK
#define TZC_NSEC_TZC_S15_TZSID_LOCK_POS (21U)
#define TZC_NSEC_TZC_S15_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S15_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S15_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S15_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S15_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S15_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S15_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S16_TZSID_LOCK TZC_NSEC_TZC_S16_TZSID_LOCK
#define TZC_NSEC_TZC_S16_TZSID_LOCK_POS (22U)
#define TZC_NSEC_TZC_S16_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S16_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S16_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S16_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S16_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S16_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S16_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S17_TZSID_LOCK TZC_NSEC_TZC_S17_TZSID_LOCK
#define TZC_NSEC_TZC_S17_TZSID_LOCK_POS (23U)
#define TZC_NSEC_TZC_S17_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S17_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S17_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S17_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S17_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S17_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S17_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S18_TZSID_LOCK TZC_NSEC_TZC_S18_TZSID_LOCK
#define TZC_NSEC_TZC_S18_TZSID_LOCK_POS (24U)
#define TZC_NSEC_TZC_S18_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S18_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S18_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S18_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S18_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S18_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S18_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S19_TZSID_LOCK TZC_NSEC_TZC_S19_TZSID_LOCK
#define TZC_NSEC_TZC_S19_TZSID_LOCK_POS (25U)
#define TZC_NSEC_TZC_S19_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S19_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S19_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S19_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S19_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S19_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S19_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S1A_TZSID_LOCK TZC_NSEC_TZC_S1A_TZSID_LOCK
#define TZC_NSEC_TZC_S1A_TZSID_LOCK_POS (26U)
#define TZC_NSEC_TZC_S1A_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S1A_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S1A_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1A_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S1A_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S1A_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1A_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S1B_TZSID_LOCK TZC_NSEC_TZC_S1B_TZSID_LOCK
#define TZC_NSEC_TZC_S1B_TZSID_LOCK_POS (27U)
#define TZC_NSEC_TZC_S1B_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S1B_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S1B_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1B_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S1B_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S1B_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1B_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S1C_TZSID_LOCK TZC_NSEC_TZC_S1C_TZSID_LOCK
#define TZC_NSEC_TZC_S1C_TZSID_LOCK_POS (28U)
#define TZC_NSEC_TZC_S1C_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S1C_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S1C_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1C_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S1C_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S1C_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1C_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S1D_TZSID_LOCK TZC_NSEC_TZC_S1D_TZSID_LOCK
#define TZC_NSEC_TZC_S1D_TZSID_LOCK_POS (29U)
#define TZC_NSEC_TZC_S1D_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S1D_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S1D_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1D_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S1D_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S1D_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1D_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S1E_TZSID_LOCK TZC_NSEC_TZC_S1E_TZSID_LOCK
#define TZC_NSEC_TZC_S1E_TZSID_LOCK_POS (30U)
#define TZC_NSEC_TZC_S1E_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S1E_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S1E_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1E_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S1E_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S1E_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1E_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_S1F_TZSID_LOCK TZC_NSEC_TZC_S1F_TZSID_LOCK
#define TZC_NSEC_TZC_S1F_TZSID_LOCK_POS (31U)
#define TZC_NSEC_TZC_S1F_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_S1F_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_S1F_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1F_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_S1F_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_S1F_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_S1F_TZSID_LOCK_POS))

/* 0x340 : tzc_l2sram_tzsrg_ctrl */
#define TZC_NSEC_TZC_L2SRAM_TZSRG_CTRL_OFFSET (0x340)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_ID_EN TZC_NSEC_TZC_L2SRAM_TZSRG_R0_ID_EN
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_ID_EN_POS (0U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_ID_EN_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_ID_EN_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_ID_EN_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_ID_EN TZC_NSEC_TZC_L2SRAM_TZSRG_R1_ID_EN
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_ID_EN_POS (2U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_ID_EN_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_ID_EN_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_ID_EN_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_ID_EN TZC_NSEC_TZC_L2SRAM_TZSRG_R2_ID_EN
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_ID_EN_POS (4U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_ID_EN_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_ID_EN_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_ID_EN_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_EN TZC_NSEC_TZC_L2SRAM_TZSRG_R0_EN
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_EN_POS (16U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_EN_LEN (1U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_EN_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_EN_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_EN_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_EN_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_EN TZC_NSEC_TZC_L2SRAM_TZSRG_R1_EN
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_EN_POS (17U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_EN_LEN (1U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_EN_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_EN_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_EN_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_EN_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_EN TZC_NSEC_TZC_L2SRAM_TZSRG_R2_EN
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_EN_POS (18U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_EN_LEN (1U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_EN_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_EN_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_EN_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_EN_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_LOCK TZC_NSEC_TZC_L2SRAM_TZSRG_R0_LOCK
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_LOCK_POS (24U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_LOCK_LEN (1U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_LOCK_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_LOCK_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_LOCK_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_LOCK TZC_NSEC_TZC_L2SRAM_TZSRG_R1_LOCK
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_LOCK_POS (25U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_LOCK_LEN (1U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_LOCK_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_LOCK_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_LOCK_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_LOCK TZC_NSEC_TZC_L2SRAM_TZSRG_R2_LOCK
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_LOCK_POS (26U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_LOCK_LEN (1U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_LOCK_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_LOCK_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_LOCK_POS))

/* 0x344 : tzc_l2sram_tzsrg_adr_mask */
#define TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_OFFSET (0x344)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK
#define TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_POS (0U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LEN (10U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LOCK TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LOCK
#define TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LOCK_POS (16U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LOCK_LEN (1U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LOCK_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LOCK_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_ADR_MASK_LOCK_POS))

/* 0x348 : tzc_l2sram_tzsrg_r0 */
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_OFFSET (0x348)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_END TZC_NSEC_TZC_L2SRAM_TZSRG_R0_END
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_END_POS (0U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_END_LEN (10U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_END_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_END_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_END_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_END_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_START TZC_NSEC_TZC_L2SRAM_TZSRG_R0_START
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_START_POS (16U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_START_LEN (10U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_START_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_START_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R0_START_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R0_START_POS))

/* 0x34C : tzc_l2sram_tzsrg_r1 */
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_OFFSET (0x34C)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_END TZC_NSEC_TZC_L2SRAM_TZSRG_R1_END
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_END_POS (0U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_END_LEN (10U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_END_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_END_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_END_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_END_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_START TZC_NSEC_TZC_L2SRAM_TZSRG_R1_START
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_START_POS (16U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_START_LEN (10U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_START_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_START_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R1_START_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R1_START_POS))

/* 0x350 : tzc_l2sram_tzsrg_r2 */
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_OFFSET (0x350)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_END TZC_NSEC_TZC_L2SRAM_TZSRG_R2_END
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_END_POS (0U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_END_LEN (10U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_END_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_END_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_END_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_END_POS))
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_START TZC_NSEC_TZC_L2SRAM_TZSRG_R2_START
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_START_POS (16U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_START_LEN (10U)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_START_MSK (((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_START_POS)
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R2_START_UMSK (~(((1U << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_L2SRAM_TZSRG_R2_START_POS))

/* 0x354 : tzc_l2sram_tzsrg_r3 */
#define TZC_NSEC_TZC_L2SRAM_TZSRG_R3_OFFSET (0x354)

/* 0x360 : tzc_vram_tzsrg_ctrl */
#define TZC_NSEC_TZC_VRAM_TZSRG_CTRL_OFFSET (0x360)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_ID_EN TZC_NSEC_TZC_VRAM_TZSRG_R0_ID_EN
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_ID_EN_POS (0U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_ID_EN_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R0_ID_EN_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R0_ID_EN_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_ID_EN TZC_NSEC_TZC_VRAM_TZSRG_R1_ID_EN
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_ID_EN_POS (2U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_ID_EN_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R1_ID_EN_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R1_ID_EN_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_ID_EN TZC_NSEC_TZC_VRAM_TZSRG_R2_ID_EN
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_ID_EN_POS (4U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_ID_EN_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R2_ID_EN_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R2_ID_EN_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_EN TZC_NSEC_TZC_VRAM_TZSRG_R0_EN
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_EN_POS (16U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_EN_LEN (1U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_EN_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R0_EN_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_EN_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R0_EN_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_EN TZC_NSEC_TZC_VRAM_TZSRG_R1_EN
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_EN_POS (17U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_EN_LEN (1U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_EN_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R1_EN_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_EN_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R1_EN_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_EN TZC_NSEC_TZC_VRAM_TZSRG_R2_EN
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_EN_POS (18U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_EN_LEN (1U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_EN_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R2_EN_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_EN_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R2_EN_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_LOCK TZC_NSEC_TZC_VRAM_TZSRG_R0_LOCK
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_LOCK_POS (24U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_LOCK_LEN (1U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_LOCK_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R0_LOCK_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R0_LOCK_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_LOCK TZC_NSEC_TZC_VRAM_TZSRG_R1_LOCK
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_LOCK_POS (25U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_LOCK_LEN (1U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_LOCK_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R1_LOCK_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R1_LOCK_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_LOCK TZC_NSEC_TZC_VRAM_TZSRG_R2_LOCK
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_LOCK_POS (26U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_LOCK_LEN (1U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_LOCK_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R2_LOCK_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R2_LOCK_POS))

/* 0x364 : tzc_vram_tzsrg_adr_mask */
#define TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_OFFSET (0x364)
#define TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK
#define TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_POS (0U)
#define TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LEN (10U)
#define TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LOCK TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LOCK
#define TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LOCK_POS (16U)
#define TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LOCK_LEN (1U)
#define TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LOCK_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LOCK_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_ADR_MASK_LOCK_POS))

/* 0x368 : tzc_vram_tzsrg_r0 */
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_OFFSET (0x368)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_END TZC_NSEC_TZC_VRAM_TZSRG_R0_END
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_END_POS (0U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_END_LEN (10U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_END_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R0_END_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_END_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R0_END_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_START TZC_NSEC_TZC_VRAM_TZSRG_R0_START
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_START_POS (16U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_START_LEN (10U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_START_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R0_START_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R0_START_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R0_START_POS))

/* 0x36C : tzc_vram_tzsrg_r1 */
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_OFFSET (0x36C)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_END TZC_NSEC_TZC_VRAM_TZSRG_R1_END
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_END_POS (0U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_END_LEN (10U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_END_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R1_END_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_END_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R1_END_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_START TZC_NSEC_TZC_VRAM_TZSRG_R1_START
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_START_POS (16U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_START_LEN (10U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_START_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R1_START_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R1_START_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R1_START_POS))

/* 0x370 : tzc_vram_tzsrg_r2 */
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_OFFSET (0x370)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_END TZC_NSEC_TZC_VRAM_TZSRG_R2_END
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_END_POS (0U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_END_LEN (10U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_END_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R2_END_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_END_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R2_END_POS))
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_START TZC_NSEC_TZC_VRAM_TZSRG_R2_START
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_START_POS (16U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_START_LEN (10U)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_START_MSK (((1U << TZC_NSEC_TZC_VRAM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R2_START_POS)
#define TZC_NSEC_TZC_VRAM_TZSRG_R2_START_UMSK (~(((1U << TZC_NSEC_TZC_VRAM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_VRAM_TZSRG_R2_START_POS))

/* 0x374 : tzc_vram_tzsrg_r3 */
#define TZC_NSEC_TZC_VRAM_TZSRG_R3_OFFSET (0x374)

/* 0x380 : tzc_psrama_tzsrg_ctrl */
#define TZC_NSEC_TZC_PSRAMA_TZSRG_CTRL_OFFSET (0x380)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_ID_EN TZC_NSEC_TZC_PSRAMA_TZSRG_R0_ID_EN
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_ID_EN_POS (0U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_ID_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_ID_EN_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_ID_EN_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_ID_EN TZC_NSEC_TZC_PSRAMA_TZSRG_R1_ID_EN
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_ID_EN_POS (2U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_ID_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_ID_EN_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_ID_EN_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_ID_EN TZC_NSEC_TZC_PSRAMA_TZSRG_R2_ID_EN
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_ID_EN_POS (4U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_ID_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_ID_EN_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_ID_EN_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_EN TZC_NSEC_TZC_PSRAMA_TZSRG_R0_EN
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_EN_POS (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_EN_LEN (1U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_EN_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_EN_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_EN TZC_NSEC_TZC_PSRAMA_TZSRG_R1_EN
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_EN_POS (17U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_EN_LEN (1U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_EN_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_EN_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_EN TZC_NSEC_TZC_PSRAMA_TZSRG_R2_EN
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_EN_POS (18U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_EN_LEN (1U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_EN_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_EN_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_LOCK TZC_NSEC_TZC_PSRAMA_TZSRG_R0_LOCK
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_LOCK_POS (24U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_LOCK_LEN (1U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_LOCK_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_LOCK_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_LOCK_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_LOCK TZC_NSEC_TZC_PSRAMA_TZSRG_R1_LOCK
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_LOCK_POS (25U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_LOCK_LEN (1U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_LOCK_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_LOCK_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_LOCK_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_LOCK TZC_NSEC_TZC_PSRAMA_TZSRG_R2_LOCK
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_LOCK_POS (26U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_LOCK_LEN (1U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_LOCK_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_LOCK_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_LOCK_POS))

/* 0x384 : tzc_psrama_tzsrg_adr_mask */
#define TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_OFFSET (0x384)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK
#define TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_POS (0U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LEN (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LOCK TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LOCK
#define TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LOCK_POS (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LOCK_LEN (1U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LOCK_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LOCK_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_ADR_MASK_LOCK_POS))

/* 0x388 : tzc_psrama_tzsrg_r0 */
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_OFFSET (0x388)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_END TZC_NSEC_TZC_PSRAMA_TZSRG_R0_END
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_END_POS (0U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_END_LEN (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_END_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_END_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_END_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_END_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_START TZC_NSEC_TZC_PSRAMA_TZSRG_R0_START
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_START_POS (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_START_LEN (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_START_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_START_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R0_START_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R0_START_POS))

/* 0x38C : tzc_psrama_tzsrg_r1 */
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_OFFSET (0x38C)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_END TZC_NSEC_TZC_PSRAMA_TZSRG_R1_END
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_END_POS (0U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_END_LEN (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_END_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_END_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_END_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_END_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_START TZC_NSEC_TZC_PSRAMA_TZSRG_R1_START
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_START_POS (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_START_LEN (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_START_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_START_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R1_START_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R1_START_POS))

/* 0x390 : tzc_psrama_tzsrg_r2 */
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_OFFSET (0x390)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_END TZC_NSEC_TZC_PSRAMA_TZSRG_R2_END
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_END_POS (0U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_END_LEN (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_END_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_END_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_END_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_END_POS))
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_START TZC_NSEC_TZC_PSRAMA_TZSRG_R2_START
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_START_POS (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_START_LEN (16U)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_START_MSK (((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_START_POS)
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R2_START_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMA_TZSRG_R2_START_POS))

/* 0x394 : tzc_psrama_tzsrg_r3 */
#define TZC_NSEC_TZC_PSRAMA_TZSRG_R3_OFFSET (0x394)

/* 0x3a0 : tzc_psramb_tzsrg_ctrl */
#define TZC_NSEC_TZC_PSRAMB_TZSRG_CTRL_OFFSET (0x3a0)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_ID_EN TZC_NSEC_TZC_PSRAMB_TZSRG_R0_ID_EN
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_ID_EN_POS (0U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_ID_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_ID_EN_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_ID_EN_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_ID_EN TZC_NSEC_TZC_PSRAMB_TZSRG_R1_ID_EN
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_ID_EN_POS (2U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_ID_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_ID_EN_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_ID_EN_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_ID_EN TZC_NSEC_TZC_PSRAMB_TZSRG_R2_ID_EN
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_ID_EN_POS (4U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_ID_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_ID_EN_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_ID_EN_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_EN TZC_NSEC_TZC_PSRAMB_TZSRG_R0_EN
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_EN_POS (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_EN_LEN (1U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_EN_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_EN_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_EN TZC_NSEC_TZC_PSRAMB_TZSRG_R1_EN
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_EN_POS (17U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_EN_LEN (1U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_EN_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_EN_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_EN TZC_NSEC_TZC_PSRAMB_TZSRG_R2_EN
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_EN_POS (18U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_EN_LEN (1U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_EN_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_EN_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_EN_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_EN_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_LOCK TZC_NSEC_TZC_PSRAMB_TZSRG_R0_LOCK
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_LOCK_POS (24U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_LOCK_LEN (1U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_LOCK_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_LOCK_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_LOCK_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_LOCK TZC_NSEC_TZC_PSRAMB_TZSRG_R1_LOCK
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_LOCK_POS (25U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_LOCK_LEN (1U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_LOCK_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_LOCK_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_LOCK_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_LOCK TZC_NSEC_TZC_PSRAMB_TZSRG_R2_LOCK
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_LOCK_POS (26U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_LOCK_LEN (1U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_LOCK_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_LOCK_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_LOCK_POS))

/* 0x3A4 : tzc_psramb_tzsrg_adr_mask */
#define TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_OFFSET (0x3A4)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK
#define TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_POS (0U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LEN (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LOCK TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LOCK
#define TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LOCK_POS (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LOCK_LEN (1U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LOCK_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LOCK_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_ADR_MASK_LOCK_POS))

/* 0x3A8 : tzc_psramb_tzsrg_r0 */
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_OFFSET (0x3A8)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_END TZC_NSEC_TZC_PSRAMB_TZSRG_R0_END
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_END_POS (0U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_END_LEN (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_END_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_END_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_END_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_END_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_START TZC_NSEC_TZC_PSRAMB_TZSRG_R0_START
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_START_POS (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_START_LEN (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_START_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_START_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R0_START_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R0_START_POS))

/* 0x3AC : tzc_psramb_tzsrg_r1 */
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_OFFSET (0x3AC)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_END TZC_NSEC_TZC_PSRAMB_TZSRG_R1_END
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_END_POS (0U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_END_LEN (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_END_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_END_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_END_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_END_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_START TZC_NSEC_TZC_PSRAMB_TZSRG_R1_START
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_START_POS (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_START_LEN (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_START_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_START_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R1_START_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R1_START_POS))

/* 0x3B0 : tzc_psramb_tzsrg_r2 */
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_OFFSET (0x3B0)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_END TZC_NSEC_TZC_PSRAMB_TZSRG_R2_END
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_END_POS (0U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_END_LEN (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_END_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_END_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_END_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_END_POS))
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_START TZC_NSEC_TZC_PSRAMB_TZSRG_R2_START
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_START_POS (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_START_LEN (16U)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_START_MSK (((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_START_POS)
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R2_START_UMSK (~(((1U << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_PSRAMB_TZSRG_R2_START_POS))

/* 0x3B4 : tzc_psramb_tzsrg_r3 */
#define TZC_NSEC_TZC_PSRAMB_TZSRG_R3_OFFSET (0x3B4)

/* 0x3c0 : tzc_xram_tzsrg_ctrl */
#define TZC_NSEC_TZC_XRAM_TZSRG_CTRL_OFFSET (0x3c0)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_ID_EN TZC_NSEC_TZC_XRAM_TZSRG_R0_ID_EN
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_ID_EN_POS (0U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_ID_EN_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R0_ID_EN_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R0_ID_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R0_ID_EN_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_ID_EN TZC_NSEC_TZC_XRAM_TZSRG_R1_ID_EN
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_ID_EN_POS (2U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_ID_EN_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R1_ID_EN_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R1_ID_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R1_ID_EN_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_ID_EN TZC_NSEC_TZC_XRAM_TZSRG_R2_ID_EN
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_ID_EN_POS (4U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_ID_EN_LEN (2U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_ID_EN_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R2_ID_EN_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_ID_EN_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R2_ID_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R2_ID_EN_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_EN TZC_NSEC_TZC_XRAM_TZSRG_R0_EN
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_EN_POS (16U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_EN_LEN (1U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_EN_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R0_EN_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_EN_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R0_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R0_EN_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_EN TZC_NSEC_TZC_XRAM_TZSRG_R1_EN
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_EN_POS (17U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_EN_LEN (1U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_EN_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R1_EN_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_EN_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R1_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R1_EN_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_EN TZC_NSEC_TZC_XRAM_TZSRG_R2_EN
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_EN_POS (18U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_EN_LEN (1U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_EN_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R2_EN_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_EN_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R2_EN_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R2_EN_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_LOCK TZC_NSEC_TZC_XRAM_TZSRG_R0_LOCK
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_LOCK_POS (24U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_LOCK_LEN (1U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_LOCK_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R0_LOCK_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R0_LOCK_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R0_LOCK_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_LOCK TZC_NSEC_TZC_XRAM_TZSRG_R1_LOCK
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_LOCK_POS (25U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_LOCK_LEN (1U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_LOCK_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R1_LOCK_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R1_LOCK_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R1_LOCK_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_LOCK TZC_NSEC_TZC_XRAM_TZSRG_R2_LOCK
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_LOCK_POS (26U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_LOCK_LEN (1U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_LOCK_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R2_LOCK_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R2_LOCK_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R2_LOCK_POS))

/* 0x3C4 : tzc_xram_tzsrg_adr_mask */
#define TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_OFFSET (0x3C4)
#define TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK
#define TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_POS (0U)
#define TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LEN (10U)
#define TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LOCK TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LOCK
#define TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LOCK_POS (16U)
#define TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LOCK_LEN (1U)
#define TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LOCK_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LOCK_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LOCK_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_ADR_MASK_LOCK_POS))

/* 0x3C8 : tzc_xram_tzsrg_r0 */
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_OFFSET (0x3C8)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_END TZC_NSEC_TZC_XRAM_TZSRG_R0_END
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_END_POS (0U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_END_LEN (10U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_END_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R0_END_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_END_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R0_END_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R0_END_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_START TZC_NSEC_TZC_XRAM_TZSRG_R0_START
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_START_POS (16U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_START_LEN (10U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_START_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R0_START_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R0_START_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R0_START_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R0_START_POS))

/* 0x3CC : tzc_xram_tzsrg_r1 */
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_OFFSET (0x3CC)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_END TZC_NSEC_TZC_XRAM_TZSRG_R1_END
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_END_POS (0U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_END_LEN (10U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_END_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R1_END_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_END_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R1_END_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R1_END_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_START TZC_NSEC_TZC_XRAM_TZSRG_R1_START
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_START_POS (16U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_START_LEN (10U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_START_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R1_START_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R1_START_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R1_START_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R1_START_POS))

/* 0x3D0 : tzc_xram_tzsrg_r2 */
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_OFFSET (0x3D0)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_END TZC_NSEC_TZC_XRAM_TZSRG_R2_END
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_END_POS (0U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_END_LEN (10U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_END_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R2_END_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_END_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R2_END_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R2_END_POS))
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_START TZC_NSEC_TZC_XRAM_TZSRG_R2_START
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_START_POS (16U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_START_LEN (10U)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_START_MSK (((1U << TZC_NSEC_TZC_XRAM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R2_START_POS)
#define TZC_NSEC_TZC_XRAM_TZSRG_R2_START_UMSK (~(((1U << TZC_NSEC_TZC_XRAM_TZSRG_R2_START_LEN) - 1) << TZC_NSEC_TZC_XRAM_TZSRG_R2_START_POS))

/* 0x3D4 : tzc_xram_tzsrg_r3 */
#define TZC_NSEC_TZC_XRAM_TZSRG_R3_OFFSET (0x3D4)

/* 0xF00 : tzc_glb_ctrl_0 */
#define TZC_NSEC_TZC_GLB_CTRL_0_OFFSET (0xF00)
#define TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_EN TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_EN
#define TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_EN_POS (0U)
#define TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_EN TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_EN
#define TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_EN_POS (2U)
#define TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_EN TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_EN
#define TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_EN_POS (4U)
#define TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_EN TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_EN
#define TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_EN_POS (6U)
#define TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_MISC_TZSID_EN TZC_NSEC_TZC_GLB_MISC_TZSID_EN
#define TZC_NSEC_TZC_GLB_MISC_TZSID_EN_POS (8U)
#define TZC_NSEC_TZC_GLB_MISC_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_MISC_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_MISC_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_MISC_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_MISC_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_MISC_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_MISC_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_SRAM_TZSID_EN TZC_NSEC_TZC_GLB_SRAM_TZSID_EN
#define TZC_NSEC_TZC_GLB_SRAM_TZSID_EN_POS (10U)
#define TZC_NSEC_TZC_GLB_SRAM_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_SRAM_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_SRAM_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_SRAM_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_SRAM_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_SRAM_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_SRAM_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_SWRST_TZSID_EN TZC_NSEC_TZC_GLB_SWRST_TZSID_EN
#define TZC_NSEC_TZC_GLB_SWRST_TZSID_EN_POS (12U)
#define TZC_NSEC_TZC_GLB_SWRST_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_SWRST_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_SWRST_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_SWRST_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_SWRST_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_SWRST_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_SWRST_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_BMX_TZSID_EN TZC_NSEC_TZC_GLB_BMX_TZSID_EN
#define TZC_NSEC_TZC_GLB_BMX_TZSID_EN_POS (14U)
#define TZC_NSEC_TZC_GLB_BMX_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_BMX_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_BMX_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_BMX_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_BMX_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_BMX_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_BMX_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_DBG_TZSID_EN TZC_NSEC_TZC_GLB_DBG_TZSID_EN
#define TZC_NSEC_TZC_GLB_DBG_TZSID_EN_POS (16U)
#define TZC_NSEC_TZC_GLB_DBG_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_DBG_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_DBG_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_DBG_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_DBG_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_DBG_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_DBG_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_MBIST_TZSID_EN TZC_NSEC_TZC_GLB_MBIST_TZSID_EN
#define TZC_NSEC_TZC_GLB_MBIST_TZSID_EN_POS (18U)
#define TZC_NSEC_TZC_GLB_MBIST_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_MBIST_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_MBIST_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_MBIST_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_MBIST_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_MBIST_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_MBIST_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_CLK_TZSID_EN TZC_NSEC_TZC_GLB_CLK_TZSID_EN
#define TZC_NSEC_TZC_GLB_CLK_TZSID_EN_POS (20U)
#define TZC_NSEC_TZC_GLB_CLK_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_CLK_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_CLK_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_CLK_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_CLK_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_CLK_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_CLK_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_INT_TZSID_EN TZC_NSEC_TZC_GLB_INT_TZSID_EN
#define TZC_NSEC_TZC_GLB_INT_TZSID_EN_POS (22U)
#define TZC_NSEC_TZC_GLB_INT_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_INT_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_INT_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_INT_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_INT_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_INT_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_INT_TZSID_EN_POS))
#define TZC_NSEC_TZC_GLB_PWR_TZSID_EN TZC_NSEC_TZC_GLB_PWR_TZSID_EN
#define TZC_NSEC_TZC_GLB_PWR_TZSID_EN_POS (24U)
#define TZC_NSEC_TZC_GLB_PWR_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_GLB_PWR_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_GLB_PWR_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_PWR_TZSID_EN_POS)
#define TZC_NSEC_TZC_GLB_PWR_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_GLB_PWR_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_GLB_PWR_TZSID_EN_POS))

/* 0xF04 : tzc_glb_ctrl_1 */
#define TZC_NSEC_TZC_GLB_CTRL_1_OFFSET (0xF04)

/* 0xF08 : tzc_glb_ctrl_2 */
#define TZC_NSEC_TZC_GLB_CTRL_2_OFFSET (0xF08)
#define TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_LOCK TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_LOCK_POS (0U)
#define TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_PWRON_RST_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_LOCK TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_LOCK_POS (1U)
#define TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_CPU_RESET_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_LOCK TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_LOCK_POS (2U)
#define TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_SYS_RESET_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_LOCK TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_LOCK_POS (3U)
#define TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_CPU2_RESET_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_MISC_TZSID_LOCK TZC_NSEC_TZC_GLB_MISC_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_MISC_TZSID_LOCK_POS (4U)
#define TZC_NSEC_TZC_GLB_MISC_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_MISC_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_MISC_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_MISC_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_MISC_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_MISC_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_MISC_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_SRAM_TZSID_LOCK TZC_NSEC_TZC_GLB_SRAM_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_SRAM_TZSID_LOCK_POS (5U)
#define TZC_NSEC_TZC_GLB_SRAM_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_SRAM_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_SRAM_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_SRAM_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_SRAM_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_SRAM_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_SRAM_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_SWRST_TZSID_LOCK TZC_NSEC_TZC_GLB_SWRST_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_SWRST_TZSID_LOCK_POS (6U)
#define TZC_NSEC_TZC_GLB_SWRST_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_SWRST_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_SWRST_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_SWRST_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_SWRST_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_SWRST_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_SWRST_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_BMX_TZSID_LOCK TZC_NSEC_TZC_GLB_BMX_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_BMX_TZSID_LOCK_POS (7U)
#define TZC_NSEC_TZC_GLB_BMX_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_BMX_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_BMX_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_BMX_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_BMX_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_BMX_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_BMX_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_DBG_TZSID_LOCK TZC_NSEC_TZC_GLB_DBG_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_DBG_TZSID_LOCK_POS (8U)
#define TZC_NSEC_TZC_GLB_DBG_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_DBG_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_DBG_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_DBG_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_DBG_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_DBG_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_DBG_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_MBIST_TZSID_LOCK TZC_NSEC_TZC_GLB_MBIST_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_MBIST_TZSID_LOCK_POS (9U)
#define TZC_NSEC_TZC_GLB_MBIST_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_MBIST_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_MBIST_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_MBIST_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_MBIST_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_MBIST_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_MBIST_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_CLK_TZSID_LOCK TZC_NSEC_TZC_GLB_CLK_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_CLK_TZSID_LOCK_POS (10U)
#define TZC_NSEC_TZC_GLB_CLK_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_CLK_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_CLK_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_CLK_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_CLK_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_CLK_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_CLK_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_INT_TZSID_LOCK TZC_NSEC_TZC_GLB_INT_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_INT_TZSID_LOCK_POS (11U)
#define TZC_NSEC_TZC_GLB_INT_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_INT_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_INT_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_INT_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_INT_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_INT_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_INT_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_GLB_PWR_TZSID_LOCK TZC_NSEC_TZC_GLB_PWR_TZSID_LOCK
#define TZC_NSEC_TZC_GLB_PWR_TZSID_LOCK_POS (12U)
#define TZC_NSEC_TZC_GLB_PWR_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_GLB_PWR_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_GLB_PWR_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_PWR_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_GLB_PWR_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_GLB_PWR_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_GLB_PWR_TZSID_LOCK_POS))

/* 0xF20 : tzc_mm_ctrl_0 */
#define TZC_NSEC_TZC_MM_CTRL_0_OFFSET (0xF20)
#define TZC_NSEC_TZC_MM_PWRON_RST_TZSID_EN TZC_NSEC_TZC_MM_PWRON_RST_TZSID_EN
#define TZC_NSEC_TZC_MM_PWRON_RST_TZSID_EN_POS (0U)
#define TZC_NSEC_TZC_MM_PWRON_RST_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MM_PWRON_RST_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MM_PWRON_RST_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_PWRON_RST_TZSID_EN_POS)
#define TZC_NSEC_TZC_MM_PWRON_RST_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MM_PWRON_RST_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_PWRON_RST_TZSID_EN_POS))
#define TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_EN TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_EN
#define TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_EN_POS (2U)
#define TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_EN_POS)
#define TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_EN_POS))
#define TZC_NSEC_TZC_MM_SYS_RESET_TZSID_EN TZC_NSEC_TZC_MM_SYS_RESET_TZSID_EN
#define TZC_NSEC_TZC_MM_SYS_RESET_TZSID_EN_POS (4U)
#define TZC_NSEC_TZC_MM_SYS_RESET_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MM_SYS_RESET_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MM_SYS_RESET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_SYS_RESET_TZSID_EN_POS)
#define TZC_NSEC_TZC_MM_SYS_RESET_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MM_SYS_RESET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_SYS_RESET_TZSID_EN_POS))
#define TZC_NSEC_TZC_MM_CPU0_TZSID_EN TZC_NSEC_TZC_MM_CPU0_TZSID_EN
#define TZC_NSEC_TZC_MM_CPU0_TZSID_EN_POS (6U)
#define TZC_NSEC_TZC_MM_CPU0_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MM_CPU0_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MM_CPU0_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_CPU0_TZSID_EN_POS)
#define TZC_NSEC_TZC_MM_CPU0_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MM_CPU0_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_CPU0_TZSID_EN_POS))
#define TZC_NSEC_TZC_MM_SRAM_TZSID_EN TZC_NSEC_TZC_MM_SRAM_TZSID_EN
#define TZC_NSEC_TZC_MM_SRAM_TZSID_EN_POS (10U)
#define TZC_NSEC_TZC_MM_SRAM_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MM_SRAM_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MM_SRAM_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_SRAM_TZSID_EN_POS)
#define TZC_NSEC_TZC_MM_SRAM_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MM_SRAM_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_SRAM_TZSID_EN_POS))
#define TZC_NSEC_TZC_MM_SWRST_TZSID_EN TZC_NSEC_TZC_MM_SWRST_TZSID_EN
#define TZC_NSEC_TZC_MM_SWRST_TZSID_EN_POS (12U)
#define TZC_NSEC_TZC_MM_SWRST_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MM_SWRST_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MM_SWRST_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_SWRST_TZSID_EN_POS)
#define TZC_NSEC_TZC_MM_SWRST_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MM_SWRST_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_SWRST_TZSID_EN_POS))
#define TZC_NSEC_TZC_MM_CLK_TZSID_EN TZC_NSEC_TZC_MM_CLK_TZSID_EN
#define TZC_NSEC_TZC_MM_CLK_TZSID_EN_POS (20U)
#define TZC_NSEC_TZC_MM_CLK_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_MM_CLK_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_MM_CLK_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_CLK_TZSID_EN_POS)
#define TZC_NSEC_TZC_MM_CLK_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_MM_CLK_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_MM_CLK_TZSID_EN_POS))

/* 0xF24 : tzc_mm_ctrl_1 */
#define TZC_NSEC_TZC_MM_CTRL_1_OFFSET (0xF24)

/* 0xF28 : tzc_mm_ctrl_2 */
#define TZC_NSEC_TZC_MM_CTRL_2_OFFSET (0xF28)
#define TZC_NSEC_TZC_MM_PWRON_RST_TZSID_LOCK TZC_NSEC_TZC_MM_PWRON_RST_TZSID_LOCK
#define TZC_NSEC_TZC_MM_PWRON_RST_TZSID_LOCK_POS (0U)
#define TZC_NSEC_TZC_MM_PWRON_RST_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MM_PWRON_RST_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MM_PWRON_RST_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_PWRON_RST_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MM_PWRON_RST_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MM_PWRON_RST_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_PWRON_RST_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_LOCK TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_LOCK
#define TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_LOCK_POS (1U)
#define TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_CPU0_RESET_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MM_SYS_RESET_TZSID_LOCK TZC_NSEC_TZC_MM_SYS_RESET_TZSID_LOCK
#define TZC_NSEC_TZC_MM_SYS_RESET_TZSID_LOCK_POS (2U)
#define TZC_NSEC_TZC_MM_SYS_RESET_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MM_SYS_RESET_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MM_SYS_RESET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_SYS_RESET_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MM_SYS_RESET_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MM_SYS_RESET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_SYS_RESET_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MM_CPU0_TZSID_LOCK TZC_NSEC_TZC_MM_CPU0_TZSID_LOCK
#define TZC_NSEC_TZC_MM_CPU0_TZSID_LOCK_POS (3U)
#define TZC_NSEC_TZC_MM_CPU0_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MM_CPU0_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MM_CPU0_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_CPU0_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MM_CPU0_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MM_CPU0_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_CPU0_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MM_SRAM_TZSID_LOCK TZC_NSEC_TZC_MM_SRAM_TZSID_LOCK
#define TZC_NSEC_TZC_MM_SRAM_TZSID_LOCK_POS (5U)
#define TZC_NSEC_TZC_MM_SRAM_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MM_SRAM_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MM_SRAM_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_SRAM_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MM_SRAM_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MM_SRAM_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_SRAM_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MM_SWRST_TZSID_LOCK TZC_NSEC_TZC_MM_SWRST_TZSID_LOCK
#define TZC_NSEC_TZC_MM_SWRST_TZSID_LOCK_POS (6U)
#define TZC_NSEC_TZC_MM_SWRST_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MM_SWRST_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MM_SWRST_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_SWRST_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MM_SWRST_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MM_SWRST_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_SWRST_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_MM_CLK_TZSID_LOCK TZC_NSEC_TZC_MM_CLK_TZSID_LOCK
#define TZC_NSEC_TZC_MM_CLK_TZSID_LOCK_POS (10U)
#define TZC_NSEC_TZC_MM_CLK_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_MM_CLK_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_MM_CLK_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_CLK_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_MM_CLK_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_MM_CLK_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_MM_CLK_TZSID_LOCK_POS))

/* 0xF40 : tzc_se_ctrl_0 */
#define TZC_NSEC_TZC_SE_CTRL_0_OFFSET (0xF40)
#define TZC_NSEC_TZC_SE_SHA_TZSID_EN TZC_NSEC_TZC_SE_SHA_TZSID_EN
#define TZC_NSEC_TZC_SE_SHA_TZSID_EN_POS (0U)
#define TZC_NSEC_TZC_SE_SHA_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_SE_SHA_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_SE_SHA_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_SHA_TZSID_EN_POS)
#define TZC_NSEC_TZC_SE_SHA_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SE_SHA_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_SHA_TZSID_EN_POS))
#define TZC_NSEC_TZC_SE_AES_TZSID_EN TZC_NSEC_TZC_SE_AES_TZSID_EN
#define TZC_NSEC_TZC_SE_AES_TZSID_EN_POS (2U)
#define TZC_NSEC_TZC_SE_AES_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_SE_AES_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_SE_AES_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_AES_TZSID_EN_POS)
#define TZC_NSEC_TZC_SE_AES_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SE_AES_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_AES_TZSID_EN_POS))
#define TZC_NSEC_TZC_SE_TRNG_TZSID_EN TZC_NSEC_TZC_SE_TRNG_TZSID_EN
#define TZC_NSEC_TZC_SE_TRNG_TZSID_EN_POS (4U)
#define TZC_NSEC_TZC_SE_TRNG_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_SE_TRNG_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_SE_TRNG_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_TRNG_TZSID_EN_POS)
#define TZC_NSEC_TZC_SE_TRNG_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SE_TRNG_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_TRNG_TZSID_EN_POS))
#define TZC_NSEC_TZC_SE_PKA_TZSID_EN TZC_NSEC_TZC_SE_PKA_TZSID_EN
#define TZC_NSEC_TZC_SE_PKA_TZSID_EN_POS (6U)
#define TZC_NSEC_TZC_SE_PKA_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_SE_PKA_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_SE_PKA_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_PKA_TZSID_EN_POS)
#define TZC_NSEC_TZC_SE_PKA_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SE_PKA_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_PKA_TZSID_EN_POS))
#define TZC_NSEC_TZC_SE_CDET_TZSID_EN TZC_NSEC_TZC_SE_CDET_TZSID_EN
#define TZC_NSEC_TZC_SE_CDET_TZSID_EN_POS (8U)
#define TZC_NSEC_TZC_SE_CDET_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_SE_CDET_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_SE_CDET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_CDET_TZSID_EN_POS)
#define TZC_NSEC_TZC_SE_CDET_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SE_CDET_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_CDET_TZSID_EN_POS))
#define TZC_NSEC_TZC_SE_GMAC_TZSID_EN TZC_NSEC_TZC_SE_GMAC_TZSID_EN
#define TZC_NSEC_TZC_SE_GMAC_TZSID_EN_POS (10U)
#define TZC_NSEC_TZC_SE_GMAC_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_SE_GMAC_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_SE_GMAC_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_GMAC_TZSID_EN_POS)
#define TZC_NSEC_TZC_SE_GMAC_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SE_GMAC_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SE_GMAC_TZSID_EN_POS))
#define TZC_NSEC_TZC_SE_TZSID_CRMD TZC_NSEC_TZC_SE_TZSID_CRMD
#define TZC_NSEC_TZC_SE_TZSID_CRMD_POS (12U)
#define TZC_NSEC_TZC_SE_TZSID_CRMD_LEN (1U)
#define TZC_NSEC_TZC_SE_TZSID_CRMD_MSK (((1U << TZC_NSEC_TZC_SE_TZSID_CRMD_LEN) - 1) << TZC_NSEC_TZC_SE_TZSID_CRMD_POS)
#define TZC_NSEC_TZC_SE_TZSID_CRMD_UMSK (~(((1U << TZC_NSEC_TZC_SE_TZSID_CRMD_LEN) - 1) << TZC_NSEC_TZC_SE_TZSID_CRMD_POS))
#define TZC_NSEC_TZC_SE_WDT_DLY TZC_NSEC_TZC_SE_WDT_DLY
#define TZC_NSEC_TZC_SE_WDT_DLY_POS (16U)
#define TZC_NSEC_TZC_SE_WDT_DLY_LEN (16U)
#define TZC_NSEC_TZC_SE_WDT_DLY_MSK (((1U << TZC_NSEC_TZC_SE_WDT_DLY_LEN) - 1) << TZC_NSEC_TZC_SE_WDT_DLY_POS)
#define TZC_NSEC_TZC_SE_WDT_DLY_UMSK (~(((1U << TZC_NSEC_TZC_SE_WDT_DLY_LEN) - 1) << TZC_NSEC_TZC_SE_WDT_DLY_POS))

/* 0xF44 : tzc_se_ctrl_1 */
#define TZC_NSEC_TZC_SE_CTRL_1_OFFSET (0xF44)
#define TZC_NSEC_TZC_SF_CR_TZSID_EN TZC_NSEC_TZC_SF_CR_TZSID_EN
#define TZC_NSEC_TZC_SF_CR_TZSID_EN_POS (0U)
#define TZC_NSEC_TZC_SF_CR_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_SF_CR_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_SF_CR_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_CR_TZSID_EN_POS)
#define TZC_NSEC_TZC_SF_CR_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_CR_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_CR_TZSID_EN_POS))
#define TZC_NSEC_TZC_SF_SEC_TZSID_EN TZC_NSEC_TZC_SF_SEC_TZSID_EN
#define TZC_NSEC_TZC_SF_SEC_TZSID_EN_POS (2U)
#define TZC_NSEC_TZC_SF_SEC_TZSID_EN_LEN (2U)
#define TZC_NSEC_TZC_SF_SEC_TZSID_EN_MSK (((1U << TZC_NSEC_TZC_SF_SEC_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_SEC_TZSID_EN_POS)
#define TZC_NSEC_TZC_SF_SEC_TZSID_EN_UMSK (~(((1U << TZC_NSEC_TZC_SF_SEC_TZSID_EN_LEN) - 1) << TZC_NSEC_TZC_SF_SEC_TZSID_EN_POS))
#define TZC_NSEC_TZC_SF_TZSID_CRMD TZC_NSEC_TZC_SF_TZSID_CRMD
#define TZC_NSEC_TZC_SF_TZSID_CRMD_POS (4U)
#define TZC_NSEC_TZC_SF_TZSID_CRMD_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSID_CRMD_MSK (((1U << TZC_NSEC_TZC_SF_TZSID_CRMD_LEN) - 1) << TZC_NSEC_TZC_SF_TZSID_CRMD_POS)
#define TZC_NSEC_TZC_SF_TZSID_CRMD_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSID_CRMD_LEN) - 1) << TZC_NSEC_TZC_SF_TZSID_CRMD_POS))

/* 0xF48 : tzc_se_ctrl_2 */
#define TZC_NSEC_TZC_SE_CTRL_2_OFFSET (0xF48)
#define TZC_NSEC_TZC_SE_SHA_TZSID_LOCK TZC_NSEC_TZC_SE_SHA_TZSID_LOCK
#define TZC_NSEC_TZC_SE_SHA_TZSID_LOCK_POS (0U)
#define TZC_NSEC_TZC_SE_SHA_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SE_SHA_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_SE_SHA_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_SHA_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_SE_SHA_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SE_SHA_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_SHA_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_SE_AES_TZSID_LOCK TZC_NSEC_TZC_SE_AES_TZSID_LOCK
#define TZC_NSEC_TZC_SE_AES_TZSID_LOCK_POS (1U)
#define TZC_NSEC_TZC_SE_AES_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SE_AES_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_SE_AES_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_AES_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_SE_AES_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SE_AES_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_AES_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_SE_TRNG_TZSID_LOCK TZC_NSEC_TZC_SE_TRNG_TZSID_LOCK
#define TZC_NSEC_TZC_SE_TRNG_TZSID_LOCK_POS (2U)
#define TZC_NSEC_TZC_SE_TRNG_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SE_TRNG_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_SE_TRNG_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_TRNG_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_SE_TRNG_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SE_TRNG_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_TRNG_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_SE_PKA_TZSID_LOCK TZC_NSEC_TZC_SE_PKA_TZSID_LOCK
#define TZC_NSEC_TZC_SE_PKA_TZSID_LOCK_POS (3U)
#define TZC_NSEC_TZC_SE_PKA_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SE_PKA_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_SE_PKA_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_PKA_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_SE_PKA_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SE_PKA_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_PKA_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_SE_CDET_TZSID_LOCK TZC_NSEC_TZC_SE_CDET_TZSID_LOCK
#define TZC_NSEC_TZC_SE_CDET_TZSID_LOCK_POS (4U)
#define TZC_NSEC_TZC_SE_CDET_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SE_CDET_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_SE_CDET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_CDET_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_SE_CDET_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SE_CDET_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_CDET_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_SE_GMAC_TZSID_LOCK TZC_NSEC_TZC_SE_GMAC_TZSID_LOCK
#define TZC_NSEC_TZC_SE_GMAC_TZSID_LOCK_POS (5U)
#define TZC_NSEC_TZC_SE_GMAC_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SE_GMAC_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_SE_GMAC_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_GMAC_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_SE_GMAC_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SE_GMAC_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_GMAC_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_SE_TZSID_CRMD_LOCK TZC_NSEC_TZC_SE_TZSID_CRMD_LOCK
#define TZC_NSEC_TZC_SE_TZSID_CRMD_LOCK_POS (6U)
#define TZC_NSEC_TZC_SE_TZSID_CRMD_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SE_TZSID_CRMD_LOCK_MSK (((1U << TZC_NSEC_TZC_SE_TZSID_CRMD_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_TZSID_CRMD_LOCK_POS)
#define TZC_NSEC_TZC_SE_TZSID_CRMD_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SE_TZSID_CRMD_LOCK_LEN) - 1) << TZC_NSEC_TZC_SE_TZSID_CRMD_LOCK_POS))
#define TZC_NSEC_TZC_SF_CR_TZSID_LOCK TZC_NSEC_TZC_SF_CR_TZSID_LOCK
#define TZC_NSEC_TZC_SF_CR_TZSID_LOCK_POS (16U)
#define TZC_NSEC_TZC_SF_CR_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SF_CR_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_SF_CR_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_CR_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_SF_CR_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SF_CR_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_CR_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_SF_SEC_TZSID_LOCK TZC_NSEC_TZC_SF_SEC_TZSID_LOCK
#define TZC_NSEC_TZC_SF_SEC_TZSID_LOCK_POS (17U)
#define TZC_NSEC_TZC_SF_SEC_TZSID_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SF_SEC_TZSID_LOCK_MSK (((1U << TZC_NSEC_TZC_SF_SEC_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_SEC_TZSID_LOCK_POS)
#define TZC_NSEC_TZC_SF_SEC_TZSID_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SF_SEC_TZSID_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_SEC_TZSID_LOCK_POS))
#define TZC_NSEC_TZC_SF_TZSID_CRMD_LOCK TZC_NSEC_TZC_SF_TZSID_CRMD_LOCK
#define TZC_NSEC_TZC_SF_TZSID_CRMD_LOCK_POS (18U)
#define TZC_NSEC_TZC_SF_TZSID_CRMD_LOCK_LEN (1U)
#define TZC_NSEC_TZC_SF_TZSID_CRMD_LOCK_MSK (((1U << TZC_NSEC_TZC_SF_TZSID_CRMD_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSID_CRMD_LOCK_POS)
#define TZC_NSEC_TZC_SF_TZSID_CRMD_LOCK_UMSK (~(((1U << TZC_NSEC_TZC_SF_TZSID_CRMD_LOCK_LEN) - 1) << TZC_NSEC_TZC_SF_TZSID_CRMD_LOCK_POS))

struct tzc_nsec_reg {
    /* 0x0  reserved */
    uint8_t RESERVED0x0[64];

    /* 0x40 : tzc_rom_tzsrg_ctrl */
    union {
        struct {
            uint32_t tzc_rom_tzsrg_r0_id_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_rom_tzsrg_r1_id_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_rom_tzsrg_r2_id_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t reserved_6_15 : 10; /* [15: 6],       rsvd,        0x0 */
            uint32_t tzc_rom_tzsrg_r0_en : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_rom_tzsrg_r1_en : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_rom_tzsrg_r2_en : 1; /* [   18],          r,        0x0 */
            uint32_t reserved_19_23 : 5; /* [23:19],       rsvd,        0x0 */
            uint32_t tzc_rom_tzsrg_r0_lock : 1; /* [   24],          r,        0x0 */
            uint32_t tzc_rom_tzsrg_r1_lock : 1; /* [   25],          r,        0x0 */
            uint32_t tzc_rom_tzsrg_r2_lock : 1; /* [   26],          r,        0x0 */
            uint32_t reserved_27 : 1; /* [   27],       rsvd,        0x0 */
            uint32_t tzc_sboot_done : 4; /* [31:28],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_ctrl;

    /* 0x44 : tzc_rom_tzsrg_adr_mask */
    union {
        struct {
            uint32_t tzc_rom_tzsrg_adr_mask : 10; /* [ 9: 0],          r,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_rom_tzsrg_adr_mask_lock : 1; /* [   16],          r,        0x0 */
            uint32_t reserved_17_31 : 15; /* [31:17],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_adr_mask;

    /* 0x48 : tzc_rom_tzsrg_r0 */
    union {
        struct {
            uint32_t tzc_rom_tzsrg_r0_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_rom_tzsrg_r0_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_r0;

    /* 0x4C : tzc_rom_tzsrg_r1 */
    union {
        struct {
            uint32_t tzc_rom_tzsrg_r1_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_rom_tzsrg_r1_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_r1;

    /* 0x50 : tzc_rom_tzsrg_r2 */
    union {
        struct {
            uint32_t tzc_rom_tzsrg_r2_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_rom_tzsrg_r2_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_r2;

    /* 0x54 : tzc_rom_tzsrg_r3 */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_rom_tzsrg_r3;

    /* 0x58  reserved */
    uint8_t RESERVED0x58[168];

    /* 0x100 : tzc_bmx_tzmid */
    union {
        struct {
            uint32_t tzc_pico_tzmid : 1; /* [    0],          r,        0x0 */
            uint32_t tzc_mm_tzmid : 1; /* [    1],          r,        0x0 */
            uint32_t tzc_usb_tzmid : 1; /* [    2],          r,        0x0 */
            uint32_t tzc_wifi_tzmid : 1; /* [    3],          r,        0x0 */
            uint32_t tzc_cci_tzmid : 1; /* [    4],          r,        0x0 */
            uint32_t tzc_sdhm_tzmid : 1; /* [    5],          r,        0x0 */
            uint32_t tzc_emacA_tzmid : 1; /* [    6],          r,        0x0 */
            uint32_t tzc_cpu_tzmid : 1; /* [    7],          r,        0x0 */
            uint32_t tzc_dma_tzmid : 1; /* [    8],          r,        0x0 */
            uint32_t tzc_dma2_tzmid : 1; /* [    9],          r,        0x0 */
            uint32_t tzc_lz4_tzmid : 1; /* [   10],          r,        0x0 */
            uint32_t reserved_11_15 : 5; /* [15:11],       rsvd,        0x0 */
            uint32_t tzc_pico_tzmid_sel : 1; /* [   16],          r,        0x1 */
            uint32_t tzc_mm_tzmid_sel : 1; /* [   17],          r,        0x1 */
            uint32_t tzc_usb_tzmid_sel : 1; /* [   18],          r,        0x1 */
            uint32_t tzc_wifi_tzmid_sel : 1; /* [   19],          r,        0x1 */
            uint32_t tzc_cci_tzmid_sel : 1; /* [   20],          r,        0x1 */
            uint32_t tzc_sdhm_tzmid_sel : 1; /* [   21],          r,        0x1 */
            uint32_t tzc_emacA_tzmid_sel : 1; /* [   22],          r,        0x1 */
            uint32_t tzc_cpu_tzmid_sel : 1; /* [   23],          r,        0x1 */
            uint32_t tzc_dma_tzmid_sel : 1; /* [   24],          r,        0x1 */
            uint32_t tzc_dma2_tzmid_sel : 1; /* [   25],          r,        0x1 */
            uint32_t tzc_lz4_tzmid_sel : 1; /* [   26],          r,        0x1 */
            uint32_t reserved_27_31 : 5; /* [31:27],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_bmx_tzmid;

    /* 0x104 : tzc_bmx_tzmid_lock */
    union {
        struct {
            uint32_t tzc_pico_tzmid_lock : 1; /* [    0],          r,        0x0 */
            uint32_t tzc_mm_tzmid_lock : 1; /* [    1],          r,        0x0 */
            uint32_t tzc_usb_tzmid_lock : 1; /* [    2],          r,        0x0 */
            uint32_t tzc_wifi_tzmid_lock : 1; /* [    3],          r,        0x0 */
            uint32_t tzc_cci_tzmid_lock : 1; /* [    4],          r,        0x0 */
            uint32_t tzc_sdhm_tzmid_lock : 1; /* [    5],          r,        0x0 */
            uint32_t tzc_emacA_tzmid_lock : 1; /* [    6],          r,        0x0 */
            uint32_t tzc_cpu_tzmid_lock : 1; /* [    7],          r,        0x0 */
            uint32_t tzc_dma_tzmid_lock : 1; /* [    8],          r,        0x0 */
            uint32_t tzc_dma2_tzmid_lock : 1; /* [    9],          r,        0x0 */
            uint32_t tzc_lz4_tzmid_lock : 1; /* [   10],          r,        0x0 */
            uint32_t reserved_11_31 : 21; /* [31:11],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_bmx_tzmid_lock;

    /* 0x108 : tzc_bmx_s0 */
    union {
        struct {
            uint32_t tzc_bmx_mm_tzsid_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_bmx_dma_tzsid_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_bmx_dma2_tzsid_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t tzc_bmx_pwr_tzsid_en : 2; /* [ 7: 6],          r,        0x3 */
            uint32_t tzc_bmx_sdh_tzsid_en : 2; /* [ 9: 8],          r,        0x3 */
            uint32_t tzc_bmx_emac_tzsid_en : 2; /* [11:10],          r,        0x3 */
            uint32_t reserved_12_15 : 4; /* [15:12],       rsvd,        0x0 */
            uint32_t tzc_bmx_mm_tzsid_lock : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_bmx_dma_tzsid_lock : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_bmx_dma2_tzsid_lock : 1; /* [   18],          r,        0x0 */
            uint32_t tzc_bmx_pwr_tzsid_lock : 1; /* [   19],          r,        0x0 */
            uint32_t tzc_bmx_sdh_tzsid_lock : 1; /* [   20],          r,        0x0 */
            uint32_t tzc_bmx_emac_tzsid_lock : 1; /* [   21],          r,        0x0 */
            uint32_t reserved_22_31 : 10; /* [31:22],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_bmx_s0;

    /* 0x10C : tzc_bmx_s1 */
    union {
        struct {
            uint32_t tzc_bmx_s10_tzsid_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_bmx_s11_tzsid_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_bmx_s12_tzsid_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t tzc_bmx_s13_tzsid_en : 2; /* [ 7: 6],          r,        0x3 */
            uint32_t tzc_bmx_s14_tzsid_en : 2; /* [ 9: 8],          r,        0x3 */
            uint32_t tzc_bmx_s15_tzsid_en : 2; /* [11:10],          r,        0x3 */
            uint32_t tzc_bmx_s16_tzsid_en : 2; /* [13:12],          r,        0x3 */
            uint32_t tzc_bmx_s17_tzsid_en : 2; /* [15:14],          r,        0x3 */
            uint32_t tzc_bmx_s18_tzsid_en : 2; /* [17:16],          r,        0x3 */
            uint32_t tzc_bmx_s19_tzsid_en : 2; /* [19:18],          r,        0x3 */
            uint32_t tzc_bmx_s1a_tzsid_en : 2; /* [21:20],          r,        0x3 */
            uint32_t tzc_bmx_s1b_tzsid_en : 2; /* [23:22],          r,        0x3 */
            uint32_t tzc_bmx_s1c_tzsid_en : 2; /* [25:24],          r,        0x3 */
            uint32_t tzc_bmx_s1d_tzsid_en : 2; /* [27:26],          r,        0x3 */
            uint32_t tzc_bmx_s1e_tzsid_en : 2; /* [29:28],          r,        0x3 */
            uint32_t tzc_bmx_s1f_tzsid_en : 2; /* [31:30],          r,        0x3 */
        } BF;
        uint32_t WORD;
    } tzc_bmx_s1;

    /* 0x110 : tzc_bmx_s2 */
    union {
        struct {
            uint32_t tzc_bmx_s20_tzsid_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_bmx_s21_tzsid_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_bmx_s22_tzsid_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t tzc_bmx_s23_tzsid_en : 2; /* [ 7: 6],          r,        0x3 */
            uint32_t tzc_bmx_s24_tzsid_en : 2; /* [ 9: 8],          r,        0x3 */
            uint32_t tzc_bmx_s25_tzsid_en : 2; /* [11:10],          r,        0x3 */
            uint32_t tzc_bmx_s26_tzsid_en : 2; /* [13:12],          r,        0x3 */
            uint32_t tzc_bmx_s27_tzsid_en : 2; /* [15:14],          r,        0x3 */
            uint32_t tzc_bmx_s28_tzsid_en : 2; /* [17:16],          r,        0x3 */
            uint32_t tzc_bmx_s29_tzsid_en : 2; /* [19:18],          r,        0x3 */
            uint32_t tzc_bmx_s2a_tzsid_en : 2; /* [21:20],          r,        0x3 */
            uint32_t tzc_bmx_s2b_tzsid_en : 2; /* [23:22],          r,        0x3 */
            uint32_t tzc_bmx_s2c_tzsid_en : 2; /* [25:24],          r,        0x3 */
            uint32_t tzc_bmx_s2d_tzsid_en : 2; /* [27:26],          r,        0x3 */
            uint32_t tzc_bmx_s2e_tzsid_en : 2; /* [29:28],          r,        0x3 */
            uint32_t tzc_bmx_s2f_tzsid_en : 2; /* [31:30],          r,        0x3 */
        } BF;
        uint32_t WORD;
    } tzc_bmx_s2;

    /* 0x114 : tzc_bmx_s_lock */
    union {
        struct {
            uint32_t tzc_bmx_s10_tzsid_lock : 1; /* [    0],          r,        0x0 */
            uint32_t tzc_bmx_s11_tzsid_lock : 1; /* [    1],          r,        0x0 */
            uint32_t tzc_bmx_s12_tzsid_lock : 1; /* [    2],          r,        0x0 */
            uint32_t tzc_bmx_s13_tzsid_lock : 1; /* [    3],          r,        0x0 */
            uint32_t tzc_bmx_s14_tzsid_lock : 1; /* [    4],          r,        0x0 */
            uint32_t tzc_bmx_s15_tzsid_lock : 1; /* [    5],          r,        0x0 */
            uint32_t tzc_bmx_s16_tzsid_lock : 1; /* [    6],          r,        0x0 */
            uint32_t tzc_bmx_s17_tzsid_lock : 1; /* [    7],          r,        0x0 */
            uint32_t tzc_bmx_s18_tzsid_lock : 1; /* [    8],          r,        0x0 */
            uint32_t tzc_bmx_s19_tzsid_lock : 1; /* [    9],          r,        0x0 */
            uint32_t tzc_bmx_s1a_tzsid_lock : 1; /* [   10],          r,        0x0 */
            uint32_t tzc_bmx_s1b_tzsid_lock : 1; /* [   11],          r,        0x0 */
            uint32_t tzc_bmx_s1c_tzsid_lock : 1; /* [   12],          r,        0x0 */
            uint32_t tzc_bmx_s1d_tzsid_lock : 1; /* [   13],          r,        0x0 */
            uint32_t tzc_bmx_s1e_tzsid_lock : 1; /* [   14],          r,        0x0 */
            uint32_t tzc_bmx_s1f_tzsid_lock : 1; /* [   15],          r,        0x0 */
            uint32_t tzc_bmx_s20_tzsid_lock : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_bmx_s21_tzsid_lock : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_bmx_s22_tzsid_lock : 1; /* [   18],          r,        0x0 */
            uint32_t tzc_bmx_s23_tzsid_lock : 1; /* [   19],          r,        0x0 */
            uint32_t tzc_bmx_s24_tzsid_lock : 1; /* [   20],          r,        0x0 */
            uint32_t tzc_bmx_s25_tzsid_lock : 1; /* [   21],          r,        0x0 */
            uint32_t tzc_bmx_s26_tzsid_lock : 1; /* [   22],          r,        0x0 */
            uint32_t tzc_bmx_s27_tzsid_lock : 1; /* [   23],          r,        0x0 */
            uint32_t tzc_bmx_s28_tzsid_lock : 1; /* [   24],          r,        0x0 */
            uint32_t tzc_bmx_s29_tzsid_lock : 1; /* [   25],          r,        0x0 */
            uint32_t tzc_bmx_s2a_tzsid_lock : 1; /* [   26],          r,        0x0 */
            uint32_t tzc_bmx_s2b_tzsid_lock : 1; /* [   27],          r,        0x0 */
            uint32_t tzc_bmx_s2c_tzsid_lock : 1; /* [   28],          r,        0x0 */
            uint32_t tzc_bmx_s2d_tzsid_lock : 1; /* [   29],          r,        0x0 */
            uint32_t tzc_bmx_s2e_tzsid_lock : 1; /* [   30],          r,        0x0 */
            uint32_t tzc_bmx_s2f_tzsid_lock : 1; /* [   31],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_bmx_s_lock;

    /* 0x118  reserved */
    uint8_t RESERVED0x118[40];

    /* 0x140 : tzc_ocram_tzsrg_ctrl */
    union {
        struct {
            uint32_t tzc_ocram_tzsrg_r0_id_en : 4; /* [ 3: 0],          r,        0xf */
            uint32_t tzc_ocram_tzsrg_r1_id_en : 4; /* [ 7: 4],          r,        0xf */
            uint32_t tzc_ocram_tzsrg_r2_id_en : 4; /* [11: 8],          r,        0xf */
            uint32_t tzc_ocram_tzsrg_rx_id_en : 4; /* [15:12],          r,        0xf */
            uint32_t tzc_ocram_tzsrg_r0_en : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_ocram_tzsrg_r1_en : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_ocram_tzsrg_r2_en : 1; /* [   18],          r,        0x0 */
            uint32_t tzc_ocram_tzsrg_rx_en : 1; /* [   19],          r,        0x0 */
            uint32_t tzc_ocram_tzsrg_r0_lock : 1; /* [   20],          r,        0x0 */
            uint32_t tzc_ocram_tzsrg_r1_lock : 1; /* [   21],          r,        0x0 */
            uint32_t tzc_ocram_tzsrg_r2_lock : 1; /* [   22],          r,        0x0 */
            uint32_t tzc_ocram_tzsrg_rx_lock : 1; /* [   23],          r,        0x0 */
            uint32_t reserved_24_31 : 8; /* [31:24],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_ctrl;

    /* 0x144 : tzc_ocram_tzsrg_adr_mask */
    union {
        struct {
            uint32_t tzc_ocram_tzsrg_adr_mask : 10; /* [ 9: 0],          r,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_ocram_tzsrg_adr_mask_lock : 1; /* [   16],          r,        0x0 */
            uint32_t reserved_17_31 : 15; /* [31:17],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_adr_mask;

    /* 0x148 : tzc_ocram_tzsrg_r0 */
    union {
        struct {
            uint32_t tzc_ocram_tzsrg_r0_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_ocram_tzsrg_r0_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_r0;

    /* 0x14C : tzc_ocram_tzsrg_r1 */
    union {
        struct {
            uint32_t tzc_ocram_tzsrg_r1_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_ocram_tzsrg_r1_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_r1;

    /* 0x150 : tzc_ocram_tzsrg_r2 */
    union {
        struct {
            uint32_t tzc_ocram_tzsrg_r2_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_ocram_tzsrg_r2_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_r2;

    /* 0x154 : tzc_ocram_tzsrg_r3 */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_ocram_tzsrg_r3;

    /* 0x158  reserved */
    uint8_t RESERVED0x158[40];

    /* 0x180 : tzc_wram_tzsrg_ctrl */
    union {
        struct {
            uint32_t tzc_wram_tzsrg_r0_id_en : 4; /* [ 3: 0],          r,        0xf */
            uint32_t tzc_wram_tzsrg_r1_id_en : 4; /* [ 7: 4],          r,        0xf */
            uint32_t tzc_wram_tzsrg_r2_id_en : 4; /* [11: 8],          r,        0xf */
            uint32_t tzc_wram_tzsrg_rx_id_en : 4; /* [15:12],          r,        0xf */
            uint32_t tzc_wram_tzsrg_r0_en : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_wram_tzsrg_r1_en : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_wram_tzsrg_r2_en : 1; /* [   18],          r,        0x0 */
            uint32_t tzc_wram_tzsrg_rx_en : 1; /* [   19],          r,        0x0 */
            uint32_t tzc_wram_tzsrg_r0_lock : 1; /* [   20],          r,        0x0 */
            uint32_t tzc_wram_tzsrg_r1_lock : 1; /* [   21],          r,        0x0 */
            uint32_t tzc_wram_tzsrg_r2_lock : 1; /* [   22],          r,        0x0 */
            uint32_t tzc_wram_tzsrg_rx_lock : 1; /* [   23],          r,        0x0 */
            uint32_t reserved_24_31 : 8; /* [31:24],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_ctrl;

    /* 0x184 : tzc_wram_tzsrg_adr_mask */
    union {
        struct {
            uint32_t tzc_wram_tzsrg_adr_mask : 10; /* [ 9: 0],          r,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_wram_tzsrg_adr_mask_lock : 1; /* [   16],          r,        0x0 */
            uint32_t reserved_17_31 : 15; /* [31:17],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_adr_mask;

    /* 0x188 : tzc_wram_tzsrg_r0 */
    union {
        struct {
            uint32_t tzc_wram_tzsrg_r0_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_wram_tzsrg_r0_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_r0;

    /* 0x18C : tzc_wram_tzsrg_r1 */
    union {
        struct {
            uint32_t tzc_wram_tzsrg_r1_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_wram_tzsrg_r1_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_r1;

    /* 0x190 : tzc_wram_tzsrg_r2 */
    union {
        struct {
            uint32_t tzc_wram_tzsrg_r2_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_wram_tzsrg_r2_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_r2;

    /* 0x194 : tzc_wram_tzsrg_r3 */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_wram_tzsrg_r3;

    /* 0x198 : tzc_wifi_dbg */
    union {
        struct {
            uint32_t tzc_mac_dbg_dis : 1; /* [    0],          r,        0x1 */
            uint32_t reserved_1_31 : 31; /* [31: 1],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_wifi_dbg;

    /* 0x19c  reserved */
    uint8_t RESERVED0x19c[164];

    /* 0x240 : tzc_pdm_ctrl */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_pdm_ctrl;

    /* 0x244 : tzc_uart_ctrl */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_uart_ctrl;

    /* 0x248 : tzc_i2c_ctrl */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_i2c_ctrl;

    /* 0x24C : tzc_timer_ctrl */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_timer_ctrl;

    /* 0x250 : tzc_i2s_ctrl */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_i2s_ctrl;

    /* 0x254  reserved */
    uint8_t RESERVED0x254[44];

    /* 0x280 : tzc_sf_tzsrg_ctrl */
    union {
        struct {
            uint32_t tzc_sf_tzsrg_r0_id_en : 4; /* [ 3: 0],          r,        0xf */
            uint32_t tzc_sf_tzsrg_r1_id_en : 4; /* [ 7: 4],          r,        0xf */
            uint32_t tzc_sf_tzsrg_r2_id_en : 4; /* [11: 8],          r,        0xf */
            uint32_t tzc_sf_tzsrg_r3_id_en : 4; /* [15:12],          r,        0xf */
            uint32_t tzc_sf_tzsrg_rx_id_en : 4; /* [19:16],          r,        0xf */
            uint32_t tzc_sf_tzsrg_r0_en : 1; /* [   20],          r,        0x0 */
            uint32_t tzc_sf_tzsrg_r1_en : 1; /* [   21],          r,        0x0 */
            uint32_t tzc_sf_tzsrg_r2_en : 1; /* [   22],          r,        0x0 */
            uint32_t tzc_sf_tzsrg_r3_en : 1; /* [   23],          r,        0x0 */
            uint32_t tzc_sf_tzsrg_rx_en : 1; /* [   24],          r,        0x0 */
            uint32_t tzc_sf_tzsrg_r0_lock : 1; /* [   25],          r,        0x0 */
            uint32_t tzc_sf_tzsrg_r1_lock : 1; /* [   26],          r,        0x0 */
            uint32_t tzc_sf_tzsrg_r2_lock : 1; /* [   27],          r,        0x0 */
            uint32_t tzc_sf_tzsrg_r3_lock : 1; /* [   28],          r,        0x0 */
            uint32_t tzc_sf_tzsrg_rx_lock : 1; /* [   29],          r,        0x0 */
            uint32_t reserved_30_31 : 2; /* [31:30],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_ctrl;

    /* 0x284 : tzc_sf_tzsrg_adr_mask */
    union {
        struct {
            uint32_t tzc_sf_tzsrg_adr_mask : 19; /* [18: 0],          r,        0x0 */
            uint32_t reserved_19_30 : 12; /* [30:19],       rsvd,        0x0 */
            uint32_t tzc_sf_tzsrg_adr_mask_lock : 1; /* [   31],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_adr_mask;

    /* 0x288 : tzc_sf_tzsrg_r0 */
    union {
        struct {
            uint32_t tzc_sf_tzsrg_r0_end : 16; /* [15: 0],          r,     0xffff */
            uint32_t tzc_sf_tzsrg_r0_start : 16; /* [31:16],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_r0;

    /* 0x28C : tzc_sf_tzsrg_r1 */
    union {
        struct {
            uint32_t tzc_sf_tzsrg_r1_end : 16; /* [15: 0],          r,     0xffff */
            uint32_t tzc_sf_tzsrg_r1_start : 16; /* [31:16],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_r1;

    /* 0x290 : tzc_sf_tzsrg_r2 */
    union {
        struct {
            uint32_t tzc_sf_tzsrg_r2_end : 16; /* [15: 0],          r,     0xffff */
            uint32_t tzc_sf_tzsrg_r2_start : 16; /* [31:16],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_r2;

    /* 0x294 : tzc_sf_tzsrg_r3 */
    union {
        struct {
            uint32_t tzc_sf_tzsrg_r3_end : 16; /* [15: 0],          r,     0xffff */
            uint32_t tzc_sf_tzsrg_r3_start : 16; /* [31:16],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_r3;

    /* 0x298 : tzc_sf_tzsrg_msb */
    union {
        struct {
            uint32_t tzc_sf_tzsrg_r0_end_msb : 3; /* [ 2: 0],          r,        0x0 */
            uint32_t reserved_3 : 1; /* [    3],       rsvd,        0x0 */
            uint32_t tzc_sf_tzsrg_r0_start_msb : 3; /* [ 6: 4],          r,        0x0 */
            uint32_t reserved_7 : 1; /* [    7],       rsvd,        0x0 */
            uint32_t tzc_sf_tzsrg_r1_end_msb : 3; /* [10: 8],          r,        0x0 */
            uint32_t reserved_11 : 1; /* [   11],       rsvd,        0x0 */
            uint32_t tzc_sf_tzsrg_r1_start_msb : 3; /* [14:12],          r,        0x0 */
            uint32_t reserved_15 : 1; /* [   15],       rsvd,        0x0 */
            uint32_t tzc_sf_tzsrg_r2_end_msb : 3; /* [18:16],          r,        0x0 */
            uint32_t reserved_19 : 1; /* [   19],       rsvd,        0x0 */
            uint32_t tzc_sf_tzsrg_r2_start_msb : 3; /* [22:20],          r,        0x0 */
            uint32_t reserved_23 : 1; /* [   23],       rsvd,        0x0 */
            uint32_t tzc_sf_tzsrg_r3_end_msb : 3; /* [26:24],          r,        0x0 */
            uint32_t reserved_27 : 1; /* [   27],       rsvd,        0x0 */
            uint32_t tzc_sf_tzsrg_r3_start_msb : 3; /* [30:28],          r,        0x0 */
            uint32_t reserved_31 : 1; /* [   31],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_sf_tzsrg_msb;

    /* 0x29c  reserved */
    uint8_t RESERVED0x29c[100];

    /* 0x300 : tzc_mm_bmx_tzmid */
    union {
        struct {
            uint32_t tzc_mmcpu_tzmid : 1; /* [    0],          r,        0x0 */
            uint32_t tzc_blai_tzmid : 1; /* [    1],          r,        0x0 */
            uint32_t tzc_codec_tzmid : 1; /* [    2],          r,        0x0 */
            uint32_t tzc_subsys_tzmid : 1; /* [    3],          r,        0x0 */
            uint32_t tzc_x2ddma_tzmid : 1; /* [    4],          r,        0x0 */
            uint32_t tzc_xdma_tzmid : 1; /* [    5],          r,        0x0 */
            uint32_t reserved_6_15 : 10; /* [15: 6],       rsvd,        0x0 */
            uint32_t tzc_mmcpu_tzmid_sel : 1; /* [   16],          r,        0x1 */
            uint32_t tzc_blai_tzmid_sel : 1; /* [   17],          r,        0x1 */
            uint32_t tzc_codec_tzmid_sel : 1; /* [   18],          r,        0x1 */
            uint32_t tzc_subsys_tzmid_sel : 1; /* [   19],          r,        0x1 */
            uint32_t tzc_x2ddma_tzmid_sel : 1; /* [   20],          r,        0x1 */
            uint32_t tzc_xdma_tzmid_sel : 1; /* [   21],          r,        0x1 */
            uint32_t reserved_22_31 : 10; /* [31:22],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_mm_bmx_tzmid;

    /* 0x304 : tzc_mm_bmx_tzmid_lock */
    union {
        struct {
            uint32_t tzc_mmcpu_tzmid_lock : 1; /* [    0],          r,        0x0 */
            uint32_t tzc_blai_tzmid_lock : 1; /* [    1],          r,        0x0 */
            uint32_t tzc_codec_tzmid_lock : 1; /* [    2],          r,        0x0 */
            uint32_t tzc_subsys_tzmid_lock : 1; /* [    3],          r,        0x0 */
            uint32_t tzc_x2ddma_tzmid_lock : 1; /* [    4],          r,        0x0 */
            uint32_t tzc_xdma_tzmid_lock : 1; /* [    5],          r,        0x0 */
            uint32_t reserved_6_31 : 26; /* [31: 6],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_mm_bmx_tzmid_lock;

    /* 0x308 : tzc_mm_bmx_s0 */
    union {
        struct {
            uint32_t tzc_mmperi_s10_tzsid_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_mmperi_s11_tzsid_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_mmperi_s12_tzsid_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t tzc_mmperi_s13_tzsid_en : 2; /* [ 7: 6],          r,        0x3 */
            uint32_t tzc_mmperi_s14_tzsid_en : 2; /* [ 9: 8],          r,        0x3 */
            uint32_t tzc_mmperi_s15_tzsid_en : 2; /* [11:10],          r,        0x3 */
            uint32_t tzc_mmperi_s16_tzsid_en : 2; /* [13:12],          r,        0x3 */
            uint32_t tzc_mmperi_s17_tzsid_en : 2; /* [15:14],          r,        0x3 */
            uint32_t tzc_mmperi_s18_tzsid_en : 2; /* [17:16],          r,        0x3 */
            uint32_t tzc_mmperi_s19_tzsid_en : 2; /* [19:18],          r,        0x3 */
            uint32_t tzc_mmperi_s1a_tzsid_en : 2; /* [21:20],          r,        0x3 */
            uint32_t tzc_mmperi_s1b_tzsid_en : 2; /* [23:22],          r,        0x3 */
            uint32_t tzc_mmperi_s1c_tzsid_en : 2; /* [25:24],          r,        0x3 */
            uint32_t tzc_mmperi_s1d_tzsid_en : 2; /* [27:26],          r,        0x3 */
            uint32_t tzc_mmperi_s1e_tzsid_en : 2; /* [29:28],          r,        0x3 */
            uint32_t tzc_mmperi_s1f_tzsid_en : 2; /* [31:30],          r,        0x3 */
        } BF;
        uint32_t WORD;
    } tzc_mm_bmx_s0;

    /* 0x30C : tzc_mm_bmx_s1 */
    union {
        struct {
            uint32_t tzc_s10_tzsid_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_s11_tzsid_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_s12_tzsid_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t tzc_s13_tzsid_en : 2; /* [ 7: 6],          r,        0x3 */
            uint32_t tzc_s14_tzsid_en : 2; /* [ 9: 8],          r,        0x3 */
            uint32_t tzc_s15_tzsid_en : 2; /* [11:10],          r,        0x3 */
            uint32_t tzc_s16_tzsid_en : 2; /* [13:12],          r,        0x3 */
            uint32_t tzc_s17_tzsid_en : 2; /* [15:14],          r,        0x3 */
            uint32_t tzc_s18_tzsid_en : 2; /* [17:16],          r,        0x3 */
            uint32_t tzc_s19_tzsid_en : 2; /* [19:18],          r,        0x3 */
            uint32_t tzc_s1a_tzsid_en : 2; /* [21:20],          r,        0x3 */
            uint32_t tzc_s1b_tzsid_en : 2; /* [23:22],          r,        0x3 */
            uint32_t tzc_s1c_tzsid_en : 2; /* [25:24],          r,        0x3 */
            uint32_t tzc_s1d_tzsid_en : 2; /* [27:26],          r,        0x3 */
            uint32_t tzc_s1e_tzsid_en : 2; /* [29:28],          r,        0x3 */
            uint32_t tzc_s1f_tzsid_en : 2; /* [31:30],          r,        0x3 */
        } BF;
        uint32_t WORD;
    } tzc_mm_bmx_s1;

    /* 0x310 : tzc_mm_bmx_s2 */
    union {
        struct {
            uint32_t tzc_codec_s10_tzsid_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_codec_s11_tzsid_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_codec_s12_tzsid_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t tzc_codec_s13_tzsid_en : 2; /* [ 7: 6],          r,        0x3 */
            uint32_t tzc_codec_s14_tzsid_en : 2; /* [ 9: 8],          r,        0x3 */
            uint32_t tzc_codec_s15_tzsid_en : 2; /* [11:10],          r,        0x3 */
            uint32_t tzc_codec_s16_tzsid_en : 2; /* [13:12],          r,        0x3 */
            uint32_t tzc_codec_s17_tzsid_en : 2; /* [15:14],          r,        0x3 */
            uint32_t tzc_codec_s18_tzsid_en : 2; /* [17:16],          r,        0x3 */
            uint32_t tzc_codec_s19_tzsid_en : 2; /* [19:18],          r,        0x3 */
            uint32_t tzc_codec_s1a_tzsid_en : 2; /* [21:20],          r,        0x3 */
            uint32_t tzc_codec_s1b_tzsid_en : 2; /* [23:22],          r,        0x3 */
            uint32_t tzc_codec_s1c_tzsid_en : 2; /* [25:24],          r,        0x3 */
            uint32_t tzc_codec_s1d_tzsid_en : 2; /* [27:26],          r,        0x3 */
            uint32_t tzc_codec_s1e_tzsid_en : 2; /* [29:28],          r,        0x3 */
            uint32_t tzc_codec_s1f_tzsid_en : 2; /* [31:30],          r,        0x3 */
        } BF;
        uint32_t WORD;
    } tzc_mm_bmx_s2;

    /* 0x314 : tzc_mm_bmx_s_lock0 */
    union {
        struct {
            uint32_t tzc_mmperi_s10_tzsid_lock : 1; /* [    0],          r,        0x0 */
            uint32_t tzc_mmperi_s11_tzsid_lock : 1; /* [    1],          r,        0x0 */
            uint32_t tzc_mmperi_s12_tzsid_lock : 1; /* [    2],          r,        0x0 */
            uint32_t tzc_mmperi_s13_tzsid_lock : 1; /* [    3],          r,        0x0 */
            uint32_t tzc_mmperi_s14_tzsid_lock : 1; /* [    4],          r,        0x0 */
            uint32_t tzc_mmperi_s15_tzsid_lock : 1; /* [    5],          r,        0x0 */
            uint32_t tzc_mmperi_s16_tzsid_lock : 1; /* [    6],          r,        0x0 */
            uint32_t tzc_mmperi_s17_tzsid_lock : 1; /* [    7],          r,        0x0 */
            uint32_t tzc_mmperi_s18_tzsid_lock : 1; /* [    8],          r,        0x0 */
            uint32_t tzc_mmperi_s19_tzsid_lock : 1; /* [    9],          r,        0x0 */
            uint32_t tzc_mmperi_s1a_tzsid_lock : 1; /* [   10],          r,        0x0 */
            uint32_t tzc_mmperi_s1b_tzsid_lock : 1; /* [   11],          r,        0x0 */
            uint32_t tzc_mmperi_s1c_tzsid_lock : 1; /* [   12],          r,        0x0 */
            uint32_t tzc_mmperi_s1d_tzsid_lock : 1; /* [   13],          r,        0x0 */
            uint32_t tzc_mmperi_s1e_tzsid_lock : 1; /* [   14],          r,        0x0 */
            uint32_t tzc_mmperi_s1f_tzsid_lock : 1; /* [   15],          r,        0x0 */
            uint32_t reserved_16_31 : 16; /* [31:16],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_mm_bmx_s_lock0;

    /* 0x318 : tzc_mm_bmx_s_lock1 */
    union {
        struct {
            uint32_t tzc_codec_s10_tzsid_lock : 1; /* [    0],          r,        0x0 */
            uint32_t tzc_codec_s11_tzsid_lock : 1; /* [    1],          r,        0x0 */
            uint32_t tzc_codec_s12_tzsid_lock : 1; /* [    2],          r,        0x0 */
            uint32_t tzc_codec_s13_tzsid_lock : 1; /* [    3],          r,        0x0 */
            uint32_t tzc_codec_s14_tzsid_lock : 1; /* [    4],          r,        0x0 */
            uint32_t tzc_codec_s15_tzsid_lock : 1; /* [    5],          r,        0x0 */
            uint32_t tzc_codec_s16_tzsid_lock : 1; /* [    6],          r,        0x0 */
            uint32_t tzc_codec_s17_tzsid_lock : 1; /* [    7],          r,        0x0 */
            uint32_t tzc_codec_s18_tzsid_lock : 1; /* [    8],          r,        0x0 */
            uint32_t tzc_codec_s19_tzsid_lock : 1; /* [    9],          r,        0x0 */
            uint32_t tzc_codec_s1a_tzsid_lock : 1; /* [   10],          r,        0x0 */
            uint32_t tzc_codec_s1b_tzsid_lock : 1; /* [   11],          r,        0x0 */
            uint32_t tzc_codec_s1c_tzsid_lock : 1; /* [   12],          r,        0x0 */
            uint32_t tzc_codec_s1d_tzsid_lock : 1; /* [   13],          r,        0x0 */
            uint32_t tzc_codec_s1e_tzsid_lock : 1; /* [   14],          r,        0x0 */
            uint32_t tzc_codec_s1f_tzsid_lock : 1; /* [   15],          r,        0x0 */
            uint32_t tzc_s10_tzsid_lock : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_s11_tzsid_lock : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_s12_tzsid_lock : 1; /* [   18],          r,        0x0 */
            uint32_t tzc_s13_tzsid_lock : 1; /* [   19],          r,        0x0 */
            uint32_t tzc_s14_tzsid_lock : 1; /* [   20],          r,        0x0 */
            uint32_t tzc_s15_tzsid_lock : 1; /* [   21],          r,        0x0 */
            uint32_t tzc_s16_tzsid_lock : 1; /* [   22],          r,        0x0 */
            uint32_t tzc_s17_tzsid_lock : 1; /* [   23],          r,        0x0 */
            uint32_t tzc_s18_tzsid_lock : 1; /* [   24],          r,        0x0 */
            uint32_t tzc_s19_tzsid_lock : 1; /* [   25],          r,        0x0 */
            uint32_t tzc_s1a_tzsid_lock : 1; /* [   26],          r,        0x0 */
            uint32_t tzc_s1b_tzsid_lock : 1; /* [   27],          r,        0x0 */
            uint32_t tzc_s1c_tzsid_lock : 1; /* [   28],          r,        0x0 */
            uint32_t tzc_s1d_tzsid_lock : 1; /* [   29],          r,        0x0 */
            uint32_t tzc_s1e_tzsid_lock : 1; /* [   30],          r,        0x0 */
            uint32_t tzc_s1f_tzsid_lock : 1; /* [   31],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_mm_bmx_s_lock1;

    /* 0x31c  reserved */
    uint8_t RESERVED0x31c[36];

    /* 0x340 : tzc_l2sram_tzsrg_ctrl */
    union {
        struct {
            uint32_t tzc_l2sram_tzsrg_r0_id_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_l2sram_tzsrg_r1_id_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_l2sram_tzsrg_r2_id_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t reserved_6_15 : 10; /* [15: 6],       rsvd,        0x0 */
            uint32_t tzc_l2sram_tzsrg_r0_en : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_l2sram_tzsrg_r1_en : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_l2sram_tzsrg_r2_en : 1; /* [   18],          r,        0x0 */
            uint32_t reserved_19_23 : 5; /* [23:19],       rsvd,        0x0 */
            uint32_t tzc_l2sram_tzsrg_r0_lock : 1; /* [   24],          r,        0x0 */
            uint32_t tzc_l2sram_tzsrg_r1_lock : 1; /* [   25],          r,        0x0 */
            uint32_t tzc_l2sram_tzsrg_r2_lock : 1; /* [   26],          r,        0x0 */
            uint32_t reserved_27_31 : 5; /* [31:27],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_ctrl;

    /* 0x344 : tzc_l2sram_tzsrg_adr_mask */
    union {
        struct {
            uint32_t tzc_l2sram_tzsrg_adr_mask : 10; /* [ 9: 0],          r,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_l2sram_tzsrg_adr_mask_lock : 1; /* [   16],          r,        0x0 */
            uint32_t reserved_17_31 : 15; /* [31:17],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_adr_mask;

    /* 0x348 : tzc_l2sram_tzsrg_r0 */
    union {
        struct {
            uint32_t tzc_l2sram_tzsrg_r0_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_l2sram_tzsrg_r0_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_r0;

    /* 0x34C : tzc_l2sram_tzsrg_r1 */
    union {
        struct {
            uint32_t tzc_l2sram_tzsrg_r1_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_l2sram_tzsrg_r1_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_r1;

    /* 0x350 : tzc_l2sram_tzsrg_r2 */
    union {
        struct {
            uint32_t tzc_l2sram_tzsrg_r2_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_l2sram_tzsrg_r2_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_r2;

    /* 0x354 : tzc_l2sram_tzsrg_r3 */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_l2sram_tzsrg_r3;

    /* 0x358  reserved */
    uint8_t RESERVED0x358[8];

    /* 0x360 : tzc_vram_tzsrg_ctrl */
    union {
        struct {
            uint32_t tzc_vram_tzsrg_r0_id_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_vram_tzsrg_r1_id_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_vram_tzsrg_r2_id_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t reserved_6_15 : 10; /* [15: 6],       rsvd,        0x0 */
            uint32_t tzc_vram_tzsrg_r0_en : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_vram_tzsrg_r1_en : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_vram_tzsrg_r2_en : 1; /* [   18],          r,        0x0 */
            uint32_t reserved_19_23 : 5; /* [23:19],       rsvd,        0x0 */
            uint32_t tzc_vram_tzsrg_r0_lock : 1; /* [   24],          r,        0x0 */
            uint32_t tzc_vram_tzsrg_r1_lock : 1; /* [   25],          r,        0x0 */
            uint32_t tzc_vram_tzsrg_r2_lock : 1; /* [   26],          r,        0x0 */
            uint32_t reserved_27_31 : 5; /* [31:27],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_ctrl;

    /* 0x364 : tzc_vram_tzsrg_adr_mask */
    union {
        struct {
            uint32_t tzc_vram_tzsrg_adr_mask : 10; /* [ 9: 0],          r,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_vram_tzsrg_adr_mask_lock : 1; /* [   16],          r,        0x0 */
            uint32_t reserved_17_31 : 15; /* [31:17],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_adr_mask;

    /* 0x368 : tzc_vram_tzsrg_r0 */
    union {
        struct {
            uint32_t tzc_vram_tzsrg_r0_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_vram_tzsrg_r0_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_r0;

    /* 0x36C : tzc_vram_tzsrg_r1 */
    union {
        struct {
            uint32_t tzc_vram_tzsrg_r1_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_vram_tzsrg_r1_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_r1;

    /* 0x370 : tzc_vram_tzsrg_r2 */
    union {
        struct {
            uint32_t tzc_vram_tzsrg_r2_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_vram_tzsrg_r2_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_r2;

    /* 0x374 : tzc_vram_tzsrg_r3 */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_vram_tzsrg_r3;

    /* 0x378  reserved */
    uint8_t RESERVED0x378[8];

    /* 0x380 : tzc_psrama_tzsrg_ctrl */
    union {
        struct {
            uint32_t tzc_psrama_tzsrg_r0_id_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_psrama_tzsrg_r1_id_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_psrama_tzsrg_r2_id_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t reserved_6_15 : 10; /* [15: 6],       rsvd,        0x0 */
            uint32_t tzc_psrama_tzsrg_r0_en : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_psrama_tzsrg_r1_en : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_psrama_tzsrg_r2_en : 1; /* [   18],          r,        0x0 */
            uint32_t reserved_19_23 : 5; /* [23:19],       rsvd,        0x0 */
            uint32_t tzc_psrama_tzsrg_r0_lock : 1; /* [   24],          r,        0x0 */
            uint32_t tzc_psrama_tzsrg_r1_lock : 1; /* [   25],          r,        0x0 */
            uint32_t tzc_psrama_tzsrg_r2_lock : 1; /* [   26],          r,        0x0 */
            uint32_t reserved_27_31 : 5; /* [31:27],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_ctrl;

    /* 0x384 : tzc_psrama_tzsrg_adr_mask */
    union {
        struct {
            uint32_t tzc_psrama_tzsrg_adr_mask : 16; /* [15: 0],          r,        0x0 */
            uint32_t tzc_psrama_tzsrg_adr_mask_lock : 1; /* [   16],          r,        0x0 */
            uint32_t reserved_17_31 : 15; /* [31:17],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_adr_mask;

    /* 0x388 : tzc_psrama_tzsrg_r0 */
    union {
        struct {
            uint32_t tzc_psrama_tzsrg_r0_end : 16; /* [15: 0],          r,     0xffff */
            uint32_t tzc_psrama_tzsrg_r0_start : 16; /* [31:16],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_r0;

    /* 0x38C : tzc_psrama_tzsrg_r1 */
    union {
        struct {
            uint32_t tzc_psrama_tzsrg_r1_end : 16; /* [15: 0],          r,     0xffff */
            uint32_t tzc_psrama_tzsrg_r1_start : 16; /* [31:16],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_r1;

    /* 0x390 : tzc_psrama_tzsrg_r2 */
    union {
        struct {
            uint32_t tzc_psrama_tzsrg_r2_end : 16; /* [15: 0],          r,     0xffff */
            uint32_t tzc_psrama_tzsrg_r2_start : 16; /* [31:16],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_r2;

    /* 0x394 : tzc_psrama_tzsrg_r3 */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psrama_tzsrg_r3;

    /* 0x398  reserved */
    uint8_t RESERVED0x398[8];

    /* 0x3a0 : tzc_psramb_tzsrg_ctrl */
    union {
        struct {
            uint32_t tzc_psramb_tzsrg_r0_id_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_psramb_tzsrg_r1_id_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_psramb_tzsrg_r2_id_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t reserved_6_15 : 10; /* [15: 6],       rsvd,        0x0 */
            uint32_t tzc_psramb_tzsrg_r0_en : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_psramb_tzsrg_r1_en : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_psramb_tzsrg_r2_en : 1; /* [   18],          r,        0x0 */
            uint32_t reserved_19_23 : 5; /* [23:19],       rsvd,        0x0 */
            uint32_t tzc_psramb_tzsrg_r0_lock : 1; /* [   24],          r,        0x0 */
            uint32_t tzc_psramb_tzsrg_r1_lock : 1; /* [   25],          r,        0x0 */
            uint32_t tzc_psramb_tzsrg_r2_lock : 1; /* [   26],          r,        0x0 */
            uint32_t reserved_27_31 : 5; /* [31:27],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_ctrl;

    /* 0x3A4 : tzc_psramb_tzsrg_adr_mask */
    union {
        struct {
            uint32_t tzc_psramb_tzsrg_adr_mask : 16; /* [15: 0],          r,        0x0 */
            uint32_t tzc_psramb_tzsrg_adr_mask_lock : 1; /* [   16],          r,        0x0 */
            uint32_t reserved_17_31 : 15; /* [31:17],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_adr_mask;

    /* 0x3A8 : tzc_psramb_tzsrg_r0 */
    union {
        struct {
            uint32_t tzc_psramb_tzsrg_r0_end : 16; /* [15: 0],          r,     0xffff */
            uint32_t tzc_psramb_tzsrg_r0_start : 16; /* [31:16],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_r0;

    /* 0x3AC : tzc_psramb_tzsrg_r1 */
    union {
        struct {
            uint32_t tzc_psramb_tzsrg_r1_end : 16; /* [15: 0],          r,     0xffff */
            uint32_t tzc_psramb_tzsrg_r1_start : 16; /* [31:16],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_r1;

    /* 0x3B0 : tzc_psramb_tzsrg_r2 */
    union {
        struct {
            uint32_t tzc_psramb_tzsrg_r2_end : 16; /* [15: 0],          r,     0xffff */
            uint32_t tzc_psramb_tzsrg_r2_start : 16; /* [31:16],          r,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_r2;

    /* 0x3B4 : tzc_psramb_tzsrg_r3 */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_psramb_tzsrg_r3;

    /* 0x3b8  reserved */
    uint8_t RESERVED0x3b8[8];

    /* 0x3c0 : tzc_xram_tzsrg_ctrl */
    union {
        struct {
            uint32_t tzc_xram_tzsrg_r0_id_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_xram_tzsrg_r1_id_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_xram_tzsrg_r2_id_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t reserved_6_15 : 10; /* [15: 6],       rsvd,        0x0 */
            uint32_t tzc_xram_tzsrg_r0_en : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_xram_tzsrg_r1_en : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_xram_tzsrg_r2_en : 1; /* [   18],          r,        0x0 */
            uint32_t reserved_19_23 : 5; /* [23:19],       rsvd,        0x0 */
            uint32_t tzc_xram_tzsrg_r0_lock : 1; /* [   24],          r,        0x0 */
            uint32_t tzc_xram_tzsrg_r1_lock : 1; /* [   25],          r,        0x0 */
            uint32_t tzc_xram_tzsrg_r2_lock : 1; /* [   26],          r,        0x0 */
            uint32_t reserved_27_31 : 5; /* [31:27],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_ctrl;

    /* 0x3C4 : tzc_xram_tzsrg_adr_mask */
    union {
        struct {
            uint32_t tzc_xram_tzsrg_adr_mask : 10; /* [ 9: 0],          r,        0x0 */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_xram_tzsrg_adr_mask_lock : 1; /* [   16],          r,        0x0 */
            uint32_t reserved_17_31 : 15; /* [31:17],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_adr_mask;

    /* 0x3C8 : tzc_xram_tzsrg_r0 */
    union {
        struct {
            uint32_t tzc_xram_tzsrg_r0_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_xram_tzsrg_r0_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_r0;

    /* 0x3CC : tzc_xram_tzsrg_r1 */
    union {
        struct {
            uint32_t tzc_xram_tzsrg_r1_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_xram_tzsrg_r1_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_r1;

    /* 0x3D0 : tzc_xram_tzsrg_r2 */
    union {
        struct {
            uint32_t tzc_xram_tzsrg_r2_end : 10; /* [ 9: 0],          r,      0x3ff */
            uint32_t reserved_10_15 : 6; /* [15:10],       rsvd,        0x0 */
            uint32_t tzc_xram_tzsrg_r2_start : 10; /* [25:16],          r,        0x0 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_r2;

    /* 0x3D4 : tzc_xram_tzsrg_r3 */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_xram_tzsrg_r3;

    /* 0x3d8  reserved */
    uint8_t RESERVED0x3d8[2856];

    /* 0xF00 : tzc_glb_ctrl_0 */
    union {
        struct {
            uint32_t tzc_glb_pwron_rst_tzsid_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_glb_cpu_reset_tzsid_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_glb_sys_reset_tzsid_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t tzc_glb_cpu2_reset_tzsid_en : 2; /* [ 7: 6],          r,        0x3 */
            uint32_t tzc_glb_misc_tzsid_en : 2; /* [ 9: 8],          r,        0x3 */
            uint32_t tzc_glb_sram_tzsid_en : 2; /* [11:10],          r,        0x3 */
            uint32_t tzc_glb_swrst_tzsid_en : 2; /* [13:12],          r,        0x3 */
            uint32_t tzc_glb_bmx_tzsid_en : 2; /* [15:14],          r,        0x3 */
            uint32_t tzc_glb_dbg_tzsid_en : 2; /* [17:16],          r,        0x3 */
            uint32_t tzc_glb_mbist_tzsid_en : 2; /* [19:18],          r,        0x3 */
            uint32_t tzc_glb_clk_tzsid_en : 2; /* [21:20],          r,        0x3 */
            uint32_t tzc_glb_int_tzsid_en : 2; /* [23:22],          r,        0x3 */
            uint32_t tzc_glb_pwr_tzsid_en : 2; /* [25:24],          r,        0x3 */
            uint32_t reserved_26_31 : 6; /* [31:26],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_glb_ctrl_0;

    /* 0xF04 : tzc_glb_ctrl_1 */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_glb_ctrl_1;

    /* 0xF08 : tzc_glb_ctrl_2 */
    union {
        struct {
            uint32_t tzc_glb_pwron_rst_tzsid_lock : 1; /* [    0],          r,        0x0 */
            uint32_t tzc_glb_cpu_reset_tzsid_lock : 1; /* [    1],          r,        0x0 */
            uint32_t tzc_glb_sys_reset_tzsid_lock : 1; /* [    2],          r,        0x0 */
            uint32_t tzc_glb_cpu2_reset_tzsid_lock : 1; /* [    3],          r,        0x0 */
            uint32_t tzc_glb_misc_tzsid_lock : 1; /* [    4],          r,        0x0 */
            uint32_t tzc_glb_sram_tzsid_lock : 1; /* [    5],          r,        0x0 */
            uint32_t tzc_glb_swrst_tzsid_lock : 1; /* [    6],          r,        0x0 */
            uint32_t tzc_glb_bmx_tzsid_lock : 1; /* [    7],          r,        0x0 */
            uint32_t tzc_glb_dbg_tzsid_lock : 1; /* [    8],          r,        0x0 */
            uint32_t tzc_glb_mbist_tzsid_lock : 1; /* [    9],          r,        0x0 */
            uint32_t tzc_glb_clk_tzsid_lock : 1; /* [   10],          r,        0x0 */
            uint32_t tzc_glb_int_tzsid_lock : 1; /* [   11],          r,        0x0 */
            uint32_t tzc_glb_pwr_tzsid_lock : 1; /* [   12],          r,        0x0 */
            uint32_t reserved_13_31 : 19; /* [31:13],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_glb_ctrl_2;

    /* 0xf0c  reserved */
    uint8_t RESERVED0xf0c[20];

    /* 0xF20 : tzc_mm_ctrl_0 */
    union {
        struct {
            uint32_t tzc_mm_pwron_rst_tzsid_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_mm_cpu0_reset_tzsid_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_mm_sys_reset_tzsid_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t tzc_mm_cpu0_tzsid_en : 2; /* [ 7: 6],          r,        0x3 */
            uint32_t reserved_8_9 : 2; /* [ 9: 8],       rsvd,        0x0 */
            uint32_t tzc_mm_sram_tzsid_en : 2; /* [11:10],          r,        0x3 */
            uint32_t tzc_mm_swrst_tzsid_en : 2; /* [13:12],          r,        0x3 */
            uint32_t reserved_14_19 : 6; /* [19:14],       rsvd,        0x0 */
            uint32_t tzc_mm_clk_tzsid_en : 2; /* [21:20],          r,        0x3 */
            uint32_t reserved_22_31 : 10; /* [31:22],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_mm_ctrl_0;

    /* 0xF24 : tzc_mm_ctrl_1 */
    union {
        struct {
            uint32_t reserved_0_31 : 32; /* [31: 0],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_mm_ctrl_1;

    /* 0xF28 : tzc_mm_ctrl_2 */
    union {
        struct {
            uint32_t tzc_mm_pwron_rst_tzsid_lock : 1; /* [    0],          r,        0x0 */
            uint32_t tzc_mm_cpu0_reset_tzsid_lock : 1; /* [    1],          r,        0x0 */
            uint32_t tzc_mm_sys_reset_tzsid_lock : 1; /* [    2],          r,        0x0 */
            uint32_t tzc_mm_cpu0_tzsid_lock : 1; /* [    3],          r,        0x0 */
            uint32_t reserved_4 : 1; /* [    4],       rsvd,        0x0 */
            uint32_t tzc_mm_sram_tzsid_lock : 1; /* [    5],          r,        0x0 */
            uint32_t tzc_mm_swrst_tzsid_lock : 1; /* [    6],          r,        0x0 */
            uint32_t reserved_7_9 : 3; /* [ 9: 7],       rsvd,        0x0 */
            uint32_t tzc_mm_clk_tzsid_lock : 1; /* [   10],          r,        0x0 */
            uint32_t reserved_11_31 : 21; /* [31:11],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_mm_ctrl_2;

    /* 0xf2c  reserved */
    uint8_t RESERVED0xf2c[20];

    /* 0xF40 : tzc_se_ctrl_0 */
    union {
        struct {
            uint32_t tzc_se_sha_tzsid_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_se_aes_tzsid_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_se_trng_tzsid_en : 2; /* [ 5: 4],          r,        0x3 */
            uint32_t tzc_se_pka_tzsid_en : 2; /* [ 7: 6],          r,        0x3 */
            uint32_t tzc_se_cdet_tzsid_en : 2; /* [ 9: 8],          r,        0x3 */
            uint32_t tzc_se_gmac_tzsid_en : 2; /* [11:10],          r,        0x3 */
            uint32_t tzc_se_tzsid_crmd : 1; /* [   12],          r,        0x0 */
            uint32_t reserved_13_15 : 3; /* [15:13],       rsvd,        0x0 */
            uint32_t tzc_se_wdt_dly : 16; /* [31:16],          r,        0x5 */
        } BF;
        uint32_t WORD;
    } tzc_se_ctrl_0;

    /* 0xF44 : tzc_se_ctrl_1 */
    union {
        struct {
            uint32_t tzc_sf_cr_tzsid_en : 2; /* [ 1: 0],          r,        0x3 */
            uint32_t tzc_sf_sec_tzsid_en : 2; /* [ 3: 2],          r,        0x3 */
            uint32_t tzc_sf_tzsid_crmd : 1; /* [    4],          r,        0x0 */
            uint32_t reserved_5_31 : 27; /* [31: 5],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_se_ctrl_1;

    /* 0xF48 : tzc_se_ctrl_2 */
    union {
        struct {
            uint32_t tzc_se_sha_tzsid_lock : 1; /* [    0],          r,        0x0 */
            uint32_t tzc_se_aes_tzsid_lock : 1; /* [    1],          r,        0x0 */
            uint32_t tzc_se_trng_tzsid_lock : 1; /* [    2],          r,        0x0 */
            uint32_t tzc_se_pka_tzsid_lock : 1; /* [    3],          r,        0x0 */
            uint32_t tzc_se_cdet_tzsid_lock : 1; /* [    4],          r,        0x0 */
            uint32_t tzc_se_gmac_tzsid_lock : 1; /* [    5],          r,        0x0 */
            uint32_t tzc_se_tzsid_crmd_lock : 1; /* [    6],          r,        0x0 */
            uint32_t reserved_7_15 : 9; /* [15: 7],       rsvd,        0x0 */
            uint32_t tzc_sf_cr_tzsid_lock : 1; /* [   16],          r,        0x0 */
            uint32_t tzc_sf_sec_tzsid_lock : 1; /* [   17],          r,        0x0 */
            uint32_t tzc_sf_tzsid_crmd_lock : 1; /* [   18],          r,        0x0 */
            uint32_t reserved_19_31 : 13; /* [31:19],       rsvd,        0x0 */
        } BF;
        uint32_t WORD;
    } tzc_se_ctrl_2;
};

typedef volatile struct tzc_nsec_reg tzc_nsec_reg_t;
