INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Memory/sim/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/Control_Memory/sim/Control_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR_a
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/MAR_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR_b
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR_a
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/MBR_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR_b
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/2-Github/CPU_Design_Based_on_FPGA/CPU_design/CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
