# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../a7_cyslff_test.srcs/sources_1/ip/clk_wiz_0" \
"../../../../src/rtl/axim/aximif.v" \
"../../../../src/rtl/axim/aximrt.v" \
"../../../../src/rtl/cyslff/cyslff.v" \
"../../../../src/rtl/cyslff/cyslff_ifctr.v" \
"../../../../src/rtl/cyslff/cyslff_io.v" \
"../../../../src/rtl/cyslff/cyslff_syncio.v" \
"../../../../a7_cyslff_test.srcs/sim_2/new/sim_axis_top.v" \
"../../../../a7_cyslff_test.srcs/sim_2/new/sim_axis.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
