<h1> Chandra Prakash's GitHub profile </h1>
He is an Engineer, a lifelong learner, a passionate RTL design enthusiast, an embedded IoT project developer, and a contributor. His area of interest lies in Computer architecture and VLSI design & Verification. Currently, he is a final-year student at PSG Institute of Technology and Applied Research, Coimbatore. Currently, he is also a trainee at Maven Silicon, Bengaluru. He is also searching for RTL design, SoC design, Verification Engineer roles
<br>

<h3 align="center">A passionate Deisgn Verification Engineer, Who is an Enigma wrapped by a mystery inside a Paradox</h3>

---

# ğŸ¤µğŸ»â€â™‚ï¸ About Me
ğŸ”­ I'm currently working on RTL Deign (verilog, System Verilog, UVM)<br>

ğŸ‘¬ I'm looking to collaborate with people with same ideas of myself, developing projects on Verilog and VHDL<br>

ğŸŒ± Im currently Gaining knowledge on Advanced digital design, Static timing analysis, Verilog HDL, FPGA architecture, CMOS fundamentals, Perl scripting, RISC V processor, ASIC verification methods, System verilog, Verification planning, Assertion based verification, Universal verification method and DFT. <br>

ğŸ’­ Ask/Talk to me about #RTLdesign #digitaldesign #socdesign #verification <br>

âœ‰ï¸ How to reach me **spamsofcp@gmail.com** <br>

âš¡Fun Fact: The name "Verilog" is a portmanteau of the words "verification" and "logic". This is because Verilog is a hardware description language (HDL) that is used to describe digital systems at the register transfer level (RTL). RTL is the level of abstraction where data is transferred between registers, and Verilog is used to describe the logic that controls this data transfer!  ğŸ§®ğŸ’»ğŸ‘©â€ğŸ’¼ 
<br> <br>


# Tools and Skills

**HDLs :** Verilog, VHDL <br>
**HVL :** System Verilog <br>
**Languages :** C language, Python, Perl <br>
**Tools :** Xilinx Vivado, Mentor Graphics ModelSim, Siemens QuestaSim, Intel Quartus <br>
**Placement & Routing :** Cadence Virtuoso <br>
**Verification :** UVM, SystemVerilog Assertions, Formal Verification <br>
**Protocols :**  [I2C](https://github.com/cp024s/I2C), [UART](https://github.com/cp024s/UART), [RS232](https://github.com/cp024s/RS-232), [SPI](https://github.com/cp024s/SPI), [AXI](https://github.com/cp024s/AXI-stream), APB, AMBA, DDR, PCIe
<br> <br>

# ğŸ“¥ Recent Repo 
### [100 Days of RTL](https://github.com/cp024s/100-days-of-RTL)
- Designing: Creating diverse digital hardware modules, ranging from simple components to more complex systems. <br>
- Coding: Implementing RTL designs using languages like Verilog and VHDL, refining my coding skills along the way. <br>
- Simulating: Verifying and testing the designs using simulation tools to ensure their correctness and functionality. <br>
- Documenting: Sharing insights, challenges, and lessons learned daily, fostering a supportive learning community. <br>
  **(currently working)**

### [Perl - A Zero to master](https://github.com/cp024s/Perl-A-Zero-to-master)
- Master Perl in 50 Days: A Structured Learning Program ğŸš€
- Ready to become a Perl expert? This 50-day program is your path to mastering Perl programming, from the basics to advanced topics. Whether you're a newbie or experienced developer, follow our daily plan, complete exercises, and work on real projects to build your Perl skills. Join us on this coding journey! <br>
          #perl #programming #learnperl

# ğŸ“Š Stats:
<div align="center">
    <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=cp024s&theme=dark&hide_border=false&include_all_commits=false&count_private=false&layout=compact" alt="Top Languages">
</div>
<br/>


---
<p align="center"> Thank you for visiting my GitHub profile. Together, let's push the boundaries of digital design and create innovative solutions that shape the future of technology. </p>
<br>
<p align="center"> <img src="https://komarev.com/ghpvc/?username=cp024s&label=You%20are%20Visitor%20Number&color=0e75b6&style=flat" alt="cp024s" /> </p>
