
---------- Begin Simulation Statistics ----------
final_tick                                  480180000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24412                       # Simulator instruction rate (inst/s)
host_mem_usage                                5160360                       # Number of bytes of host memory used
host_op_rate                                    24468                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.66                       # Real time elapsed on the host
host_tick_rate                               72130774                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      162505                       # Number of instructions simulated
sim_ops                                        162887                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000480                       # Number of seconds simulated
sim_ticks                                   480180000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22341                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.002732                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.997268                       # Percentage of non-idle cycles
system.cpu00.numCycles                         960360                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             957736.000005                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15920                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6421                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              2623.999995                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98834                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98834                       # number of integer instructions
system.cpu00.num_int_register_reads            120829                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64480                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20289                       # Number of load instructions
system.cpu00.num_mem_refs                       36556                       # number of memory refs
system.cpu00.num_store_insts                    16267                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 860      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62915     62.68%     63.54% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.57% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.58% # Class of executed instruction
system.cpu00.op_class::MemRead                  20574     20.50%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15970     15.91%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100367                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        1312000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      1312000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      1312000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     478868000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      1312000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  72                       # Number of system calls
system.cpu01.Branches                             772                       # Number of branches fetched
system.cpu01.committedInsts                      4104                       # Number of instructions committed
system.cpu01.committedOps                        4110                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.976479                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.023521                       # Percentage of non-idle cycles
system.cpu01.numCycles                         960359                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             22588.978432                       # Number of busy cycles
system.cpu01.num_conditional_control_insts          404                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                       368                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             937770.021568                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                4038                       # Number of integer alu accesses
system.cpu01.num_int_insts                       4038                       # number of integer instructions
system.cpu01.num_int_register_reads              4655                       # number of times the integer registers were read
system.cpu01.num_int_register_writes             2985                       # number of times the integer registers were written
system.cpu01.num_load_insts                       998                       # Number of load instructions
system.cpu01.num_mem_refs                        1492                       # number of memory refs
system.cpu01.num_store_insts                      494                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu01.op_class::IntAlu                    2607     63.40%     63.64% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.02%     63.67% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.05%     63.72% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     63.72% # Class of executed instruction
system.cpu01.op_class::MemRead                   1002     24.37%     88.08% # Class of executed instruction
system.cpu01.op_class::MemWrite                   478     11.62%     99.71% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                     4112                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean       89268000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value     89268000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value     89268000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     390912000                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED     89268000                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             780                       # Number of branches fetched
system.cpu02.committedInsts                      4153                       # Number of instructions committed
system.cpu02.committedOps                        4159                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.979304                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.020696                       # Percentage of non-idle cycles
system.cpu02.numCycles                         960360                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             19876.001959                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          409                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       371                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             940483.998041                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                4087                       # Number of integer alu accesses
system.cpu02.num_int_insts                       4087                       # number of integer instructions
system.cpu02.num_int_register_reads              4713                       # number of times the integer registers were read
system.cpu02.num_int_register_writes             3022                       # number of times the integer registers were written
system.cpu02.num_load_insts                      1011                       # Number of load instructions
system.cpu02.num_mem_refs                        1511                       # number of memory refs
system.cpu02.num_store_insts                      500                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu02.op_class::IntAlu                    2637     63.37%     63.61% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.02%     63.64% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.05%     63.69% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     63.69% # Class of executed instruction
system.cpu02.op_class::MemRead                   1015     24.39%     88.08% # Class of executed instruction
system.cpu02.op_class::MemWrite                   484     11.63%     99.71% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     4161                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean       84578500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value     84578500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value     84578500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     395601500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED     84578500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             790                       # Number of branches fetched
system.cpu03.committedInsts                      4171                       # Number of instructions committed
system.cpu03.committedOps                        4177                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.979671                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.020329                       # Percentage of non-idle cycles
system.cpu03.numCycles                         960359                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             19522.981631                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          402                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       388                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             940836.018369                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                4091                       # Number of integer alu accesses
system.cpu03.num_int_insts                       4091                       # number of integer instructions
system.cpu03.num_int_register_reads              4720                       # number of times the integer registers were read
system.cpu03.num_int_register_writes             3029                       # number of times the integer registers were written
system.cpu03.num_load_insts                      1017                       # Number of load instructions
system.cpu03.num_mem_refs                        1516                       # number of memory refs
system.cpu03.num_store_insts                      499                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu03.op_class::IntAlu                    2650     63.41%     63.65% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.02%     63.68% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.05%     63.72% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     63.72% # Class of executed instruction
system.cpu03.op_class::MemRead                   1021     24.43%     88.16% # Class of executed instruction
system.cpu03.op_class::MemWrite                   483     11.56%     99.71% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     4179                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean       78606000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     78606000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value     78606000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     401574000                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED     78606000                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             806                       # Number of branches fetched
system.cpu04.committedInsts                      4259                       # Number of instructions committed
system.cpu04.committedOps                        4265                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.979562                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.020438                       # Percentage of non-idle cycles
system.cpu04.numCycles                         960359                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             19627.981521                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          408                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                       398                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             940731.018479                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                4175                       # Number of integer alu accesses
system.cpu04.num_int_insts                       4175                       # number of integer instructions
system.cpu04.num_int_register_reads              4818                       # number of times the integer registers were read
system.cpu04.num_int_register_writes             3093                       # number of times the integer registers were written
system.cpu04.num_load_insts                      1038                       # Number of load instructions
system.cpu04.num_mem_refs                        1547                       # number of memory refs
system.cpu04.num_store_insts                      509                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu04.op_class::IntAlu                    2707     63.44%     63.67% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.05%     63.75% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu04.op_class::MemRead                   1042     24.42%     88.16% # Class of executed instruction
system.cpu04.op_class::MemWrite                   493     11.55%     99.72% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     4267                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean       72484000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     72484000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value     72484000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     407696000                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED     72484000                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             812                       # Number of branches fetched
system.cpu05.committedInsts                      4292                       # Number of instructions committed
system.cpu05.committedOps                        4298                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.979938                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.020062                       # Percentage of non-idle cycles
system.cpu05.numCycles                         960360                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             19267.001960                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          414                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       398                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             941092.998040                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                4210                       # Number of integer alu accesses
system.cpu05.num_int_insts                       4210                       # number of integer instructions
system.cpu05.num_int_register_reads              4858                       # number of times the integer registers were read
system.cpu05.num_int_register_writes             3118                       # number of times the integer registers were written
system.cpu05.num_load_insts                      1047                       # Number of load instructions
system.cpu05.num_mem_refs                        1559                       # number of memory refs
system.cpu05.num_store_insts                      512                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu05.op_class::IntAlu                    2728     63.44%     63.67% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.02%     63.70% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.05%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     63.74% # Class of executed instruction
system.cpu05.op_class::MemRead                   1051     24.44%     88.19% # Class of executed instruction
system.cpu05.op_class::MemWrite                   496     11.53%     99.72% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     4300                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean       66633500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     66633500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value     66633500                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     413546500                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED     66633500                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             806                       # Number of branches fetched
system.cpu06.committedInsts                      4260                       # Number of instructions committed
system.cpu06.committedOps                        4266                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.979927                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.020073                       # Percentage of non-idle cycles
system.cpu06.numCycles                         960359                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             19276.981887                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          408                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       398                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             941082.018113                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                4176                       # Number of integer alu accesses
system.cpu06.num_int_insts                       4176                       # number of integer instructions
system.cpu06.num_int_register_reads              4819                       # number of times the integer registers were read
system.cpu06.num_int_register_writes             3094                       # number of times the integer registers were written
system.cpu06.num_load_insts                      1038                       # Number of load instructions
system.cpu06.num_mem_refs                        1547                       # number of memory refs
system.cpu06.num_store_insts                      509                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu06.op_class::IntAlu                    2708     63.45%     63.68% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.02%     63.71% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.05%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     63.75% # Class of executed instruction
system.cpu06.op_class::MemRead                   1042     24.41%     88.17% # Class of executed instruction
system.cpu06.op_class::MemWrite                   493     11.55%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     4268                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean       60337500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     60337500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value     60337500                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     419842500                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED     60337500                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             814                       # Number of branches fetched
system.cpu07.committedInsts                      4298                       # Number of instructions committed
system.cpu07.committedOps                        4304                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.980060                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.019940                       # Percentage of non-idle cycles
system.cpu07.numCycles                         960359                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             19149.982020                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          413                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                       401                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             941209.017980                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                4214                       # Number of integer alu accesses
system.cpu07.num_int_insts                       4214                       # number of integer instructions
system.cpu07.num_int_register_reads              4863                       # number of times the integer registers were read
system.cpu07.num_int_register_writes             3122                       # number of times the integer registers were written
system.cpu07.num_load_insts                      1047                       # Number of load instructions
system.cpu07.num_mem_refs                        1559                       # number of memory refs
system.cpu07.num_store_insts                      512                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu07.op_class::IntAlu                    2734     63.49%     63.73% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.02%     63.75% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.05%     63.79% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     63.79% # Class of executed instruction
system.cpu07.op_class::MemRead                   1051     24.41%     88.20% # Class of executed instruction
system.cpu07.op_class::MemWrite                   496     11.52%     99.72% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                     4306                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean       53132000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     53132000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value     53132000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     427048000                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED     53132000                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             792                       # Number of branches fetched
system.cpu08.committedInsts                      4180                       # Number of instructions committed
system.cpu08.committedOps                        4186                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.980082                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.019918                       # Percentage of non-idle cycles
system.cpu08.numCycles                         960360                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             19128.001960                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          402                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                       390                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             941231.998040                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                4098                       # Number of integer alu accesses
system.cpu08.num_int_insts                       4098                       # number of integer instructions
system.cpu08.num_int_register_reads              4731                       # number of times the integer registers were read
system.cpu08.num_int_register_writes             3034                       # number of times the integer registers were written
system.cpu08.num_load_insts                      1019                       # Number of load instructions
system.cpu08.num_mem_refs                        1519                       # number of memory refs
system.cpu08.num_store_insts                      500                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      0.24%      0.24% # Class of executed instruction
system.cpu08.op_class::IntAlu                    2656     63.42%     63.66% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.02%     63.68% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.05%     63.73% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     63.73% # Class of executed instruction
system.cpu08.op_class::MemRead                   1023     24.43%     88.16% # Class of executed instruction
system.cpu08.op_class::MemWrite                   484     11.56%     99.71% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                     4188                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       47174500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     47174500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     47174500                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     433005500                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     47174500                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             810                       # Number of branches fetched
system.cpu09.committedInsts                      4264                       # Number of instructions committed
system.cpu09.committedOps                        4270                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.980116                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.019884                       # Percentage of non-idle cycles
system.cpu09.numCycles                         960359                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             19095.982076                       # Number of busy cycles
system.cpu09.num_conditional_control_insts          407                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                       403                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             941263.017924                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                4176                       # Number of integer alu accesses
system.cpu09.num_int_insts                       4176                       # number of integer instructions
system.cpu09.num_int_register_reads              4819                       # number of times the integer registers were read
system.cpu09.num_int_register_writes             3094                       # number of times the integer registers were written
system.cpu09.num_load_insts                      1038                       # Number of load instructions
system.cpu09.num_mem_refs                        1546                       # number of memory refs
system.cpu09.num_store_insts                      508                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu09.op_class::IntAlu                    2713     63.51%     63.74% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.02%     63.76% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.05%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     63.81% # Class of executed instruction
system.cpu09.op_class::MemRead                   1042     24.39%     88.20% # Class of executed instruction
system.cpu09.op_class::MemWrite                   492     11.52%     99.72% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                     4272                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       40170000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     40170000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     40170000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     440010000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     40170000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             808                       # Number of branches fetched
system.cpu10.committedInsts                      4257                       # Number of instructions committed
system.cpu10.committedOps                        4263                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.980434                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.019566                       # Percentage of non-idle cycles
system.cpu10.numCycles                         960359                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             18789.982395                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          408                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       400                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             941569.017605                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                4171                       # Number of integer alu accesses
system.cpu10.num_int_insts                       4171                       # number of integer instructions
system.cpu10.num_int_register_reads              4814                       # number of times the integer registers were read
system.cpu10.num_int_register_writes             3089                       # number of times the integer registers were written
system.cpu10.num_load_insts                      1037                       # Number of load instructions
system.cpu10.num_mem_refs                        1545                       # number of memory refs
system.cpu10.num_store_insts                      508                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu10.op_class::IntAlu                    2707     63.47%     63.70% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.02%     63.73% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu10.op_class::MemRead                   1041     24.41%     88.18% # Class of executed instruction
system.cpu10.op_class::MemWrite                   492     11.54%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     4265                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       33956000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     33956000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     33956000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     446224000                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     33956000                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             814                       # Number of branches fetched
system.cpu11.committedInsts                      4300                       # Number of instructions committed
system.cpu11.committedOps                        4306                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.980428                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.019572                       # Percentage of non-idle cycles
system.cpu11.numCycles                         960359                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             18795.982389                       # Number of busy cycles
system.cpu11.num_conditional_control_insts          411                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                       403                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             941563.017611                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                4214                       # Number of integer alu accesses
system.cpu11.num_int_insts                       4214                       # number of integer instructions
system.cpu11.num_int_register_reads              4863                       # number of times the integer registers were read
system.cpu11.num_int_register_writes             3123                       # number of times the integer registers were written
system.cpu11.num_load_insts                      1048                       # Number of load instructions
system.cpu11.num_mem_refs                        1561                       # number of memory refs
system.cpu11.num_store_insts                      513                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      0.23%      0.23% # Class of executed instruction
system.cpu11.op_class::IntAlu                    2734     63.46%     63.70% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.02%     63.72% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.05%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     63.77% # Class of executed instruction
system.cpu11.op_class::MemRead                   1052     24.42%     88.18% # Class of executed instruction
system.cpu11.op_class::MemWrite                   497     11.54%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     99.72% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      0.28%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                     4308                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       25865000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     25865000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     25865000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     454315000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     25865000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             757                       # Number of branches fetched
system.cpu12.committedInsts                      3999                       # Number of instructions committed
system.cpu12.committedOps                        4005                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.980251                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.019749                       # Percentage of non-idle cycles
system.cpu12.numCycles                         960359                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             18965.982212                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          384                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       373                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             941393.017788                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                3921                       # Number of integer alu accesses
system.cpu12.num_int_insts                       3921                       # number of integer instructions
system.cpu12.num_int_register_reads              4526                       # number of times the integer registers were read
system.cpu12.num_int_register_writes             2901                       # number of times the integer registers were written
system.cpu12.num_load_insts                       973                       # Number of load instructions
system.cpu12.num_mem_refs                        1455                       # number of memory refs
system.cpu12.num_store_insts                      482                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu12.op_class::IntAlu                    2539     63.36%     63.61% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.02%     63.64% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.05%     63.69% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     63.69% # Class of executed instruction
system.cpu12.op_class::MemRead                    977     24.38%     88.07% # Class of executed instruction
system.cpu12.op_class::MemWrite                   466     11.63%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     4007                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       19522000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     19522000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     19522000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     460658000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     19522000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             750                       # Number of branches fetched
system.cpu13.committedInsts                      3957                       # Number of instructions committed
system.cpu13.committedOps                        3963                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.980640                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.019360                       # Percentage of non-idle cycles
system.cpu13.numCycles                         960360                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             18593.001961                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          379                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       371                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             941766.998039                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                3878                       # Number of integer alu accesses
system.cpu13.num_int_insts                       3878                       # number of integer instructions
system.cpu13.num_int_register_reads              4478                       # number of times the integer registers were read
system.cpu13.num_int_register_writes             2869                       # number of times the integer registers were written
system.cpu13.num_load_insts                       963                       # Number of load instructions
system.cpu13.num_mem_refs                        1440                       # number of memory refs
system.cpu13.num_store_insts                      477                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu13.op_class::IntAlu                    2512     63.35%     63.61% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.03%     63.63% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.05%     63.68% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     63.68% # Class of executed instruction
system.cpu13.op_class::MemRead                    967     24.39%     88.07% # Class of executed instruction
system.cpu13.op_class::MemWrite                   461     11.63%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     99.70% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      0.30%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     3965                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       13810000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     13810000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     13810000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     466370000                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     13810000                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             743                       # Number of branches fetched
system.cpu14.committedInsts                      3924                       # Number of instructions committed
system.cpu14.committedOps                        3930                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.980432                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.019568                       # Percentage of non-idle cycles
system.cpu14.numCycles                         960360                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             18792.001961                       # Number of busy cycles
system.cpu14.num_conditional_control_insts          378                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                       365                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             941567.998039                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                3849                       # Number of integer alu accesses
system.cpu14.num_int_insts                       3849                       # number of integer instructions
system.cpu14.num_int_register_reads              4444                       # number of times the integer registers were read
system.cpu14.num_int_register_writes             2846                       # number of times the integer registers were written
system.cpu14.num_load_insts                       955                       # Number of load instructions
system.cpu14.num_mem_refs                        1429                       # number of memory refs
system.cpu14.num_store_insts                      474                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      0.25%      0.25% # Class of executed instruction
system.cpu14.op_class::IntAlu                    2490     63.33%     63.58% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.03%     63.61% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.05%     63.66% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     63.66% # Class of executed instruction
system.cpu14.op_class::MemRead                    959     24.39%     88.05% # Class of executed instruction
system.cpu14.op_class::MemWrite                   458     11.65%     99.69% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     99.69% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      0.31%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                     3932                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean        7751500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value      7751500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value      7751500                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     472428500                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      7751500                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             821                       # Number of branches fetched
system.cpu15.committedInsts                      4086                       # Number of instructions committed
system.cpu15.committedOps                        4091                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.981407                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.018593                       # Percentage of non-idle cycles
system.cpu15.numCycles                         960359                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             17855.983370                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          455                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       366                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             942503.016630                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                4020                       # Number of integer alu accesses
system.cpu15.num_int_insts                       4020                       # number of integer instructions
system.cpu15.num_int_register_reads              4600                       # number of times the integer registers were read
system.cpu15.num_int_register_writes             2966                       # number of times the integer registers were written
system.cpu15.num_load_insts                       928                       # Number of load instructions
system.cpu15.num_mem_refs                        1387                       # number of memory refs
system.cpu15.num_store_insts                      459                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  23      0.56%      0.56% # Class of executed instruction
system.cpu15.op_class::IntAlu                    2695     65.60%     66.16% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.02%     66.19% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.05%     66.24% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.24% # Class of executed instruction
system.cpu15.op_class::MemRead                    931     22.66%     88.90% # Class of executed instruction
system.cpu15.op_class::MemWrite                   444     10.81%     99.71% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.71% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.29%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     4108                       # Class of executed instruction
system.cpu15.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean         654500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value       654500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       654500                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON     479525500                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED       654500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    933358.27                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               47670.28                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    28920.28                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       67.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    67.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.53                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.53                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     67707943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             67707943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     67707943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            67707943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          249                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   130.313253                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   106.152936                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   104.301277                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          128     51.41%     51.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255           87     34.94%     86.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           27     10.84%     97.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            5      2.01%     99.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            1      0.40%     99.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          249                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 32512                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  32512                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        32512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             32512                       # Number of bytes read from this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          508                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     47670.28                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        32512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 67707942.854762807488                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     24216500                       # Per-master read total memory access latency
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               1131                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          508                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                508                       # Number of read requests responded to by this memory
system.mem_ctrls0.pageHitRate                   50.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                8                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               73                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               36                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              13                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              59                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              15                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdQLenPdf::0                    506                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  508                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        508                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                50.79                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     258                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   2540000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    474146000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               24216500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    14691500                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy             9330900                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                  699720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      133739670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           505.372829                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      2520500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     14560000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     35996000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    126442250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT      7355750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    293305500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             1528800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  368115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       48557280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                1520820                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        12504780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             242669925                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           450042750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            10967370                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 1085280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      148581330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           521.186742                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      2015000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     15340000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     11895000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    114724500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     10337250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    325868250                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             1409760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                  576840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       44055360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                2106300                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        36263760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy         5217450                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             250263450                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           452415000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    893035.85                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               43513.23                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    24763.23                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       70.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    70.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                      0.03                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     70506893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             70506893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     70640177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            70640177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1       133283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total              133283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          249                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   135.196787                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   109.423195                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   108.658079                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          125     50.20%     50.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255           88     35.34%     85.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           27     10.84%     96.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            4      1.61%     97.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            4      1.61%     99.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          249                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 33856                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  33856                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        33856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             33856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1           64                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          529                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     43513.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        33856                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 70506893.248365193605                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     23018500                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1            1                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1         0.00                       # Per-master write average memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               1176                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          529                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                529                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1            1                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   52.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               39                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               11                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               23                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               76                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               18                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              53                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              84                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdQLenPdf::0                    527                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      529                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  529                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        529                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                52.55                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     278                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   2645000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    473309000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               23018500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    13099750                       # Total ticks spent queuing
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy             9677460                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                  714000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      138500310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           512.678246                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      2890000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     26458000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    124419500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT      7837000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    303755500                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             1672320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  371910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       47776320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1663620                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        10767420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             246177840                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           448174750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            11069970                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 1078140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      158780910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           523.759434                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      1470000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF      6278000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN     98243000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     10371250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    348217750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             1214400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                  573045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       37731360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                2113440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy         2059140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             251498805                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           446567500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    896883.52                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               44857.69                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    26107.69                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       70.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    70.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                      0.03                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.55                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     70240327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             70240327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     70373610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            70373610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2       133283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total              133283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          253                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   132.806324                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   107.387485                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   108.896549                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          129     50.99%     50.99% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255           91     35.97%     86.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           23      9.09%     96.05% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511            6      2.37%     98.42% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            3      1.19%     99.60% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            1      0.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          253                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 33728                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  33728                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys                  64                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        33728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             33728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2           64                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total             64                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          527                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     44857.69                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        33728                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 70240326.544212594628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     23640000                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2            1                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2         0.00                       # Per-master write average memory access latency
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               1168                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          527                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                527                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2            1                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total                 1                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   51.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               38                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               15                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               26                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5                9                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               40                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               81                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               16                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               34                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              50                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              80                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              17                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              10                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              13                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdQLenPdf::0                    524                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                      3                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  527                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        527                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                51.61                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     272                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   2635000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    473554500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               23640000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    13758750                       # Total ticks spent queuing
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                       1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   1                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                         1                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy             9280740                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                  685440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      127637820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           491.989504                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      1953000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     13780000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     58777500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    117788500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT      7993750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    279887250                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             1225920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  356730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       45233280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1720740                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        17457240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             236243520                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           449881250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            11034060                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 1135260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      159479160                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           525.205767                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      1096000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF      6128750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN     97304750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     10296500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    349754000                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             1081440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                  603405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       37364160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                2042040                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         2575380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             252193305                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           447143000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    872382.14                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               47058.47                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    28308.47                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       72.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    72.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.57                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     72372860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             72372860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     72372860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            72372860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          261                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   133.149425                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   107.296803                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   111.793064                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          133     50.96%     50.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255           95     36.40%     87.36% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           21      8.05%     95.40% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511            9      3.45%     98.85% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            1      0.38%     99.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            1      0.38%     99.62% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            1      0.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          261                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 34752                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  34752                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        34752                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             34752                       # Number of bytes read from this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          543                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     47058.47                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        34752                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 72372860.177433460951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     25552750                       # Per-master read total memory access latency
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               1200                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          543                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                543                       # Number of read requests responded to by this memory
system.mem_ctrls3.pageHitRate                   51.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               44                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1               20                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2                6                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3               16                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5                7                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               39                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               82                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               19                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               38                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10              52                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              83                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              18                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              15                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              66                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              13                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000024750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdQLenPdf::0                    538                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      543                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  543                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        543                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                51.93                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     282                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   2715000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    473703500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               25552750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    15371500                       # Total ticks spent queuing
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy             9414690                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                  714000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      126677370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           496.830564                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      2578500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     14040000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     53596750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    124125250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT      8021750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    277817750                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             1540800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       47664000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                1706460                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        17280720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             238568100                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           451901750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            11612610                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 1149540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      161316270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           528.287548                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      1367500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     15860000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF      3813500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN     94057500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     11313000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    353768500                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             1186080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                  610995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       36114240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                2170560                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy         2019780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             253673115                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           451066000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |           3     17.65%     17.65% |           8     47.06%     64.71% |           3     17.65%     82.35% |           3     17.65%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total           17                      
system.ruby.Directory_Controller.Data    |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Data::total            2                      
system.ruby.Directory_Controller.Fetch   |         508     24.11%     24.11% |         529     25.11%     49.22% |         527     25.01%     74.23% |         543     25.77%    100.00%
system.ruby.Directory_Controller.Fetch::total         2107                      
system.ruby.Directory_Controller.I.Fetch |         508     24.11%     24.11% |         529     25.11%     49.22% |         527     25.01%     74.23% |         543     25.77%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         2107                      
system.ruby.Directory_Controller.IM.Memory_Data |         508     24.11%     24.11% |         529     25.11%     49.22% |         527     25.01%     74.23% |         543     25.77%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         2107                      
system.ruby.Directory_Controller.M.CleanReplacement |           3     17.65%     17.65% |           8     47.06%     64.71% |           3     17.65%     82.35% |           3     17.65%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total           17                      
system.ruby.Directory_Controller.M.Data  |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M.Data::total            2                      
system.ruby.Directory_Controller.MI.Memory_Ack |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total            2                      
system.ruby.Directory_Controller.Memory_Ack |           0      0.00%      0.00% |           1     50.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total            2                      
system.ruby.Directory_Controller.Memory_Data |         508     24.11%     24.11% |         529     25.11%     49.22% |         527     25.01%     74.23% |         543     25.77%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         2107                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       199567                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      199567    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       199567                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples       204666                      
system.ruby.IFETCH.latency_hist_seqr::mean     2.577390                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.099167                      
system.ruby.IFETCH.latency_hist_seqr::stdev    17.747386                      
system.ruby.IFETCH.latency_hist_seqr     |      203649     99.50%     99.50% |         969      0.47%     99.98% |           8      0.00%     99.98% |           7      0.00%     99.98% |          11      0.01%     99.99% |           5      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          17      0.01%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       204666                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5099                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    64.313983                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    44.487363                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    93.462614                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4082     80.05%     80.05% |         969     19.00%     99.06% |           8      0.16%     99.22% |           7      0.14%     99.35% |          11      0.22%     99.57% |           5      0.10%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |           0      0.00%     99.67% |          17      0.33%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5099                      
system.ruby.L1Cache_Controller.Ack       |           3      4.41%      4.41% |           1      1.47%      5.88% |           3      4.41%     10.29% |           3      4.41%     14.71% |           3      4.41%     19.12% |           6      8.82%     27.94% |           3      4.41%     32.35% |           3      4.41%     36.76% |           4      5.88%     42.65% |           3      4.41%     47.06% |           4      5.88%     52.94% |           3      4.41%     57.35% |           7     10.29%     67.65% |           3      4.41%     72.06% |           3      4.41%     76.47% |          16     23.53%    100.00%
system.ruby.L1Cache_Controller.Ack::total           68                      
system.ruby.L1Cache_Controller.Ack_all   |           3      5.56%      5.56% |           1      1.85%      7.41% |           3      5.56%     12.96% |           3      5.56%     18.52% |           3      5.56%     24.07% |           6     11.11%     35.19% |           3      5.56%     40.74% |           3      5.56%     46.30% |           4      7.41%     53.70% |           3      5.56%     59.26% |           4      7.41%     66.67% |           3      5.56%     72.22% |           3      5.56%     77.78% |           3      5.56%     83.33% |           3      5.56%     88.89% |           6     11.11%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           54                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     66.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            3                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      2.99%      2.99% |           2      2.99%      5.97% |           5      7.46%     13.43% |           4      5.97%     19.40% |           3      4.48%     23.88% |           5      7.46%     31.34% |           5      7.46%     38.81% |           7     10.45%     49.25% |           4      5.97%     55.22% |           4      5.97%     61.19% |           3      4.48%     65.67% |           3      4.48%     70.15% |           5      7.46%     77.61% |           4      5.97%     83.58% |           4      5.97%     89.55% |           7     10.45%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           67                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3880     95.66%     95.66% |          14      0.35%     96.01% |           9      0.22%     96.23% |          10      0.25%     96.47% |          13      0.32%     96.79% |          12      0.30%     97.09% |          14      0.35%     97.44% |          11      0.27%     97.71% |          10      0.25%     97.95% |          13      0.32%     98.27% |          13      0.32%     98.59% |          12      0.30%     98.89% |          10      0.25%     99.14% |          11      0.27%     99.41% |          12      0.30%     99.70% |          12      0.30%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4056                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6116     85.36%     85.36% |          70      0.98%     86.34% |          69      0.96%     87.30% |          70      0.98%     88.28% |          72      1.00%     89.28% |          68      0.95%     90.23% |          68      0.95%     91.18% |          69      0.96%     92.14% |          72      1.00%     93.15% |          71      0.99%     94.14% |          70      0.98%     95.12% |          71      0.99%     96.11% |          69      0.96%     97.07% |          69      0.96%     98.03% |          70      0.98%     99.01% |          71      0.99%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7165                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           0      0.00%      0.00% |           2     22.22%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           3     33.33%     66.67% |           0      0.00%     66.67% |           1     11.11%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            9                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3188     96.99%     96.99% |           6      0.18%     97.17% |           6      0.18%     97.35% |           6      0.18%     97.54% |           7      0.21%     97.75% |           7      0.21%     97.96% |           6      0.18%     98.14% |           6      0.18%     98.33% |           6      0.18%     98.51% |           7      0.21%     98.72% |           7      0.21%     98.94% |           7      0.21%     99.15% |           7      0.21%     99.36% |           6      0.18%     99.54% |           7      0.21%     99.76% |           8      0.24%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3287                      
system.ruby.L1Cache_Controller.E.LL      |          90     98.90%     98.90% |           1      1.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total           91                      
system.ruby.L1Cache_Controller.E.Load    |        7354     96.55%     96.55% |          24      0.32%     96.86% |          17      0.22%     97.09% |          14      0.18%     97.27% |          19      0.25%     97.52% |          13      0.17%     97.69% |          18      0.24%     97.93% |          16      0.21%     98.14% |          15      0.20%     98.33% |          18      0.24%     98.57% |          20      0.26%     98.83% |          19      0.25%     99.08% |          13      0.17%     99.25% |          19      0.25%     99.50% |          20      0.26%     99.76% |          18      0.24%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7617                      
system.ruby.L1Cache_Controller.E.Store   |         599     92.72%     92.72% |           4      0.62%     93.34% |           2      0.31%     93.65% |           3      0.46%     94.12% |           4      0.62%     94.74% |           3      0.46%     95.20% |           3      0.46%     95.67% |           3      0.46%     96.13% |           2      0.31%     96.44% |           4      0.62%     97.06% |           4      0.62%     97.68% |           3      0.46%     98.14% |           2      0.31%     98.45% |           3      0.46%     98.92% |           4      0.62%     99.54% |           3      0.46%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          646                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          23     32.86%     32.86% |           6      8.57%     41.43% |           2      2.86%     44.29% |           2      2.86%     47.14% |           3      4.29%     51.43% |           3      4.29%     55.71% |           6      8.57%     64.29% |           5      7.14%     71.43% |           3      4.29%     75.71% |           3      4.29%     80.00% |           2      2.86%     82.86% |           3      4.29%     87.14% |           2      2.86%     90.00% |           3      4.29%     94.29% |           2      2.86%     97.14% |           2      2.86%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           70                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           4      5.06%      5.06% |           6      7.59%     12.66% |           6      7.59%     20.25% |           5      6.33%     26.58% |           5      6.33%     32.91% |           6      7.59%     40.51% |           3      3.80%     44.30% |           6      7.59%     51.90% |           6      7.59%     59.49% |           6      7.59%     67.09% |           5      6.33%     73.42% |           6      7.59%     81.01% |           5      6.33%     87.34% |           6      7.59%     94.94% |           4      5.06%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           79                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          17     38.64%     38.64% |           2      4.55%     43.18% |           1      2.27%     45.45% |           2      4.55%     50.00% |           2      4.55%     54.55% |           1      2.27%     56.82% |           3      6.82%     63.64% |           3      6.82%     70.45% |           2      4.55%     75.00% |           3      6.82%     81.82% |           3      6.82%     88.64% |           1      2.27%     90.91% |           2      4.55%     95.45% |           1      2.27%     97.73% |           1      2.27%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total           44                      
system.ruby.L1Cache_Controller.I.LL      |           1      9.09%      9.09% |           1      9.09%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           1      9.09%     45.45% |           1      9.09%     54.55% |           0      0.00%     54.55% |           0      0.00%     54.55% |           1      9.09%     63.64% |           1      9.09%     72.73% |           1      9.09%     81.82% |           1      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           1      9.09%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total           11                      
system.ruby.L1Cache_Controller.I.Load    |           1      5.26%      5.26% |           1      5.26%     10.53% |           1      5.26%     15.79% |           1      5.26%     21.05% |           1      5.26%     26.32% |           1      5.26%     31.58% |           1      5.26%     36.84% |           1      5.26%     42.11% |           1      5.26%     47.37% |           1      5.26%     52.63% |           1      5.26%     57.89% |           1      5.26%     63.16% |           1      5.26%     68.42% |           1      5.26%     73.68% |           1      5.26%     78.95% |           4     21.05%    100.00%
system.ruby.L1Cache_Controller.I.Load::total           19                      
system.ruby.L1Cache_Controller.I.Store   |           1      6.67%      6.67% |           1      6.67%     13.33% |           1      6.67%     20.00% |           1      6.67%     26.67% |           1      6.67%     33.33% |           1      6.67%     40.00% |           1      6.67%     46.67% |           1      6.67%     53.33% |           1      6.67%     60.00% |           1      6.67%     66.67% |           1      6.67%     73.33% |           1      6.67%     80.00% |           1      6.67%     86.67% |           1      6.67%     93.33% |           1      6.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total           15                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     80.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            5                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            1                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          54     80.60%     80.60% |           1      1.49%     82.09% |           1      1.49%     83.58% |           1      1.49%     85.07% |           1      1.49%     86.57% |           0      0.00%     86.57% |           1      1.49%     88.06% |           1      1.49%     89.55% |           1      1.49%     91.04% |           1      1.49%     92.54% |           1      1.49%     94.03% |           1      1.49%     95.52% |           1      1.49%     97.01% |           1      1.49%     98.51% |           1      1.49%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           67                      
system.ruby.L1Cache_Controller.IM.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total            2                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1619     84.68%     84.68% |          20      1.05%     85.72% |          19      0.99%     86.72% |          19      0.99%     87.71% |          20      1.05%     88.76% |          19      0.99%     89.75% |          20      1.05%     90.79% |          20      1.05%     91.84% |          20      1.05%     92.89% |          20      1.05%     93.93% |          19      0.99%     94.93% |          20      1.05%     95.97% |          19      0.99%     96.97% |          19      0.99%     97.96% |          19      0.99%     98.95% |          20      1.05%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         1912                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      2.99%      2.99% |           2      2.99%      5.97% |           5      7.46%     13.43% |           4      5.97%     19.40% |           3      4.48%     23.88% |           5      7.46%     31.34% |           5      7.46%     38.81% |           7     10.45%     49.25% |           4      5.97%     55.22% |           4      5.97%     61.19% |           3      4.48%     65.67% |           3      4.48%     70.15% |           5      7.46%     77.61% |           4      5.97%     83.58% |           4      5.97%     89.55% |           7     10.45%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           67                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3880     95.66%     95.66% |          14      0.35%     96.01% |           9      0.22%     96.23% |          10      0.25%     96.47% |          13      0.32%     96.79% |          12      0.30%     97.09% |          14      0.35%     97.44% |          11      0.27%     97.71% |          10      0.25%     97.95% |          13      0.32%     98.27% |          13      0.32%     98.59% |          12      0.30%     98.89% |          10      0.25%     99.14% |          11      0.27%     99.41% |          12      0.30%     99.70% |          12      0.30%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4056                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4442     85.79%     85.79% |          48      0.93%     86.71% |          48      0.93%     87.64% |          49      0.95%     88.59% |          50      0.97%     89.55% |          49      0.95%     90.50% |          47      0.91%     91.41% |          48      0.93%     92.33% |          50      0.97%     93.30% |          50      0.97%     94.26% |          49      0.95%     95.21% |          50      0.97%     96.18% |          49      0.95%     97.12% |          49      0.95%     98.07% |          49      0.95%     99.02% |          51      0.98%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5178                      
system.ruby.L1Cache_Controller.IS.Inv    |           1     12.50%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            8                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           1     12.50%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            8                      
system.ruby.L1Cache_Controller.Ifetch    |      124193     60.68%     60.68% |        5275      2.58%     63.26% |        5339      2.61%     65.87% |        5373      2.63%     68.49% |        5490      2.68%     71.17% |        5529      2.70%     73.88% |        5492      2.68%     76.56% |        5539      2.71%     79.27% |        5386      2.63%     81.90% |        5499      2.69%     84.58% |        5488      2.68%     87.27% |        5545      2.71%     89.97% |        5151      2.52%     92.49% |        5098      2.49%     94.98% |        5052      2.47%     97.45% |        5217      2.55%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       204666                      
system.ruby.L1Cache_Controller.Inv       |          32     38.55%     38.55% |           5      6.02%     44.58% |           3      3.61%     48.19% |           3      3.61%     51.81% |           4      4.82%     56.63% |           3      3.61%     60.24% |           4      4.82%     65.06% |           5      6.02%     71.08% |           3      3.61%     74.70% |           4      4.82%     79.52% |           3      3.61%     83.13% |           3      3.61%     86.75% |           3      3.61%     90.36% |           3      3.61%     93.98% |           3      3.61%     97.59% |           2      2.41%    100.00%
system.ruby.L1Cache_Controller.Inv::total           83                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            3                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      7.69%      7.69% |           1      7.69%     15.38% |           1      7.69%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           0      0.00%     38.46% |           1      7.69%     46.15% |           1      7.69%     53.85% |           1      7.69%     61.54% |           1      7.69%     69.23% |           1      7.69%     76.92% |           1      7.69%     84.62% |           1      7.69%     92.31% |           1      7.69%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total           13                      
system.ruby.L1Cache_Controller.L.LL      |           1      4.55%      4.55% |           1      4.55%      9.09% |           1      4.55%     13.64% |           1      4.55%     18.18% |           1      4.55%     22.73% |           1      4.55%     27.27% |           1      4.55%     31.82% |           1      4.55%     36.36% |           1      4.55%     40.91% |           1      4.55%     45.45% |           1      4.55%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           7     31.82%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           22                      
system.ruby.L1Cache_Controller.L.Load    |         325     88.08%     88.08% |           2      0.54%     88.62% |           2      0.54%     89.16% |           2      0.54%     89.70% |           2      0.54%     90.24% |           2      0.54%     90.79% |           2      0.54%     91.33% |           2      0.54%     91.87% |           2      0.54%     92.41% |           2      0.54%     92.95% |           2      0.54%     93.50% |           2      0.54%     94.04% |           2      0.54%     94.58% |           2      0.54%     95.12% |           2      0.54%     95.66% |          16      4.34%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          369                      
system.ruby.L1Cache_Controller.L.Store   |         622     86.51%     86.51% |           5      0.70%     87.20% |           5      0.70%     87.90% |           5      0.70%     88.60% |           5      0.70%     89.29% |           5      0.70%     89.99% |           5      0.70%     90.68% |           5      0.70%     91.38% |           5      0.70%     92.07% |           6      0.83%     92.91% |           6      0.83%     93.74% |           6      0.83%     94.58% |           6      0.83%     95.41% |           6      0.83%     96.24% |           6      0.83%     97.08% |          21      2.92%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          719                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |        9963     92.86%     92.86% |          51      0.48%     93.34% |          48      0.45%     93.78% |          49      0.46%     94.24% |          53      0.49%     94.73% |          52      0.48%     95.22% |          52      0.48%     95.70% |          52      0.48%     96.19% |          51      0.48%     96.66% |          53      0.49%     97.16% |          52      0.48%     97.64% |          51      0.48%     98.12% |          49      0.46%     98.57% |          49      0.46%     99.03% |          51      0.48%     99.51% |          53      0.49%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10729                      
system.ruby.L1Cache_Controller.LL        |         256     74.20%     74.20% |           5      1.45%     75.65% |           5      1.45%     77.10% |           5      1.45%     78.55% |           5      1.45%     80.00% |           5      1.45%     81.45% |           5      1.45%     82.90% |           5      1.45%     84.35% |           5      1.45%     85.80% |           5      1.45%     87.25% |           5      1.45%     88.70% |           5      1.45%     90.14% |           5      1.45%     91.59% |           5      1.45%     93.04% |           5      1.45%     94.49% |          19      5.51%    100.00%
system.ruby.L1Cache_Controller.LL::total          345                      
system.ruby.L1Cache_Controller.Load      |       20051     57.09%     57.09% |         993      2.83%     59.92% |        1006      2.86%     62.78% |        1012      2.88%     65.67% |        1033      2.94%     68.61% |        1042      2.97%     71.57% |        1033      2.94%     74.52% |        1042      2.97%     77.48% |        1014      2.89%     80.37% |        1033      2.94%     83.31% |        1032      2.94%     86.25% |        1043      2.97%     89.22% |         968      2.76%     91.98% |         958      2.73%     94.70% |         950      2.71%     97.41% |         910      2.59%    100.00%
system.ruby.L1Cache_Controller.Load::total        35120                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          23     39.66%     39.66% |           3      5.17%     44.83% |           2      3.45%     48.28% |           2      3.45%     51.72% |           3      5.17%     56.90% |           2      3.45%     60.34% |           3      5.17%     65.52% |           4      6.90%     72.41% |           2      3.45%     75.86% |           3      5.17%     81.03% |           2      3.45%     84.48% |           2      3.45%     87.93% |           2      3.45%     91.38% |           2      3.45%     94.83% |           2      3.45%     98.28% |           1      1.72%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           58                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           0      0.00%      0.00% |           3      5.77%      5.77% |           4      7.69%     13.46% |           4      7.69%     21.15% |           3      5.77%     26.92% |           3      5.77%     32.69% |           4      7.69%     40.38% |           2      3.85%     44.23% |           4      7.69%     51.92% |           4      7.69%     59.62% |           4      7.69%     67.31% |           3      5.77%     73.08% |           4      7.69%     80.77% |           3      5.77%     86.54% |           4      7.69%     94.23% |           3      5.77%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           52                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2333     92.10%     92.10% |          13      0.51%     92.62% |          12      0.47%     93.09% |          11      0.43%     93.53% |          15      0.59%     94.12% |          14      0.55%     94.67% |          14      0.55%     95.22% |          13      0.51%     95.74% |          14      0.55%     96.29% |          14      0.55%     96.84% |          13      0.51%     97.35% |          14      0.55%     97.91% |          11      0.43%     98.34% |          13      0.51%     98.86% |          14      0.55%     99.41% |          15      0.59%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2533                      
system.ruby.L1Cache_Controller.M.LL      |         110     74.83%     74.83% |           2      1.36%     76.19% |           2      1.36%     77.55% |           2      1.36%     78.91% |           2      1.36%     80.27% |           2      1.36%     81.63% |           2      1.36%     82.99% |           2      1.36%     84.35% |           2      1.36%     85.71% |           2      1.36%     87.07% |           2      1.36%     88.44% |           2      1.36%     89.80% |           2      1.36%     91.16% |           2      1.36%     92.52% |           2      1.36%     93.88% |           9      6.12%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          147                      
system.ruby.L1Cache_Controller.M.Load    |        8431     37.88%     37.88% |         915      4.11%     42.00% |         932      4.19%     46.18% |         932      4.19%     50.37% |         946      4.25%     54.62% |         956      4.30%     58.92% |         950      4.27%     63.19% |         957      4.30%     67.49% |         929      4.17%     71.66% |         946      4.25%     75.91% |         946      4.25%     80.16% |         959      4.31%     84.47% |         893      4.01%     88.48% |         878      3.95%     92.43% |         869      3.90%     96.33% |         816      3.67%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        22255                      
system.ruby.L1Cache_Controller.M.Store   |       13424     65.77%     65.77% |         464      2.27%     68.05% |         472      2.31%     70.36% |         470      2.30%     72.66% |         478      2.34%     75.00% |         481      2.36%     77.36% |         479      2.35%     79.71% |         483      2.37%     82.07% |         470      2.30%     84.38% |         476      2.33%     86.71% |         476      2.33%     89.04% |         482      2.36%     91.40% |         453      2.22%     93.62% |         447      2.19%     95.81% |         443      2.17%     97.98% |         412      2.02%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        20410                      
system.ruby.L1Cache_Controller.M_I.Load  |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total           18                      
system.ruby.L1Cache_Controller.M_I.Store |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Store::total            9                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5521     94.86%     94.86% |          19      0.33%     95.19% |          18      0.31%     95.50% |          17      0.29%     95.79% |          22      0.38%     96.17% |          21      0.36%     96.53% |          20      0.34%     96.87% |          19      0.33%     97.20% |          20      0.34%     97.54% |          21      0.36%     97.90% |          20      0.34%     98.25% |          21      0.36%     98.61% |          18      0.31%     98.92% |          19      0.33%     99.24% |          21      0.36%     99.60% |          23      0.40%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5820                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4437     87.02%     87.02% |          44      0.86%     87.88% |          44      0.86%     88.74% |          44      0.86%     89.61% |          44      0.86%     90.47% |          44      0.86%     91.33% |          44      0.86%     92.19% |          44      0.86%     93.06% |          44      0.86%     93.92% |          44      0.86%     94.78% |          44      0.86%     95.65% |          44      0.86%     96.51% |          44      0.86%     97.37% |          44      0.86%     98.23% |          44      0.86%     99.10% |          46      0.90%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5099                      
system.ruby.L1Cache_Controller.NP.Inv    |          12     92.31%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total           13                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3887     92.75%     92.75% |          20      0.48%     93.22% |          18      0.43%     93.65% |          19      0.45%     94.11% |          22      0.52%     94.63% |          21      0.50%     95.13% |          21      0.50%     95.63% |          21      0.50%     96.13% |          20      0.48%     96.61% |          22      0.52%     97.14% |          21      0.50%     97.64% |          20      0.48%     98.12% |          19      0.45%     98.57% |          19      0.45%     99.02% |          21      0.50%     99.52% |          20      0.48%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4191                      
system.ruby.L1Cache_Controller.NP.Store  |        1618     85.25%     85.25% |          19      1.00%     86.25% |          18      0.95%     87.20% |          18      0.95%     88.15% |          19      1.00%     89.15% |          19      1.00%     90.15% |          19      1.00%     91.15% |          19      1.00%     92.15% |          19      1.00%     93.15% |          19      1.00%     94.15% |          19      1.00%     95.15% |          19      1.00%     96.15% |          18      0.95%     97.10% |          18      0.95%     98.05% |          18      0.95%     99.00% |          19      1.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1898                      
system.ruby.L1Cache_Controller.S.Ifetch  |      119756     60.01%     60.01% |        5231      2.62%     62.63% |        5295      2.65%     65.28% |        5329      2.67%     67.95% |        5446      2.73%     70.68% |        5485      2.75%     73.43% |        5448      2.73%     76.16% |        5495      2.75%     78.91% |        5342      2.68%     81.59% |        5455      2.73%     84.32% |        5444      2.73%     87.05% |        5501      2.76%     89.81% |        5107      2.56%     92.37% |        5054      2.53%     94.90% |        5008      2.51%     97.41% |        5171      2.59%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       199567                      
system.ruby.L1Cache_Controller.S.Inv     |          19     33.33%     33.33% |           3      5.26%     38.60% |           2      3.51%     42.11% |           2      3.51%     45.61% |           3      5.26%     50.88% |           3      5.26%     56.14% |           3      5.26%     61.40% |           4      7.02%     68.42% |           2      3.51%     71.93% |           4      7.02%     78.95% |           2      3.51%     82.46% |           3      5.26%     87.72% |           2      3.51%     91.23% |           2      3.51%     94.74% |           2      3.51%     98.25% |           1      1.75%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total           57                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4425     90.96%     90.96% |          30      0.62%     91.57% |          29      0.60%     92.17% |          30      0.62%     92.79% |          29      0.60%     93.38% |          30      0.62%     94.00% |          29      0.60%     94.59% |          30      0.62%     95.21% |          29      0.60%     95.81% |          29      0.60%     96.40% |          29      0.60%     97.00% |          29      0.60%     97.60% |          29      0.60%     98.19% |          29      0.60%     98.79% |          29      0.60%     99.38% |          30      0.62%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4865                      
system.ruby.L1Cache_Controller.S.LL      |           1      4.76%      4.76% |           0      0.00%      4.76% |           1      4.76%      9.52% |           1      4.76%     14.29% |           1      4.76%     19.05% |           1      4.76%     23.81% |           2      9.52%     33.33% |           2      9.52%     42.86% |           1      4.76%     47.62% |           1      4.76%     52.38% |           1      4.76%     57.14% |           1      4.76%     61.90% |           2      9.52%     71.43% |           2      9.52%     80.95% |           1      4.76%     85.71% |           3     14.29%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           21                      
system.ruby.L1Cache_Controller.S.Load    |          35      5.38%      5.38% |          31      4.76%     10.14% |          36      5.53%     15.67% |          44      6.76%     22.43% |          43      6.61%     29.03% |          49      7.53%     36.56% |          41      6.30%     42.86% |          45      6.91%     49.77% |          47      7.22%     56.99% |          44      6.76%     63.75% |          42      6.45%     70.20% |          42      6.45%     76.65% |          40      6.14%     82.80% |          39      5.99%     88.79% |          37      5.68%     94.47% |          36      5.53%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          651                      
system.ruby.L1Cache_Controller.S.Store   |           2      5.71%      5.71% |           1      2.86%      8.57% |           2      5.71%     14.29% |           2      5.71%     20.00% |           2      5.71%     25.71% |           3      8.57%     34.29% |           2      5.71%     40.00% |           2      5.71%     45.71% |           3      8.57%     54.29% |           2      5.71%     60.00% |           2      5.71%     65.71% |           2      5.71%     71.43% |           2      5.71%     77.14% |           2      5.71%     82.86% |           2      5.71%     88.57% |           4     11.43%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           35                      
system.ruby.L1Cache_Controller.SL.Ack    |           1      3.70%      3.70% |           0      0.00%      3.70% |           1      3.70%      7.41% |           1      3.70%     11.11% |           1      3.70%     14.81% |           1      3.70%     18.52% |           1      3.70%     22.22% |           1      3.70%     25.93% |           1      3.70%     29.63% |           1      3.70%     33.33% |           1      3.70%     37.04% |           1      3.70%     40.74% |           1      3.70%     44.44% |           1      3.70%     48.15% |           1      3.70%     51.85% |          13     48.15%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           27                      
system.ruby.L1Cache_Controller.SL.Ack_all |           1      5.56%      5.56% |           0      0.00%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           2     11.11%     33.33% |           1      5.56%     38.89% |           1      5.56%     44.44% |           1      5.56%     50.00% |           1      5.56%     55.56% |           1      5.56%     61.11% |           1      5.56%     66.67% |           1      5.56%     72.22% |           1      5.56%     77.78% |           1      5.56%     83.33% |           3     16.67%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           18                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            4                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      5.56%      5.56% |           1      2.78%      8.33% |           2      5.56%     13.89% |           2      5.56%     19.44% |           2      5.56%     25.00% |           4     11.11%     36.11% |           2      5.56%     41.67% |           2      5.56%     47.22% |           3      8.33%     55.56% |           2      5.56%     61.11% |           3      8.33%     69.44% |           2      5.56%     75.00% |           2      5.56%     80.56% |           2      5.56%     86.11% |           2      5.56%     91.67% |           3      8.33%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           36                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      5.56%      5.56% |           1      2.78%      8.33% |           2      5.56%     13.89% |           2      5.56%     19.44% |           2      5.56%     25.00% |           4     11.11%     36.11% |           2      5.56%     41.67% |           2      5.56%     47.22% |           3      8.33%     55.56% |           2      5.56%     61.11% |           3      8.33%     69.44% |           2      5.56%     75.00% |           2      5.56%     80.56% |           2      5.56%     86.11% |           2      5.56%     91.67% |           3      8.33%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           36                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            1                      
system.ruby.L1Cache_Controller.Store     |       16275     68.58%     68.58% |         494      2.08%     70.66% |         500      2.11%     72.77% |         499      2.10%     74.87% |         509      2.14%     77.01% |         512      2.16%     79.17% |         509      2.14%     81.32% |         513      2.16%     83.48% |         500      2.11%     85.58% |         508      2.14%     87.73% |         508      2.14%     89.87% |         513      2.16%     92.03% |         482      2.03%     94.06% |         477      2.01%     96.07% |         474      2.00%     98.07% |         459      1.93%    100.00%
system.ruby.L1Cache_Controller.Store::total        23732                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5521     94.86%     94.86% |          19      0.33%     95.19% |          18      0.31%     95.50% |          17      0.29%     95.79% |          22      0.38%     96.17% |          21      0.36%     96.53% |          20      0.34%     96.87% |          19      0.33%     97.20% |          20      0.34%     97.54% |          21      0.36%     97.90% |          20      0.34%     98.25% |          21      0.36%     98.61% |          18      0.31%     98.92% |          19      0.33%     99.24% |          21      0.36%     99.60% |          23      0.40%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5820                      
system.ruby.L2Cache_Controller.Ack_all   |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total           12                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         368      6.04%      6.04% |         570      9.36%     15.40% |         323      5.30%     20.71% |         409      6.72%     27.43% |         584      9.59%     37.02% |         486      7.98%     45.00% |         243      3.99%     48.99% |         294      4.83%     53.82% |         221      3.63%     57.45% |         206      3.38%     60.83% |         304      4.99%     65.82% |         308      5.06%     70.88% |         600      9.85%     80.74% |         556      9.13%     89.87% |         358      5.88%     95.75% |         259      4.25%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6089                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total          814                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           0      0.00%      0.00% |           1      5.00%      5.00% |           3     15.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |          13     65.00%     85.00% |           0      0.00%     85.00% |           1      5.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           2     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           20                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          60      5.99%      5.99% |          60      5.99%     11.99% |          62      6.19%     18.18% |          56      5.59%     23.78% |          56      5.59%     29.37% |          62      6.19%     35.56% |          56      5.59%     41.16% |          71      7.09%     48.25% |          64      6.39%     54.65% |          66      6.59%     61.24% |          68      6.79%     68.03% |          81      8.09%     76.12% |          61      6.09%     82.22% |          58      5.79%     88.01% |          61      6.09%     94.11% |          59      5.89%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1001                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          21      7.19%      7.19% |          24      8.22%     15.41% |          16      5.48%     20.89% |          19      6.51%     27.40% |          20      6.85%     34.25% |          17      5.82%     40.07% |          12      4.11%     44.18% |          14      4.79%     48.97% |          19      6.51%     55.48% |          17      5.82%     61.30% |          19      6.51%     67.81% |          22      7.53%     75.34% |          21      7.19%     82.53% |          19      6.51%     89.04% |          17      5.82%     94.86% |          15      5.14%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total          292                      
system.ruby.L2Cache_Controller.I_I.Ack_all |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total           12                      
system.ruby.L2Cache_Controller.L1_GETS   |         236      5.53%      5.53% |         425      9.96%     15.49% |         211      4.94%     20.44% |         321      7.52%     27.96% |         505     11.84%     39.79% |         359      8.41%     48.21% |         151      3.54%     51.75% |         197      4.62%     56.36% |         126      2.95%     59.32% |         145      3.40%     62.71% |         221      5.18%     67.89% |         228      5.34%     73.24% |         390      9.14%     82.38% |         415      9.73%     92.10% |         154      3.61%     95.71% |         183      4.29%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4267                      
system.ruby.L2Cache_Controller.L1_GETX   |         138      6.70%      6.70% |         164      7.96%     14.65% |         112      5.43%     20.09% |          90      4.37%     24.45% |          79      3.83%     28.29% |         128      6.21%     34.50% |          92      4.46%     38.96% |         115      5.58%     44.54% |          96      4.66%     49.20% |          61      2.96%     52.16% |         100      4.85%     57.01% |          97      4.71%     61.72% |         210     10.19%     71.91% |         143      6.94%     78.85% |         218     10.58%     89.42% |         218     10.58%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2061                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         286      5.61%      5.61% |         270      5.30%     10.90% |         486      9.53%     20.44% |         209      4.10%     24.53% |         159      3.12%     27.65% |         448      8.79%     36.44% |         269      5.28%     41.71% |         315      6.18%     47.89% |         276      5.41%     53.30% |         317      6.22%     59.52% |         284      5.57%     65.09% |         271      5.31%     70.41% |         191      3.75%     74.15% |         469      9.20%     83.35% |         559     10.96%     94.31% |         290      5.69%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5099                      
system.ruby.L2Cache_Controller.L1_PUTX   |         324      5.57%      5.57% |         551      9.47%     15.03% |         295      5.07%     20.10% |         402      6.91%     27.01% |         572      9.83%     36.84% |         476      8.18%     45.02% |         234      4.02%     49.04% |         283      4.86%     53.90% |         215      3.69%     57.59% |         203      3.49%     61.08% |         300      5.15%     66.24% |         288      4.95%     71.19% |         573      9.85%     81.03% |         533      9.16%     90.19% |         347      5.96%     96.15% |         224      3.85%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5820                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          17     30.36%     30.36% |           0      0.00%     30.36% |          15     26.79%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           1      1.79%     58.93% |           0      0.00%     58.93% |           0      0.00%     58.93% |           0      0.00%     58.93% |           0      0.00%     58.93% |           1      1.79%     60.71% |           0      0.00%     60.71% |           0      0.00%     60.71% |           1      1.79%     62.50% |          21     37.50%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           56                      
system.ruby.L2Cache_Controller.L2_Replacement |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total            2                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |           1      5.88%      5.88% |           6     35.29%     41.18% |           1      5.88%     47.06% |           0      0.00%     47.06% |           0      0.00%     47.06% |           0      0.00%     47.06% |           0      0.00%     47.06% |           0      0.00%     47.06% |           0      0.00%     47.06% |           0      0.00%     47.06% |           1      5.88%     52.94% |           2     11.76%     64.71% |           0      0.00%     64.71% |           4     23.53%     88.24% |           2     11.76%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total           17                      
system.ruby.L2Cache_Controller.M.L1_GETS |         193      5.13%      5.13% |         382     10.15%     15.28% |         180      4.78%     20.06% |         300      7.97%     28.03% |         485     12.89%     40.91% |         341      9.06%     49.97% |         138      3.67%     53.64% |         165      4.38%     58.02% |         106      2.82%     60.84% |         128      3.40%     64.24% |         185      4.91%     69.16% |         188      4.99%     74.15% |         369      9.80%     83.95% |         394     10.47%     94.42% |         122      3.24%     97.66% |          88      2.34%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3764                      
system.ruby.L2Cache_Controller.M.L1_GETX |          65      5.92%      5.92% |          78      7.10%     13.02% |          51      4.64%     17.67% |          58      5.28%     22.95% |          43      3.92%     26.87% |          98      8.93%     35.79% |          60      5.46%     41.26% |          77      7.01%     48.27% |          67      6.10%     54.37% |          32      2.91%     57.29% |          24      2.19%     59.47% |          38      3.46%     62.93% |         147     13.39%     76.32% |          81      7.38%     83.70% |         128     11.66%     95.36% |          51      4.64%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1098                      
system.ruby.L2Cache_Controller.M.L2_Replacement |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total            2                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |           0      0.00%      0.00% |           3     60.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total            5                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          20     29.85%     29.85% |           1      1.49%     31.34% |          15     22.39%     53.73% |           1      1.49%     55.22% |           0      0.00%     55.22% |           1      1.49%     56.72% |           1      1.49%     58.21% |           1      1.49%     59.70% |           1      1.49%     61.19% |           0      0.00%     61.19% |           1      1.49%     62.69% |           2      2.99%     65.67% |           0      0.00%     65.67% |           2      2.99%     68.66% |           2      2.99%     71.64% |          19     28.36%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           67                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          14     21.21%     21.21% |          14     21.21%     42.42% |           0      0.00%     42.42% |           3      4.55%     46.97% |           7     10.61%     57.58% |           3      4.55%     62.12% |           4      6.06%     68.18% |           7     10.61%     78.79% |           1      1.52%     80.30% |           0      0.00%     80.30% |           0      0.00%     80.30% |           0      0.00%     80.30% |           0      0.00%     80.30% |           0      0.00%     80.30% |           0      0.00%     80.30% |          13     19.70%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           66                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         324      5.57%      5.57% |         551      9.47%     15.03% |         295      5.07%     20.10% |         402      6.91%     27.01% |         572      9.83%     36.84% |         476      8.18%     45.02% |         234      4.02%     49.04% |         283      4.86%     53.90% |         215      3.69%     57.59% |         203      3.49%     61.08% |         300      5.15%     66.24% |         288      4.95%     71.19% |         573      9.85%     81.03% |         533      9.16%     90.19% |         347      5.96%     96.15% |         224      3.85%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5820                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           2     11.76%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |           0      0.00%     11.76% |          15     88.24%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           17                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          10    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           10                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total            1                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          19     32.76%     32.76% |           0      0.00%     32.76% |          15     25.86%     58.62% |           1      1.72%     60.34% |           0      0.00%     60.34% |           0      0.00%     60.34% |           1      1.72%     62.07% |           1      1.72%     63.79% |           0      0.00%     63.79% |           0      0.00%     63.79% |           0      0.00%     63.79% |           1      1.72%     65.52% |           0      0.00%     65.52% |           0      0.00%     65.52% |           1      1.72%     67.24% |          19     32.76%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           58                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           0      0.00%     62.50% |           0      0.00%     62.50% |           2     25.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            8                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         350      5.80%      5.80% |         570      9.45%     15.25% |         308      5.10%     20.35% |         409      6.78%     27.13% |         584      9.68%     36.81% |         486      8.05%     44.86% |         242      4.01%     48.87% |         294      4.87%     53.75% |         221      3.66%     57.41% |         206      3.41%     60.82% |         304      5.04%     65.86% |         307      5.09%     70.95% |         600      9.94%     80.89% |         556      9.21%     90.11% |         357      5.92%     96.02% |         240      3.98%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6034                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1      2.86%      2.86% |           2      5.71%      8.57% |           0      0.00%      8.57% |           0      0.00%      8.57% |           0      0.00%      8.57% |           0      0.00%      8.57% |           0      0.00%      8.57% |           0      0.00%      8.57% |           0      0.00%      8.57% |           0      0.00%      8.57% |           1      2.86%     11.43% |           1      2.86%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |          30     85.71%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total           35                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          58    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           58                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          20     30.30%     30.30% |           1      1.52%     31.82% |          15     22.73%     54.55% |           1      1.52%     56.06% |           0      0.00%     56.06% |           1      1.52%     57.58% |           1      1.52%     59.09% |           1      1.52%     60.61% |           1      1.52%     62.12% |           0      0.00%     62.12% |           1      1.52%     63.64% |           1      1.52%     65.15% |           0      0.00%     65.15% |           2      3.03%     68.18% |           2      3.03%     71.21% |          19     28.79%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           66                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |           2     10.53%     10.53% |           6     31.58%     42.11% |           1      5.26%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           1      5.26%     52.63% |           2     10.53%     63.16% |           0      0.00%     63.16% |           4     21.05%     84.21% |           3     15.79%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total           19                      
system.ruby.L2Cache_Controller.Mem_Ack   |           2     10.53%     10.53% |           6     31.58%     42.11% |           1      5.26%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           0      0.00%     47.37% |           1      5.26%     52.63% |           2     10.53%     63.16% |           0      0.00%     63.16% |           4     21.05%     84.21% |           3     15.79%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total           19                      
system.ruby.L2Cache_Controller.Mem_Data  |         138      6.55%      6.55% |         156      7.40%     13.95% |         139      6.60%     20.55% |         104      4.94%     25.49% |         105      4.98%     30.47% |         106      5.03%     35.50% |          96      4.56%     40.06% |         116      5.51%     45.56% |         111      5.27%     50.83% |         112      5.32%     56.15% |         163      7.74%     63.88% |         162      7.69%     71.57% |         145      6.88%     78.45% |         139      6.60%     85.05% |         168      7.97%     93.02% |         147      6.98%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         2107                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          21      7.17%      7.17% |          24      8.19%     15.36% |          16      5.46%     20.82% |          19      6.48%     27.30% |          20      6.83%     34.13% |          17      5.80%     39.93% |          12      4.10%     44.03% |          15      5.12%     49.15% |          19      6.48%     55.63% |          17      5.80%     61.43% |          19      6.48%     67.92% |          22      7.51%     75.43% |          21      7.17%     82.59% |          19      6.48%     89.08% |          17      5.80%     94.88% |          15      5.12%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total          293                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          57      7.00%      7.00% |          72      8.85%     15.85% |          61      7.49%     23.34% |          29      3.56%     26.90% |          29      3.56%     30.47% |          27      3.32%     33.78% |          28      3.44%     37.22% |          31      3.81%     41.03% |          28      3.44%     44.47% |          29      3.56%     48.03% |          76      9.34%     57.37% |          59      7.25%     64.62% |          63      7.74%     72.36% |          62      7.62%     79.98% |          90     11.06%     91.03% |          73      8.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total          814                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          60      6.00%      6.00% |          60      6.00%     12.00% |          62      6.20%     18.20% |          56      5.60%     23.80% |          56      5.60%     29.40% |          62      6.20%     35.60% |          56      5.60%     41.20% |          70      7.00%     48.20% |          64      6.40%     54.60% |          66      6.60%     61.20% |          68      6.80%     68.00% |          81      8.10%     76.10% |          61      6.10%     82.20% |          58      5.80%     88.00% |          61      6.10%     94.10% |          59      5.90%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1000                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           1      1.20%      1.20% |          14     16.87%     18.07% |           0      0.00%     18.07% |           1      1.20%     19.28% |           0      0.00%     19.28% |           0      0.00%     19.28% |           0      0.00%     19.28% |          13     15.66%     34.94% |           0      0.00%     34.94% |           0      0.00%     34.94% |          14     16.87%     51.81% |          15     18.07%     69.88% |           0      0.00%     69.88% |           0      0.00%     69.88% |          13     15.66%     85.54% |          12     14.46%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           83                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           2     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     50.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            4                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         226      5.54%      5.54% |         209      5.12%     10.66% |         421     10.32%     20.99% |         153      3.75%     24.74% |         103      2.53%     27.26% |         373      9.14%     36.41% |         213      5.22%     41.63% |         244      5.98%     47.61% |         212      5.20%     52.81% |         251      6.15%     58.96% |         216      5.30%     64.26% |         188      4.61%     68.86% |         130      3.19%     72.05% |         411     10.08%     82.13% |         498     12.21%     94.34% |         231      5.66%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         4079                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          16     31.37%     31.37% |           0      0.00%     31.37% |          15     29.41%     60.78% |           0      0.00%     60.78% |           0      0.00%     60.78% |           0      0.00%     60.78% |           1      1.96%     62.75% |           0      0.00%     62.75% |           0      0.00%     62.75% |           0      0.00%     62.75% |           0      0.00%     62.75% |           1      1.96%     64.71% |           0      0.00%     64.71% |           0      0.00%     64.71% |           1      1.96%     66.67% |          17     33.33%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           51                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |           1      8.33%      8.33% |           3     25.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1      8.33%     41.67% |           2     16.67%     58.33% |           0      0.00%     58.33% |           4     33.33%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total           12                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          18     32.73%     32.73% |           0      0.00%     32.73% |          15     27.27%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1      1.82%     61.82% |           0      0.00%     61.82% |           0      0.00%     61.82% |           0      0.00%     61.82% |           0      0.00%     61.82% |           1      1.82%     63.64% |           0      0.00%     63.64% |           0      0.00%     63.64% |           1      1.82%     65.45% |          19     34.55%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           55                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total            4                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          11    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           11                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           4     80.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            5                      
system.ruby.L2Cache_Controller.Unblock   |          20     29.85%     29.85% |           1      1.49%     31.34% |          15     22.39%     53.73% |           1      1.49%     55.22% |           0      0.00%     55.22% |           1      1.49%     56.72% |           1      1.49%     58.21% |           1      1.49%     59.70% |           1      1.49%     61.19% |           0      0.00%     61.19% |           1      1.49%     62.69% |           2      2.99%     65.67% |           0      0.00%     65.67% |           2      2.99%     68.66% |           2      2.99%     71.64% |          19     28.36%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           67                      
system.ruby.L2Cache_Controller.WB_Data   |          19     32.76%     32.76% |           0      0.00%     32.76% |          15     25.86%     58.62% |           1      1.72%     60.34% |           0      0.00%     60.34% |           0      0.00%     60.34% |           1      1.72%     62.07% |           1      1.72%     63.79% |           0      0.00%     63.79% |           0      0.00%     63.79% |           0      0.00%     63.79% |           1      1.72%     65.52% |           0      0.00%     65.52% |           0      0.00%     65.52% |           1      1.72%     67.24% |          19     32.76%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total           58                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     11.11%     11.11% |           1     11.11%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           0      0.00%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           1     11.11%     55.56% |           1     11.11%     66.67% |           0      0.00%     66.67% |           2     22.22%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            9                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        30892                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       30892    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        30892                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        35102                      
system.ruby.LD.latency_hist_seqr::mean       6.255057                      
system.ruby.LD.latency_hist_seqr::gmean      1.534285                      
system.ruby.LD.latency_hist_seqr::stdev     28.569064                      
system.ruby.LD.latency_hist_seqr         |       35088     99.96%     99.96% |           2      0.01%     99.97% |           5      0.01%     99.98% |           0      0.00%     99.98% |           4      0.01%     99.99% |           0      0.00%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         35102                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4210                      
system.ruby.LD.miss_latency_hist_seqr::mean    44.815439                      
system.ruby.LD.miss_latency_hist_seqr::gmean    35.484772                      
system.ruby.LD.miss_latency_hist_seqr::stdev    71.531081                      
system.ruby.LD.miss_latency_hist_seqr    |        4196     99.67%     99.67% |           2      0.05%     99.71% |           5      0.12%     99.83% |           0      0.00%     99.83% |           4      0.10%     99.93% |           0      0.00%     99.93% |           3      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4210                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          260                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         260    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          260                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.latency_hist_seqr::samples          345                      
system.ruby.Load_Linked.latency_hist_seqr::mean    44.547826                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     2.765489                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   194.496125                      
system.ruby.Load_Linked.latency_hist_seqr |         332     96.23%     96.23% |           4      1.16%     97.39% |           1      0.29%     97.68% |           2      0.58%     98.26% |           2      0.58%     98.84% |           3      0.87%     99.71% |           1      0.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          345                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           85                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   177.752941                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean    62.097554                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   362.067703                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          72     84.71%     84.71% |           4      4.71%     89.41% |           1      1.18%     90.59% |           2      2.35%     92.94% |           2      2.35%     95.29% |           3      3.53%     98.82% |           1      1.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           85                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        21445                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       21445    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        21445                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples        23393                      
system.ruby.ST.latency_hist_seqr::mean       9.424571                      
system.ruby.ST.latency_hist_seqr::gmean      1.417122                      
system.ruby.ST.latency_hist_seqr::stdev     47.743352                      
system.ruby.ST.latency_hist_seqr         |       22581     96.53%     96.53% |         771      3.30%     99.82% |           8      0.03%     99.86% |           6      0.03%     99.88% |           6      0.03%     99.91% |           4      0.02%     99.93% |           0      0.00%     99.93% |           0      0.00%     99.93% |           0      0.00%     99.93% |          17      0.07%    100.00%
system.ruby.ST.latency_hist_seqr::total         23393                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples         1948                      
system.ruby.ST.miss_latency_hist_seqr::mean   102.168378                      
system.ruby.ST.miss_latency_hist_seqr::gmean    65.797456                      
system.ruby.ST.miss_latency_hist_seqr::stdev   134.157940                      
system.ruby.ST.miss_latency_hist_seqr    |        1136     58.32%     58.32% |         771     39.58%     97.90% |           8      0.41%     98.31% |           6      0.31%     98.61% |           6      0.31%     98.92% |           4      0.21%     99.13% |           0      0.00%     99.13% |           0      0.00%     99.13% |           0      0.00%     99.13% |          17      0.87%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         1948                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          330                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          330                      
system.ruby.Store_Conditional.latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.latency_hist_seqr |           0      0.00%      0.00% |         330    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          330                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                  42972                       # delay histogram for all message
system.ruby.delayHist::mean                 12.564973                       # delay histogram for all message
system.ruby.delayHist::gmean                11.422307                       # delay histogram for all message
system.ruby.delayHist::stdev                 5.858992                       # delay histogram for all message
system.ruby.delayHist                    |        6439     14.98%     14.98% |       28121     65.44%     80.42% |        5835     13.58%     94.00% |        1624      3.78%     97.78% |         939      2.19%     99.97% |           5      0.01%     99.98% |           4      0.01%     99.99% |           2      0.00%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    42972                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            4                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           39                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         23318                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        12.047345                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       10.608577                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        6.939385                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |           0      0.00%      0.00% |        4870     20.89%     20.89% |        8891     38.13%     59.01% |        6274     26.91%     85.92% |         744      3.19%     89.11% |           3      0.01%     89.12% |         579      2.48%     91.61% |        1026      4.40%     96.01% |         825      3.54%     99.55% |         106      0.45%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           23318                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            8                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           79                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         19438                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        13.204856                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       12.503397                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        4.111480                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |        1530      7.87%      7.87% |       12799     65.85%     73.72% |        5079     26.13%     99.85% |          13      0.07%     99.91% |           6      0.03%     99.94% |           3      0.02%     99.96% |           3      0.02%     99.97% |           2      0.01%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           19438                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            8                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           79                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples           216                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        10.861111                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        9.736316                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        6.421560                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |          39     18.06%     18.06% |         157     72.69%     90.74% |           9      4.17%     94.91% |           6      2.78%     97.69% |           2      0.93%     98.61% |           2      0.93%     99.54% |           1      0.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total             216                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000529                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5521.332625                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000532                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.637636                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000683                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.638157                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time   516.483931                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000551                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  7375.505538                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000560                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   499.540277                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000712                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.540797                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  1170.707356                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000549                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  7273.157464                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000553                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   499.928673                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000713                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.929193                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time   515.441622                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000565                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5414.090550                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000569                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   499.839643                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000736                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.840164                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time   401.732692                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       252494                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      252494    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       252494                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36555                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30991                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5564                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       124193                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       119756                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4437                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.167631                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   503.879274                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls           27                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.038046                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  1273.211087                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000057                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  1276.939915                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000186                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   230.794183                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.016166                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  7886.950202                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.033987                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62470.107046                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.005787                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.719376                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses         1492                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits         1449                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         5275                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         5231                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.007046                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   104.712817                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   215.338000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time   913.065940                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   198.833252                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  1610.424750                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 13101.287123                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   104.672728                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses         1545                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits         1499                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         5488                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         5444                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.007323                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    45.139844                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000250                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time    94.508832                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time   553.286802                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    75.225438                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time   790.450990                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5588.904283                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    45.101838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses         1561                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits         1516                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses         5545                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits         5501                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.007399                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    36.718003                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000251                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    74.896917                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time   512.967028                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    62.545297                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time   705.588018                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4507.776374                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    36.679996                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses         1455                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits         1412                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         5151                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         5107                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.006879                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    30.201696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    63.704239                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   332.271243                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    49.947938                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time   502.077878                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3662.360074                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    30.155359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses         1440                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits         1397                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         5098                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         5054                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.006808                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    24.059729                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000241                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    53.374778                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000123                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   268.643544                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    37.602568                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000113                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time   412.542194                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2893.115209                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000040                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    24.015474                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         1429                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits         1384                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         5052                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         5008                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.006749                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    17.854764                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000251                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    38.912494                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000127                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   172.176075                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    21.763716                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   325.579996                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  2078.887213                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    17.811030                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         1388                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits         1338                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           50                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         5217                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         5171                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.006878                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     9.977509                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000272                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    26.304722                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000218                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   186.139076                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    15.245847                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000141                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   126.851403                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.001599                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time  1075.796707                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000047                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     9.935338                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses         1511                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits         1469                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           42                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         5339                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         5295                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.007133                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time    98.417261                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000235                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   200.398810                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  1033.573356                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   185.823026                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  1790.795131                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 12380.757324                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time    98.379254                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses         1516                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits         1473                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         5373                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         5329                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.007173                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    92.014454                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000234                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   185.252928                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time   997.808645                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000027                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   173.251178                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  1848.965511                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 11581.123854                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    91.975406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses         1547                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits         1500                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         5490                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         5446                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.007327                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    85.694428                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000258                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   177.556335                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time   693.021378                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   160.665794                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  1101.340141                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 10762.097658                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000042                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    85.652256                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses         1559                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits         1512                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         5529                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         5485                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.007381                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    79.414491                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   165.810219                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000115                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time   796.194142                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000030                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   154.702406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  1106.791210                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time  9971.460815                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    79.374402                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses         1547                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits         1501                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         5492                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         5448                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.007330                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    72.863823                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000250                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   149.144594                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time   831.055031                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   139.598173                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  1161.611801                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9125.578023                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000045                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    72.825296                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses         1560                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits         1514                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         5539                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         5495                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.007392                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    65.294786                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000247                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   134.882754                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000125                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time   888.390825                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   120.049254                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  1124.964088                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8162.605806                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    65.256780                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses         1519                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits         1473                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         5386                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         5342                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.007190                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    59.079929                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000250                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   122.500939                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time   601.218302                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   105.431819                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time   876.571293                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7365.971212                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    59.037758                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses         1546                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits         1499                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           47                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         5499                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         5455                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.007336                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    51.769650                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000255                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   104.398873                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time   611.334301                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000034                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    92.225313                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000120                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time   852.702645                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000533                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6427.256565                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    51.729561                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000287                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   995.798451                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000055                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time    96.725708                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001060                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  5460.301341                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          675                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          503                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.001516                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   727.370986                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000168                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  7384.303807                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000404                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  3163.035216                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000325                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.669999                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000019                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time    99.277355                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001539                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  7115.690494                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            4                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          855                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          683                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          172                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.002173                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   722.103690                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  7242.451275                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000595                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  4081.229439                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000339                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   998.074680                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time    35.048316                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000959                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time  9290.610287                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          603                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          439                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          164                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001398                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   673.188701                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  8089.715837                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000318                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time  6775.617475                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000337                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time   999.606398                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   103.201925                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.000932                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 11019.253189                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses          596                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          430                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          166                       # Number of cache demand misses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.001367                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   728.578867                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000175                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  7855.159521                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000323                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time  7885.609561                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.000302                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time   998.269399                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.001420                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  9547.773764                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L2cache.demand_accesses          791                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          646                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          145                       # Number of cache demand misses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.002093                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time   679.209879                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000151                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  9670.436084                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000625                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time  5962.443246                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000289                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.636969                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time    97.142739                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001624                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time  8776.255793                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses         1027                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          886                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          141                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.002553                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   814.813194                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  9832.015079                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000581                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time  6872.537378                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000350                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.457870                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time    96.944376                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.001332                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 10744.053783                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          932                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          762                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          170                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.002128                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   764.109812                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000181                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  7162.847272                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000375                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time  7828.124866                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000306                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   997.678995                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time    97.369737                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.017751                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 11162.750425                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          132                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          580                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          401                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          179                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           30                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001287                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   731.000875                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  7486.082316                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000289                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time  8594.482278                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000289                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.985422                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000031                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   104.685223                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.001165                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  7602.802609                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L2cache.demand_accesses          824                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          667                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          157                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001827                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   743.000020                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000161                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 10055.943085                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000352                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time  5019.595774                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.803199                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time    96.979259                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.001064                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  8587.216766                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          620                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          512                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          108                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001593                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   729.270274                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  9783.745155                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000427                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time  5973.895204                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000219                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   996.874089                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000007                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time    78.166001                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001369                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  5846.472153                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          743                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          631                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.002019                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   752.797389                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000109                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  8172.710236                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000608                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  4072.932032                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   998.812945                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time    64.224354                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001469                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  6741.140820                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L2cache.demand_accesses          935                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          812                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          123                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.002312                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   771.054605                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  8039.453956                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000507                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time  5015.012079                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000200                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.026407                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time    96.909493                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000778                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  7998.847825                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          513                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          412                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          101                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.001201                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   746.323774                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000101                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  9011.725813                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000254                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time  5966.328252                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   990.445250                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time    64.175414                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000948                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time  9300.134321                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L2cache.demand_accesses          627                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          499                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          128                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.001455                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   720.050814                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000122                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  8779.853388                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000307                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time  6723.432876                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   999.397101                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time    50.576347                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000742                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  7048.237141                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          498                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          385                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          113                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.001141                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   701.562435                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  9018.578967                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000231                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time  4895.233563                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000233                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   999.206548                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000756                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  8966.299112                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          523                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          411                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          112                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.001184                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   689.519555                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000117                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  9008.443187                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time  5857.861636                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         263836                      
system.ruby.latency_hist_seqr::mean          3.726698                      
system.ruby.latency_hist_seqr::gmean         1.176496                      
system.ruby.latency_hist_seqr::stdev        24.724106                      
system.ruby.latency_hist_seqr            |      263720     99.96%     99.96% |          35      0.01%     99.97% |          32      0.01%     99.98% |           2      0.00%     99.98% |          40      0.02%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           263836                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        11342                      
system.ruby.miss_latency_hist_seqr::mean    64.428055                      
system.ruby.miss_latency_hist_seqr::gmean    43.859785                      
system.ruby.miss_latency_hist_seqr::stdev   101.834340                      
system.ruby.miss_latency_hist_seqr       |       11226     98.98%     98.98% |          35      0.31%     99.29% |          32      0.28%     99.57% |           2      0.02%     99.59% |          40      0.35%     99.94% |           3      0.03%     99.96% |           4      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        11342                      
system.ruby.network.average_flit_latency    13.040340                      
system.ruby.network.average_flit_network_latency    11.286550                      
system.ruby.network.average_flit_queueing_latency     1.753790                      
system.ruby.network.average_flit_vnet_latency |   13.046291                       |   10.821248                       |    8.521343                      
system.ruby.network.average_flit_vqueue_latency |    2.197034                       |    1.640750                       |    1.009416                      
system.ruby.network.average_hops             2.858953                      
system.ruby.network.average_packet_latency    13.066455                      
system.ruby.network.average_packet_network_latency    11.298683                      
system.ruby.network.average_packet_queueing_latency     1.767772                      
system.ruby.network.average_packet_vnet_latency |   11.314443                       |   12.192630                       |    8.521343                      
system.ruby.network.average_packet_vqueue_latency |    2.300638                       |    1.488410                       |    1.009416                      
system.ruby.network.avg_link_utilization     0.551983                      
system.ruby.network.avg_vc_load          |    0.105620     19.13%     19.13% |    0.020449      3.70%     22.84% |    0.003931      0.71%     23.55% |    0.003832      0.69%     24.25% |    0.003838      0.70%     24.94% |    0.003708      0.67%     25.61% |    0.003757      0.68%     26.29% |    0.003863      0.70%     26.99% |    0.279603     50.65%     77.65% |    0.034741      6.29%     83.94% |    0.009761      1.77%     85.71% |    0.009413      1.71%     87.42% |    0.009636      1.75%     89.16% |    0.009527      1.73%     90.89% |    0.009444      1.71%     92.60% |    0.009413      1.71%     94.30% |    0.025631      4.64%     98.95% |    0.000857      0.16%     99.10% |    0.000838      0.15%     99.25% |    0.000834      0.15%     99.40% |    0.000830      0.15%     99.55% |    0.000826      0.15%     99.70% |    0.000818      0.15%     99.85% |    0.000812      0.15%    100.00%
system.ruby.network.avg_vc_load::total       0.551983                      
system.ruby.network.ext_in_link_utilization       109098                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       109098                      
system.ruby.network.flit_network_latency |      383574                       |      793468                       |       54298                      
system.ruby.network.flit_queueing_latency |       64595                       |      120308                       |        6432                      
system.ruby.network.flits_injected       |       29401     26.95%     26.95% |       73325     67.21%     94.16% |        6372      5.84%    100.00%
system.ruby.network.flits_injected::total       109098                      
system.ruby.network.flits_received       |       29401     26.95%     26.95% |       73325     67.21%     94.16% |        6372      5.84%    100.00%
system.ruby.network.flits_received::total       109098                      
system.ruby.network.int_link_utilization       311906                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      218018                       |      237232                       |       54298                      
system.ruby.network.packet_queueing_latency |       44331                       |       28960                       |        6432                      
system.ruby.network.packets_injected     |       19269     42.73%     42.73% |       19457     43.14%     85.87% |        6372     14.13%    100.00%
system.ruby.network.packets_injected::total        45098                      
system.ruby.network.packets_received     |       19269     42.73%     42.73% |       19457     43.14%     85.87% |        6372     14.13%    100.00%
system.ruby.network.packets_received::total        45098                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads        91578                      
system.ruby.network.routers00.buffer_writes        91578                      
system.ruby.network.routers00.crossbar_activity        91578                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity        91620                      
system.ruby.network.routers00.sw_output_arbiter_activity        91578                      
system.ruby.network.routers01.buffer_reads        40176                      
system.ruby.network.routers01.buffer_writes        40176                      
system.ruby.network.routers01.crossbar_activity        40176                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        40184                      
system.ruby.network.routers01.sw_output_arbiter_activity        40176                      
system.ruby.network.routers02.buffer_reads        26524                      
system.ruby.network.routers02.buffer_writes        26524                      
system.ruby.network.routers02.crossbar_activity        26524                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        26544                      
system.ruby.network.routers02.sw_output_arbiter_activity        26524                      
system.ruby.network.routers03.buffer_reads        15189                      
system.ruby.network.routers03.buffer_writes        15189                      
system.ruby.network.routers03.crossbar_activity        15189                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        15196                      
system.ruby.network.routers03.sw_output_arbiter_activity        15189                      
system.ruby.network.routers04.buffer_reads        51360                      
system.ruby.network.routers04.buffer_writes        51360                      
system.ruby.network.routers04.crossbar_activity        51360                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        51389                      
system.ruby.network.routers04.sw_output_arbiter_activity        51360                      
system.ruby.network.routers05.buffer_reads        20933                      
system.ruby.network.routers05.buffer_writes        20933                      
system.ruby.network.routers05.crossbar_activity        20933                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        20957                      
system.ruby.network.routers05.sw_output_arbiter_activity        20933                      
system.ruby.network.routers06.buffer_reads        14874                      
system.ruby.network.routers06.buffer_writes        14874                      
system.ruby.network.routers06.crossbar_activity        14874                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        14934                      
system.ruby.network.routers06.sw_output_arbiter_activity        14874                      
system.ruby.network.routers07.buffer_reads        11717                      
system.ruby.network.routers07.buffer_writes        11717                      
system.ruby.network.routers07.crossbar_activity        11717                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        11732                      
system.ruby.network.routers07.sw_output_arbiter_activity        11717                      
system.ruby.network.routers08.buffer_reads        34724                      
system.ruby.network.routers08.buffer_writes        34724                      
system.ruby.network.routers08.crossbar_activity        34724                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        34749                      
system.ruby.network.routers08.sw_output_arbiter_activity        34724                      
system.ruby.network.routers09.buffer_reads        16287                      
system.ruby.network.routers09.buffer_writes        16287                      
system.ruby.network.routers09.crossbar_activity        16287                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        16293                      
system.ruby.network.routers09.sw_output_arbiter_activity        16287                      
system.ruby.network.routers10.buffer_reads        14853                      
system.ruby.network.routers10.buffer_writes        14853                      
system.ruby.network.routers10.crossbar_activity        14853                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        14869                      
system.ruby.network.routers10.sw_output_arbiter_activity        14853                      
system.ruby.network.routers11.buffer_reads        10949                      
system.ruby.network.routers11.buffer_writes        10949                      
system.ruby.network.routers11.crossbar_activity        10949                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        10963                      
system.ruby.network.routers11.sw_output_arbiter_activity        10949                      
system.ruby.network.routers12.buffer_reads        24642                      
system.ruby.network.routers12.buffer_writes        24642                      
system.ruby.network.routers12.crossbar_activity        24642                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        24651                      
system.ruby.network.routers12.sw_output_arbiter_activity        24642                      
system.ruby.network.routers13.buffer_reads        20832                      
system.ruby.network.routers13.buffer_writes        20832                      
system.ruby.network.routers13.crossbar_activity        20832                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        20834                      
system.ruby.network.routers13.sw_output_arbiter_activity        20832                      
system.ruby.network.routers14.buffer_reads        16046                      
system.ruby.network.routers14.buffer_writes        16046                      
system.ruby.network.routers14.crossbar_activity        16046                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        16065                      
system.ruby.network.routers14.sw_output_arbiter_activity        16046                      
system.ruby.network.routers15.buffer_reads        10320                      
system.ruby.network.routers15.buffer_writes        10320                      
system.ruby.network.routers15.crossbar_activity        10320                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        10327                      
system.ruby.network.routers15.sw_output_arbiter_activity        10320                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       263842                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      263842    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       263842                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    480180000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
