\documentclass[../main]{subfiles}


\ifSubfilesClassLoaded{
    \input{tikzset}
    \input{subctikz}
    % \tikzexternalize[prefix=figcache/]
    % \tikzset{external/force remake=true}
} {
    % \input{counter/tikzset}
    % \input{counter/subctikz}
}

% reclk feclk rst count

\begin{document}


\chapter {Counter}

\section {Fout Bit Asynchronous Up Counter}

\begin{minted} [mathescape] {verilog}
    module counter(input logic reclk, feclk, rst,
        output logic [3:0] count);

        wire feclk1, feclk2, feclk3;

        wire acfeclk1, acfeclk2, acfeclk3;
        wire mux11, mux12, mux21, mux22, mux31, mux32;
        wire notrst;

        nor #3 (notrst, rst, rst);

        ms_flipflop msff00 (
            .data(count[0]),
            .rst(rst),
            .reclk(reclk),
            .feclk(feclk),
            .q(count[0])
        );

        edge_detector_inv ed01 (
            .clk(count[0]),
            .notfeclk(feclk1)
        );

        nor #3 (mux11, rst, feclk1);
        nor #3 (mux12, notrst, feclk);
        nor #3 (acfeclk1, mux11, mux12);

        ms_flipflop msff01 (
            .data(count[1]),
            .rst(rst),
            .reclk(reclk),
            .feclk(acfeclk1),
            .q(count[1])
        );

        edge_detector_inv ed02 (
            .clk(count[1]),
            .notfeclk(feclk2)
        );

        nor #3 (mux21, rst, feclk2);
        nor #3 (mux22, notrst, feclk);
        nor #3 (acfeclk2, mux21, mux22);

        ms_flipflop msff02 (
            .data(count[2]),
            .rst(rst),
            .reclk(reclk),
            .feclk(acfeclk2),
            .q(count[2])
        );

        edge_detector_inv ed03 (
            .clk(count[2]),
            .notfeclk(feclk3)
        );

        nor #3 (mux31, rst, feclk3);
        nor #3 (mux32, notrst, feclk);
        nor #3 (acfeclk3, mux31, mux32);

        ms_flipflop msff03 (
            .data(count[3]),
            .rst(rst),
            .reclk(reclk),
            .feclk(acfeclk3),
            .q(count[3])
        );


    endmodule
\end{minted}

\section {Schematic of a Four Bit Asynchronous Up Counter} \label{schm:counter}

\begin{figure}[!h]
    \centering
    \resizebox{\textwidth}{!}{
        \begin{tikzpicture}[american]

            \draw [line join = round]
            (0,0)

            \counterFour {counter} {reclk}

            \labelcounterFourMSFF {counter}
            {\texttt{MS FLIPFLOP}}
            {\texttt{MS FLIPFLOP}}
            {\texttt{MS FLIPFLOP}}
            {\texttt{MS FLIPFLOP}}

            \labelcounterFourEdMux {counter}
            {\texttt{ED}}
            {\texttt{ED}}
            {\texttt{ED}}
            {\texttt{MX}}
            {\texttt{MX}}
            {\texttt{MX}}

            (counter-feclk) node[ocirc] {}
            (counter-feclk) node[left = 4pt] {$Feclk$}

            (counter-reclk) node[ocirc] {}
            (counter-reclk) node[left = 4pt] {$Reclk$}

            (counter-rst) node[ocirc] {}
            (counter-rst) node[left = 4pt] {$Rst$}

            %% OUTPUT

            (counter-q0) node[ocirc] {}
            (counter-q0) node[right = 4pt] {$Q_{0}$}

            (counter-q1) node[ocirc] {}
            (counter-q1) node[right = 4pt] {$Q_{1}$}

            (counter-q2) node[ocirc] {}
            (counter-q2) node[right = 4pt] {$Q_{2}$}

            (counter-q3) node[ocirc] {}
            (counter-q3) node[right = 4pt] {$Q_{3}$}

            ;

        \end{tikzpicture}
    }
    \caption{Schematic of a 4 bit counter}
\end{figure}

\end{document}
