-- VHDL for IBM SMS ALD page 14.71.34.1
-- Title: I AR READOUT
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/7/2020 8:12:08 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_34_1_I_AR_READOUT is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_INTERRUPT_BRANCH:	 in STD_LOGIC;
		MV_CE_RO_I_AR:	 in STD_LOGIC;
		MS_CONSOLE_RO_IAR:	 in STD_LOGIC;
		PS_I_CYCLE_CTRL:	 in STD_LOGIC;
		PS_NO_BRANCH_LATCH:	 in STD_LOGIC;
		MS_CONSOLE_INHIBIT_AR_RO:	 in STD_LOGIC;
		PS_LOGIC_GATE_SPECIAL_A:	 in STD_LOGIC;
		MS_I_RING_CTRL:	 in STD_LOGIC;
		MS_STORAGE_SCAN_ROUTINE:	 in STD_LOGIC;
		PS_NO_SCAN_CTRL:	 in STD_LOGIC;
		PS_B_CYCLE_CTRL:	 in STD_LOGIC;
		PS_I_RING_CTRL:	 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		MS_1401_BRANCH_LATCH:	 in STD_LOGIC;
		MS_BRANCH_TO_00001:	 in STD_LOGIC;
		MS_INTR_BRANCH_DOT_B_CYCLE_CTRL:	 out STD_LOGIC;
		PS_RO_I_AR:	 out STD_LOGIC);
end ALD_14_71_34_1_I_AR_READOUT;

architecture behavioral of ALD_14_71_34_1_I_AR_READOUT is 

	signal OUT_5D_P: STD_LOGIC;
	signal OUT_5E_C: STD_LOGIC;
	signal OUT_4E_D: STD_LOGIC;
	signal OUT_3E_E: STD_LOGIC;
	signal OUT_2E_D: STD_LOGIC;
	signal OUT_1E_H: STD_LOGIC;
	signal OUT_5F_C: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_5I_E: STD_LOGIC;
	signal OUT_DOT_4E: STD_LOGIC;
	signal OUT_DOT_5H: STD_LOGIC;

begin

	OUT_5D_P <= NOT(PS_INTERRUPT_BRANCH AND PS_B_CYCLE_CTRL );
	OUT_5E_C <= NOT(PS_I_CYCLE_CTRL AND PS_I_RING_CTRL AND PS_NO_BRANCH_LATCH );
	OUT_4E_D <= NOT(OUT_5E_C AND OUT_5G_C AND OUT_DOT_5H );
	OUT_3E_E <= NOT(OUT_DOT_4E AND MS_CONSOLE_INHIBIT_AR_RO AND PS_LOGIC_GATE_SPECIAL_A );
	OUT_2E_D <= NOT(OUT_3E_E AND MV_CE_RO_I_AR AND MS_CONSOLE_RO_IAR );
	OUT_1E_H <= OUT_2E_D;
	OUT_5F_C <= NOT(MS_I_RING_CTRL AND PS_I_CYCLE_CTRL );
	OUT_4F_C <= NOT(OUT_5D_P AND OUT_5F_C AND MS_STORAGE_SCAN_ROUTINE );
	OUT_5G_C <= NOT(PS_NO_SCAN_CTRL AND PS_B_CYCLE_CTRL );
	OUT_5H_C <= NOT(PS_1401_MODE_1 AND MS_1401_BRANCH_LATCH );
	OUT_5I_E <= NOT(MS_BRANCH_TO_00001 AND PS_I_CYCLE_CTRL AND PS_I_RING_CTRL );
	OUT_DOT_4E <= OUT_4E_D OR OUT_4F_C;
	OUT_DOT_5H <= OUT_5H_C OR OUT_5I_E;

	MS_INTR_BRANCH_DOT_B_CYCLE_CTRL <= OUT_5D_P;
	PS_RO_I_AR <= OUT_1E_H;


end;
