[
{"recid":0,"Severity":"Info","Status":"uninspected","Check":"multi_ports_in_single_line","Alias":"","Message":"Multiple ports are declared in one line. Module mux_reg, File D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v, Line 6.","Module":"mux_reg","Category":"Rtl Design Style","UniqueModuleName":"mux_reg_1896737193","State":"open","priority":"0","Owner":"unassigned","Comment":"","Reviewer":"","Design Category":"Rtl Design Style","STARC Reference":"3.5.6.3","ID":"bec92ec2","IsNew":"0","instanceList":"","signalList":"","fileLineList":"0:6","argList":"1=mux_reg","argFileList":"2=0","argSignalList":"","argInstanceList":"","argLineList":"3=6","rtlId":"","isUncollatedResult":"0","isSecondaryResult":"0","secondaryBackRef":""}]
