
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2base_88.v" into library work
Parsing module <shape2base_88>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1base_87.v" into library work
Parsing module <shape1base_87>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/hvsync_generator_1.v" into library work
Parsing module <hvsync_generator_1>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2draw_38.v" into library work
Parsing module <shape2draw_38>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1draw_37.v" into library work
Parsing module <shape1draw_37>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_base_36.v" into library work
Parsing module <selector_base_36>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v" into library work
Parsing module <tiledraw_5>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_draw_4.v" into library work
Parsing module <selector_draw_4>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerword4_35.v" into library work
Parsing module <bannerword4_35>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerword3_34.v" into library work
Parsing module <bannerword3_34>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerword2_33.v" into library work
Parsing module <bannerword2_33>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerword1_32.v" into library work
Parsing module <bannerword1_32>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerpart2_31.v" into library work
Parsing module <bannerpart2_31>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerpart1_30.v" into library work
Parsing module <bannerpart1_30>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tilesort_2.v" into library work
Parsing module <tilesort_2>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerdraw_3.v" into library work
Parsing module <bannerdraw_3>.
Analyzing Verilog file "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.
WARNING:HDLCompiler:751 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 30: Redeclaration of ansi port vga_R is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <hvsync_generator_1>.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/hvsync_generator_1.v" Line 17: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/hvsync_generator_1.v" Line 20: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 20: Assignment to CounterX ignored, since the identifier is never used

Elaborating module <tilesort_2>.

Elaborating module <selector_draw_4>.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_draw_4.v" Line 23: Assignment to M_hvsync_vga_h_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_draw_4.v" Line 24: Assignment to M_hvsync_vga_v_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_draw_4.v" Line 25: Assignment to M_hvsync_inDisplayArea ignored, since the identifier is never used

Elaborating module <selector_base_36>.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_base_36.v" Line 84: Assignment to address_reg ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_draw_4.v" Line 47: Result of 9-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_draw_4.v" Line 51: Result of 10-bit expression is truncated to fit in 7-bit target.

Elaborating module <tiledraw_5>.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v" Line 25: Assignment to M_hvsync_vga_h_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v" Line 26: Assignment to M_hvsync_vga_v_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v" Line 27: Assignment to M_hvsync_inDisplayArea ignored, since the identifier is never used

Elaborating module <shape1draw_37>.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1draw_37.v" Line 24: Assignment to M_hvsync_vga_h_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1draw_37.v" Line 25: Assignment to M_hvsync_vga_v_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1draw_37.v" Line 26: Assignment to M_hvsync_inDisplayArea ignored, since the identifier is never used

Elaborating module <shape1base_87>.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1draw_37.v" Line 62: Result of 9-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1draw_37.v" Line 66: Result of 10-bit expression is truncated to fit in 6-bit target.

Elaborating module <shape2draw_38>.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2draw_38.v" Line 24: Assignment to M_hvsync_vga_h_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2draw_38.v" Line 25: Assignment to M_hvsync_vga_v_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2draw_38.v" Line 26: Assignment to M_hvsync_inDisplayArea ignored, since the identifier is never used

Elaborating module <shape2base_88>.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2draw_38.v" Line 53: Result of 9-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2draw_38.v" Line 55: Result of 9-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2draw_38.v" Line 66: Result of 10-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v" Line 58: Assignment to counterh ignored, since the identifier is never used

Elaborating module <bannerdraw_3>.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 21: Assignment to M_hvsync_vga_h_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 22: Assignment to M_hvsync_vga_v_sync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 23: Assignment to M_hvsync_inDisplayArea ignored, since the identifier is never used

Elaborating module <bannerpart1_30>.

Elaborating module <bannerpart2_31>.

Elaborating module <bannerword1_32>.

Elaborating module <bannerword2_33>.

Elaborating module <bannerword3_34>.

Elaborating module <bannerword4_35>.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 84: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 99: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 104: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 115: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 126: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerdraw_3.v" Line 137: Result of 9-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 23: Assignment to out ignored, since the identifier is never used
WARNING:Xst:2972 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v" line 23. All outputs of instance <hvsync> of block <hvsync_generator_1> are unconnected in block <tiledraw_5>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/mojo_top_0.v" line 23. All outputs of instance <banner> of block <bannerdraw_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/mojo_top_0.v".
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/mojo_top_0.v" line 19: Output port <CounterX> of the instance <syncgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/mojo_top_0.v" line 19: Output port <CounterY> of the instance <syncgen> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/mojo_top_0.v" line 23: Output port <out> of the instance <banner> is unconnected or connected to loadless signal.
    Register <vga_B> equivalent to <vga_R> has been removed
    Register <vga_G> equivalent to <vga_R> has been removed
    Found 1-bit register for signal <vga_R>.
    Found 9-bit register for signal <io_led>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <hvsync_generator_1>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/hvsync_generator_1.v".
    Found 9-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 11-bit register for signal <CounterX>.
    Found 11-bit adder for signal <CounterX[10]_GND_2_o_add_2_OUT> created at line 17.
    Found 9-bit adder for signal <CounterY[8]_GND_2_o_add_6_OUT> created at line 20.
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_2_o_LessThan_15_o> created at line 32
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <hvsync_generator_1> synthesized.

Synthesizing Unit <tilesort_2>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tilesort_2.v".
WARNING:Xst:647 - Input <center> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <M_selected_tile_q>.
    Found finite state machine <FSM_0> for signal <M_selected_tile_q>.
    -----------------------------------------------------------------------
    | States             | 25                                             |
    | Transitions        | 125                                            |
    | Inputs             | 4                                              |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <tilesort_2> synthesized.

Synthesizing Unit <selector_draw_4>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_draw_4.v".
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_draw_4.v" line 21: Output port <vga_h_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_draw_4.v" line 21: Output port <vga_v_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_draw_4.v" line 21: Output port <inDisplayArea> of the instance <hvsync> is unconnected or connected to loadless signal.
    Found 9-bit subtractor for signal <M_hvsync_CounterY[8]_verticaloffset[8]_sub_9_OUT> created at line 47.
    Found 12-bit subtractor for signal <GND_4_o_GND_4_o_sub_11_OUT> created at line 49.
    Found 32-bit subtractor for signal <n0036> created at line 49.
    Found 11-bit adder for signal <n0039> created at line 46.
    Found 11-bit adder for signal <n0040> created at line 46.
    Found 9-bit adder for signal <GND_4_o_verticaloffset[8]_add_4_OUT> created at line 46.
    Found 9-bit adder for signal <GND_4_o_verticaloffset[8]_add_6_OUT> created at line 46.
    Found 7-bit subtractor for signal <M_hvsync_CounterY[8]_GND_4_o_sub_10_OUT<6:0>> created at line 47.
    Found 6-bit subtractor for signal <GND_4_o_GND_4_o_sub_13_OUT<5:0>> created at line 49.
    Found 117-bit shifter logical right for signal <n0038> created at line 49
    Found 11-bit comparator lessequal for signal <n0001> created at line 46
    Found 11-bit comparator lessequal for signal <n0004> created at line 46
    Found 9-bit comparator lessequal for signal <n0008> created at line 46
    Found 9-bit comparator lessequal for signal <n0011> created at line 46
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   2 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <selector_draw_4> synthesized.

Synthesizing Unit <selector_base_36>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/selector_base_36.v".
    Set property "rom_style = block" for signal <address_reg>.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<57>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<56>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <outdata<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  25 Latch(s).
Unit <selector_base_36> synthesized.

Synthesizing Unit <tiledraw_5>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v".
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v" line 23: Output port <CounterX> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v" line 23: Output port <CounterY> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v" line 23: Output port <vga_h_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v" line 23: Output port <vga_v_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/tiledraw_5.v" line 23: Output port <inDisplayArea> of the instance <hvsync> is unconnected or connected to loadless signal.
    Summary:
	inferred   7 Multiplexer(s).
Unit <tiledraw_5> synthesized.

Synthesizing Unit <shape1draw_37>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1draw_37.v".
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1draw_37.v" line 22: Output port <vga_h_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1draw_37.v" line 22: Output port <vga_v_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1draw_37.v" line 22: Output port <inDisplayArea> of the instance <hvsync> is unconnected or connected to loadless signal.
    Found 9-bit subtractor for signal <M_hvsync_CounterY[8]_verticaloffset[8]_sub_15_OUT> created at line 62.
    Found 12-bit subtractor for signal <GND_66_o_GND_66_o_sub_17_OUT> created at line 64.
    Found 32-bit subtractor for signal <n0049> created at line 64.
    Found 11-bit adder for signal <n0052> created at line 51.
    Found 11-bit adder for signal <n0053> created at line 51.
    Found 9-bit adder for signal <GND_66_o_verticaloffset[8]_add_4_OUT> created at line 51.
    Found 9-bit adder for signal <GND_66_o_verticaloffset[8]_add_6_OUT> created at line 51.
    Found 6-bit subtractor for signal <M_hvsync_CounterY[8]_GND_66_o_sub_16_OUT<5:0>> created at line 62.
    Found 6-bit subtractor for signal <GND_66_o_GND_66_o_sub_19_OUT<5:0>> created at line 64.
    Found 101-bit shifter logical right for signal <n0051> created at line 64
    Found 11-bit comparator lessequal for signal <n0001> created at line 51
    Found 11-bit comparator lessequal for signal <n0004> created at line 51
    Found 9-bit comparator lessequal for signal <n0008> created at line 51
    Found 9-bit comparator lessequal for signal <n0011> created at line 51
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <shape1draw_37> synthesized.

Synthesizing Unit <shape1base_87>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape1base_87.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 2-bit register for signal <orientreg>.
    Found 6-bit register for signal <address_reg>.
    Found 64x153-bit Read Only RAM for signal <_n0078>
    Found 51-bit 4-to-1 multiplexer for signal <outdata> created at line 15.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <shape1base_87> synthesized.

Synthesizing Unit <shape2draw_38>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2draw_38.v".
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2draw_38.v" line 22: Output port <vga_h_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2draw_38.v" line 22: Output port <vga_v_sync> of the instance <hvsync> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2draw_38.v" line 22: Output port <inDisplayArea> of the instance <hvsync> is unconnected or connected to loadless signal.
    Found 9-bit subtractor for signal <M_hvsync_CounterY[8]_verticaloffset[8]_sub_13_OUT> created at line 55.
    Found 9-bit subtractor for signal <M_hvsync_CounterY[8]_GND_68_o_sub_14_OUT> created at line 55.
    Found 12-bit subtractor for signal <GND_68_o_GND_68_o_sub_20_OUT> created at line 64.
    Found 32-bit subtractor for signal <n0051> created at line 64.
    Found 11-bit adder for signal <n0054> created at line 51.
    Found 11-bit adder for signal <n0055> created at line 51.
    Found 9-bit adder for signal <GND_68_o_verticaloffset[8]_add_4_OUT> created at line 51.
    Found 9-bit adder for signal <GND_68_o_verticaloffset[8]_add_6_OUT> created at line 51.
    Found 6-bit subtractor for signal <GND_68_o_M_hvsync_CounterY[8]_sub_15_OUT<5:0>> created at line 55.
    Found 6-bit subtractor for signal <GND_68_o_GND_68_o_sub_22_OUT<5:0>> created at line 64.
    Found 101-bit shifter logical right for signal <n0053> created at line 64
    Found 11-bit comparator lessequal for signal <n0001> created at line 51
    Found 11-bit comparator lessequal for signal <n0004> created at line 51
    Found 9-bit comparator lessequal for signal <n0008> created at line 51
    Found 9-bit comparator lessequal for signal <n0011> created at line 51
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <shape2draw_38> synthesized.

Synthesizing Unit <shape2base_88>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/shape2base_88.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 2-bit register for signal <datatoget>.
    Found 6-bit register for signal <address_reg>.
    Found 64x51-bit Read Only RAM for signal <address_reg[5]_GND_69_o_wide_mux_0_OUT>
    Found 64x51-bit Read Only RAM for signal <address_reg[5]_GND_69_o_wide_mux_1_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <shape2base_88> synthesized.

Synthesizing Unit <bannerpart1_30>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerpart1_30.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<7>>.
    Found 1-bit register for signal <address_reg<6>>.
    Found 1-bit register for signal <address_reg<5>>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <bannerpart1_30> synthesized.

Synthesizing Unit <bannerpart2_31>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerpart2_31.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<7>>.
    Found 1-bit register for signal <address_reg<6>>.
    Found 1-bit register for signal <address_reg<5>>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <bannerpart2_31> synthesized.

Synthesizing Unit <bannerword1_32>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerword1_32.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <bannerword1_32> synthesized.

Synthesizing Unit <bannerword2_33>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerword2_33.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <bannerword2_33> synthesized.

Synthesizing Unit <bannerword3_34>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerword3_34.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <bannerword3_34> synthesized.

Synthesizing Unit <bannerword4_35>.
    Related source file is "C:/Users/Joel/Desktop/pypeWorking/work/planAhead/pypeWorking/pypeWorking.srcs/sources_1/imports/verilog/bannerword4_35.v".
    Set property "rom_style = block" for signal <address_reg>.
    Found 1-bit register for signal <address_reg<4>>.
    Found 1-bit register for signal <address_reg<3>>.
    Found 1-bit register for signal <address_reg<2>>.
    Found 1-bit register for signal <address_reg<1>>.
    Found 1-bit register for signal <address_reg<0>>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <bannerword4_35> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 75
 64x153-bit single-port Read Only RAM                  : 25
 64x51-bit single-port Read Only RAM                   : 50
# Adders/Subtractors                                   : 588
 11-bit adder                                          : 154
 12-bit subtractor                                     : 51
 32-bit subtractor                                     : 51
 6-bit subtractor                                      : 101
 7-bit subtractor                                      : 1
 9-bit adder                                           : 154
 9-bit subtractor                                      : 76
# Registers                                            : 362
 1-bit register                                        : 157
 11-bit register                                       : 52
 2-bit register                                        : 50
 6-bit register                                        : 50
 9-bit register                                        : 53
# Latches                                              : 25
 1-bit latch                                           : 25
# Comparators                                          : 256
 11-bit comparator lessequal                           : 102
 9-bit comparator greater                              : 52
 9-bit comparator lessequal                            : 102
# Multiplexers                                         : 458
 1-bit 2-to-1 multiplexer                              : 132
 10-bit 2-to-1 multiplexer                             : 50
 2-bit 2-to-1 multiplexer                              : 75
 3-bit 2-to-1 multiplexer                              : 50
 51-bit 4-to-1 multiplexer                             : 25
 6-bit 2-to-1 multiplexer                              : 75
 7-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 50
# Logic shifters                                       : 51
 101-bit shifter logical right                         : 50
 117-bit shifter logical right                         : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <hvsync_generator_1>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator_1> synthesized (advanced).

Synthesizing (advanced) Unit <shape1base_87>.
INFO:Xst:3231 - The small RAM <Mram__n0078> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 153-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address_reg>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <shape1base_87> synthesized (advanced).

Synthesizing (advanced) Unit <shape2base_88>.
INFO:Xst:3231 - The small RAM <Mram_address_reg[5]_GND_69_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 51-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address_reg>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_address_reg[5]_GND_69_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 51-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address_reg>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <shape2base_88> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 75
 64x153-bit single-port distributed Read Only RAM      : 25
 64x51-bit single-port distributed Read Only RAM       : 50
# Adders/Subtractors                                   : 484
 11-bit adder                                          : 102
 6-bit subtractor                                      : 176
 7-bit subtractor                                      : 104
 9-bit adder                                           : 102
# Counters                                             : 104
 11-bit up counter                                     : 52
 9-bit up counter                                      : 52
# Registers                                            : 566
 Flip-Flops                                            : 566
# Comparators                                          : 256
 11-bit comparator lessequal                           : 102
 9-bit comparator greater                              : 52
 9-bit comparator lessequal                            : 102
# Multiplexers                                         : 406
 1-bit 2-to-1 multiplexer                              : 80
 10-bit 2-to-1 multiplexer                             : 50
 2-bit 2-to-1 multiplexer                              : 75
 3-bit 2-to-1 multiplexer                              : 50
 51-bit 4-to-1 multiplexer                             : 25
 6-bit 2-to-1 multiplexer                              : 75
 7-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 50
# Logic shifters                                       : 51
 101-bit shifter logical right                         : 50
 117-bit shifter logical right                         : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <tile25/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile18/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile17/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile12/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <hvsync/vga_VS> of sequential type is unconnected in block <selector_draw_4>.
WARNING:Xst:2677 - Node <hvsync/vga_HS> of sequential type is unconnected in block <selector_draw_4>.
WARNING:Xst:2677 - Node <hvsync/inDisplayArea> of sequential type is unconnected in block <selector_draw_4>.
WARNING:Xst:2677 - Node <hvsync/vga_VS> of sequential type is unconnected in block <shape1draw_37>.
WARNING:Xst:2677 - Node <hvsync/vga_HS> of sequential type is unconnected in block <shape1draw_37>.
WARNING:Xst:2677 - Node <hvsync/inDisplayArea> of sequential type is unconnected in block <shape1draw_37>.
WARNING:Xst:2677 - Node <hvsync/vga_VS> of sequential type is unconnected in block <shape2draw_38>.
WARNING:Xst:2677 - Node <hvsync/vga_HS> of sequential type is unconnected in block <shape2draw_38>.
WARNING:Xst:2677 - Node <hvsync/inDisplayArea> of sequential type is unconnected in block <shape2draw_38>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tiles/FSM_0> on signal <M_selected_tile_q[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 11000 | 11000
 00001 | 00001
 10100 | 10100
 00101 | 00101
 00010 | 00010
 10101 | 10101
 00110 | 00110
 00011 | 00011
 10110 | 10110
 00111 | 00111
 00100 | 00100
 10111 | 10111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
 10010 | 10010
 10011 | 10011
-------------------
WARNING:Xst:2973 - All outputs of instance <tile24/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile23/shape1> of block <shape1draw_37> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile22/shape1> of block <shape1draw_37> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile21/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile20/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile19/shape1> of block <shape1draw_37> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile16/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile15/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile14/shape1> of block <shape1draw_37> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile13/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile11/shape1> of block <shape1draw_37> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile10/shape1> of block <shape1draw_37> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile9/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile8/shape1> of block <shape1draw_37> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile7/shape1> of block <shape1draw_37> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile6/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile5/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile4/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile3/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile2/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <tile1/shape2> of block <shape2draw_38> are unconnected in block <tilesort_2>. Underlying logic will be removed.

Optimizing unit <mojo_top_0> ...

Optimizing unit <tilesort_2> ...

Optimizing unit <selector_draw_4> ...

Optimizing unit <selector_base_36> ...

Optimizing unit <shape1draw_37> ...

Optimizing unit <shape1base_87> ...

Optimizing unit <shape2draw_38> ...

Optimizing unit <shape2base_88> ...
WARNING:Xst:1710 - FF/Latch <tiles/tile5/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile5/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile4/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile4/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile3/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile3/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile2/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile2/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile1/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile1/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile23/shape2/base/datatoget_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile23/shape2/base/datatoget_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile22/shape2/base/datatoget_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile22/shape2/base/datatoget_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile19/shape2/base/datatoget_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile19/shape2/base/datatoget_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile14/shape2/base/datatoget_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile14/shape2/base/datatoget_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile11/shape2/base/datatoget_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile11/shape2/base/datatoget_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile10/shape2/base/datatoget_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile10/shape2/base/datatoget_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile8/shape2/base/datatoget_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile8/shape2/base/datatoget_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile7/shape2/base/datatoget_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile7/shape2/base/datatoget_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <io_led_6> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <io_led_7> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <io_led_8> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile25/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile25/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile24/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile24/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile21/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile21/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile20/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile20/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile18/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile18/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile17/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile17/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile16/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile16/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile15/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile15/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile13/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile13/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile12/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile12/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile9/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile9/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile6/shape1/base/orientreg_1> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tiles/tile6/shape1/base/orientreg_0> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_10> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_10> <tiles/tile1/shape1/hvsync/CounterX_10> <tiles/tile2/shape1/hvsync/CounterX_10> <tiles/tile3/shape1/hvsync/CounterX_10> <tiles/tile4/shape1/hvsync/CounterX_10> <tiles/tile5/shape1/hvsync/CounterX_10> <tiles/tile6/shape1/hvsync/CounterX_10> <tiles/tile9/shape1/hvsync/CounterX_10> <tiles/tile12/shape1/hvsync/CounterX_10> <tiles/tile13/shape1/hvsync/CounterX_10> <tiles/tile15/shape1/hvsync/CounterX_10> <tiles/tile16/shape1/hvsync/CounterX_10> <tiles/tile17/shape1/hvsync/CounterX_10> <tiles/tile18/shape1/hvsync/CounterX_10> <tiles/tile20/shape1/hvsync/CounterX_10> <tiles/tile21/shape1/hvsync/CounterX_10> <tiles/tile24/shape1/hvsync/CounterX_10> <tiles/tile25/shape1/hvsync/CounterX_10> <tiles/tile7/shape2/hvsync/CounterX_10> <tiles/tile8/shape2/hvsync/CounterX_10> <tiles/tile10/shape2/hvsync/CounterX_10>
   <tiles/tile11/shape2/hvsync/CounterX_10> <tiles/tile14/shape2/hvsync/CounterX_10> <tiles/tile19/shape2/hvsync/CounterX_10> <tiles/tile22/shape2/hvsync/CounterX_10> <tiles/tile23/shape2/hvsync/CounterX_10> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_0> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_0> <tiles/tile1/shape1/hvsync/CounterX_0> <tiles/tile2/shape1/hvsync/CounterX_0> <tiles/tile3/shape1/hvsync/CounterX_0> <tiles/tile4/shape1/hvsync/CounterX_0> <tiles/tile5/shape1/hvsync/CounterX_0> <tiles/tile6/shape1/hvsync/CounterX_0> <tiles/tile9/shape1/hvsync/CounterX_0> <tiles/tile12/shape1/hvsync/CounterX_0> <tiles/tile13/shape1/hvsync/CounterX_0> <tiles/tile15/shape1/hvsync/CounterX_0> <tiles/tile16/shape1/hvsync/CounterX_0> <tiles/tile17/shape1/hvsync/CounterX_0> <tiles/tile18/shape1/hvsync/CounterX_0> <tiles/tile20/shape1/hvsync/CounterX_0> <tiles/tile21/shape1/hvsync/CounterX_0> <tiles/tile24/shape1/hvsync/CounterX_0> <tiles/tile25/shape1/hvsync/CounterX_0> <tiles/tile7/shape2/hvsync/CounterX_0> <tiles/tile8/shape2/hvsync/CounterX_0> <tiles/tile10/shape2/hvsync/CounterX_0> <tiles/tile11/shape2/hvsync/CounterX_0>
   <tiles/tile14/shape2/hvsync/CounterX_0> <tiles/tile19/shape2/hvsync/CounterX_0> <tiles/tile22/shape2/hvsync/CounterX_0> <tiles/tile23/shape2/hvsync/CounterX_0> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_1> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_1> <tiles/tile1/shape1/hvsync/CounterX_1> <tiles/tile2/shape1/hvsync/CounterX_1> <tiles/tile3/shape1/hvsync/CounterX_1> <tiles/tile4/shape1/hvsync/CounterX_1> <tiles/tile5/shape1/hvsync/CounterX_1> <tiles/tile6/shape1/hvsync/CounterX_1> <tiles/tile9/shape1/hvsync/CounterX_1> <tiles/tile12/shape1/hvsync/CounterX_1> <tiles/tile13/shape1/hvsync/CounterX_1> <tiles/tile15/shape1/hvsync/CounterX_1> <tiles/tile16/shape1/hvsync/CounterX_1> <tiles/tile17/shape1/hvsync/CounterX_1> <tiles/tile18/shape1/hvsync/CounterX_1> <tiles/tile20/shape1/hvsync/CounterX_1> <tiles/tile21/shape1/hvsync/CounterX_1> <tiles/tile24/shape1/hvsync/CounterX_1> <tiles/tile25/shape1/hvsync/CounterX_1> <tiles/tile7/shape2/hvsync/CounterX_1> <tiles/tile8/shape2/hvsync/CounterX_1> <tiles/tile10/shape2/hvsync/CounterX_1> <tiles/tile11/shape2/hvsync/CounterX_1>
   <tiles/tile14/shape2/hvsync/CounterX_1> <tiles/tile19/shape2/hvsync/CounterX_1> <tiles/tile22/shape2/hvsync/CounterX_1> <tiles/tile23/shape2/hvsync/CounterX_1> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_2> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_2> <tiles/tile1/shape1/hvsync/CounterX_2> <tiles/tile2/shape1/hvsync/CounterX_2> <tiles/tile3/shape1/hvsync/CounterX_2> <tiles/tile4/shape1/hvsync/CounterX_2> <tiles/tile5/shape1/hvsync/CounterX_2> <tiles/tile6/shape1/hvsync/CounterX_2> <tiles/tile9/shape1/hvsync/CounterX_2> <tiles/tile12/shape1/hvsync/CounterX_2> <tiles/tile13/shape1/hvsync/CounterX_2> <tiles/tile15/shape1/hvsync/CounterX_2> <tiles/tile16/shape1/hvsync/CounterX_2> <tiles/tile17/shape1/hvsync/CounterX_2> <tiles/tile18/shape1/hvsync/CounterX_2> <tiles/tile20/shape1/hvsync/CounterX_2> <tiles/tile21/shape1/hvsync/CounterX_2> <tiles/tile24/shape1/hvsync/CounterX_2> <tiles/tile25/shape1/hvsync/CounterX_2> <tiles/tile7/shape2/hvsync/CounterX_2> <tiles/tile8/shape2/hvsync/CounterX_2> <tiles/tile10/shape2/hvsync/CounterX_2> <tiles/tile11/shape2/hvsync/CounterX_2>
   <tiles/tile14/shape2/hvsync/CounterX_2> <tiles/tile19/shape2/hvsync/CounterX_2> <tiles/tile22/shape2/hvsync/CounterX_2> <tiles/tile23/shape2/hvsync/CounterX_2> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_3> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_3> <tiles/tile1/shape1/hvsync/CounterX_3> <tiles/tile2/shape1/hvsync/CounterX_3> <tiles/tile3/shape1/hvsync/CounterX_3> <tiles/tile4/shape1/hvsync/CounterX_3> <tiles/tile5/shape1/hvsync/CounterX_3> <tiles/tile6/shape1/hvsync/CounterX_3> <tiles/tile9/shape1/hvsync/CounterX_3> <tiles/tile12/shape1/hvsync/CounterX_3> <tiles/tile13/shape1/hvsync/CounterX_3> <tiles/tile15/shape1/hvsync/CounterX_3> <tiles/tile16/shape1/hvsync/CounterX_3> <tiles/tile17/shape1/hvsync/CounterX_3> <tiles/tile18/shape1/hvsync/CounterX_3> <tiles/tile20/shape1/hvsync/CounterX_3> <tiles/tile21/shape1/hvsync/CounterX_3> <tiles/tile24/shape1/hvsync/CounterX_3> <tiles/tile25/shape1/hvsync/CounterX_3> <tiles/tile7/shape2/hvsync/CounterX_3> <tiles/tile8/shape2/hvsync/CounterX_3> <tiles/tile10/shape2/hvsync/CounterX_3> <tiles/tile11/shape2/hvsync/CounterX_3>
   <tiles/tile14/shape2/hvsync/CounterX_3> <tiles/tile19/shape2/hvsync/CounterX_3> <tiles/tile22/shape2/hvsync/CounterX_3> <tiles/tile23/shape2/hvsync/CounterX_3> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_4> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_4> <tiles/tile1/shape1/hvsync/CounterX_4> <tiles/tile2/shape1/hvsync/CounterX_4> <tiles/tile3/shape1/hvsync/CounterX_4> <tiles/tile4/shape1/hvsync/CounterX_4> <tiles/tile5/shape1/hvsync/CounterX_4> <tiles/tile6/shape1/hvsync/CounterX_4> <tiles/tile9/shape1/hvsync/CounterX_4> <tiles/tile12/shape1/hvsync/CounterX_4> <tiles/tile13/shape1/hvsync/CounterX_4> <tiles/tile15/shape1/hvsync/CounterX_4> <tiles/tile16/shape1/hvsync/CounterX_4> <tiles/tile17/shape1/hvsync/CounterX_4> <tiles/tile18/shape1/hvsync/CounterX_4> <tiles/tile20/shape1/hvsync/CounterX_4> <tiles/tile21/shape1/hvsync/CounterX_4> <tiles/tile24/shape1/hvsync/CounterX_4> <tiles/tile25/shape1/hvsync/CounterX_4> <tiles/tile7/shape2/hvsync/CounterX_4> <tiles/tile8/shape2/hvsync/CounterX_4> <tiles/tile10/shape2/hvsync/CounterX_4> <tiles/tile11/shape2/hvsync/CounterX_4>
   <tiles/tile14/shape2/hvsync/CounterX_4> <tiles/tile19/shape2/hvsync/CounterX_4> <tiles/tile22/shape2/hvsync/CounterX_4> <tiles/tile23/shape2/hvsync/CounterX_4> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_5> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_5> <tiles/tile1/shape1/hvsync/CounterX_5> <tiles/tile2/shape1/hvsync/CounterX_5> <tiles/tile3/shape1/hvsync/CounterX_5> <tiles/tile4/shape1/hvsync/CounterX_5> <tiles/tile5/shape1/hvsync/CounterX_5> <tiles/tile6/shape1/hvsync/CounterX_5> <tiles/tile9/shape1/hvsync/CounterX_5> <tiles/tile12/shape1/hvsync/CounterX_5> <tiles/tile13/shape1/hvsync/CounterX_5> <tiles/tile15/shape1/hvsync/CounterX_5> <tiles/tile16/shape1/hvsync/CounterX_5> <tiles/tile17/shape1/hvsync/CounterX_5> <tiles/tile18/shape1/hvsync/CounterX_5> <tiles/tile20/shape1/hvsync/CounterX_5> <tiles/tile21/shape1/hvsync/CounterX_5> <tiles/tile24/shape1/hvsync/CounterX_5> <tiles/tile25/shape1/hvsync/CounterX_5> <tiles/tile7/shape2/hvsync/CounterX_5> <tiles/tile8/shape2/hvsync/CounterX_5> <tiles/tile10/shape2/hvsync/CounterX_5> <tiles/tile11/shape2/hvsync/CounterX_5>
   <tiles/tile14/shape2/hvsync/CounterX_5> <tiles/tile19/shape2/hvsync/CounterX_5> <tiles/tile22/shape2/hvsync/CounterX_5> <tiles/tile23/shape2/hvsync/CounterX_5> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_6> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_6> <tiles/tile1/shape1/hvsync/CounterX_6> <tiles/tile2/shape1/hvsync/CounterX_6> <tiles/tile3/shape1/hvsync/CounterX_6> <tiles/tile4/shape1/hvsync/CounterX_6> <tiles/tile5/shape1/hvsync/CounterX_6> <tiles/tile6/shape1/hvsync/CounterX_6> <tiles/tile9/shape1/hvsync/CounterX_6> <tiles/tile12/shape1/hvsync/CounterX_6> <tiles/tile13/shape1/hvsync/CounterX_6> <tiles/tile15/shape1/hvsync/CounterX_6> <tiles/tile16/shape1/hvsync/CounterX_6> <tiles/tile17/shape1/hvsync/CounterX_6> <tiles/tile18/shape1/hvsync/CounterX_6> <tiles/tile20/shape1/hvsync/CounterX_6> <tiles/tile21/shape1/hvsync/CounterX_6> <tiles/tile24/shape1/hvsync/CounterX_6> <tiles/tile25/shape1/hvsync/CounterX_6> <tiles/tile7/shape2/hvsync/CounterX_6> <tiles/tile8/shape2/hvsync/CounterX_6> <tiles/tile10/shape2/hvsync/CounterX_6> <tiles/tile11/shape2/hvsync/CounterX_6>
   <tiles/tile14/shape2/hvsync/CounterX_6> <tiles/tile19/shape2/hvsync/CounterX_6> <tiles/tile22/shape2/hvsync/CounterX_6> <tiles/tile23/shape2/hvsync/CounterX_6> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_7> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_7> <tiles/tile1/shape1/hvsync/CounterX_7> <tiles/tile2/shape1/hvsync/CounterX_7> <tiles/tile3/shape1/hvsync/CounterX_7> <tiles/tile4/shape1/hvsync/CounterX_7> <tiles/tile5/shape1/hvsync/CounterX_7> <tiles/tile6/shape1/hvsync/CounterX_7> <tiles/tile9/shape1/hvsync/CounterX_7> <tiles/tile12/shape1/hvsync/CounterX_7> <tiles/tile13/shape1/hvsync/CounterX_7> <tiles/tile15/shape1/hvsync/CounterX_7> <tiles/tile16/shape1/hvsync/CounterX_7> <tiles/tile17/shape1/hvsync/CounterX_7> <tiles/tile18/shape1/hvsync/CounterX_7> <tiles/tile20/shape1/hvsync/CounterX_7> <tiles/tile21/shape1/hvsync/CounterX_7> <tiles/tile24/shape1/hvsync/CounterX_7> <tiles/tile25/shape1/hvsync/CounterX_7> <tiles/tile7/shape2/hvsync/CounterX_7> <tiles/tile8/shape2/hvsync/CounterX_7> <tiles/tile10/shape2/hvsync/CounterX_7> <tiles/tile11/shape2/hvsync/CounterX_7>
   <tiles/tile14/shape2/hvsync/CounterX_7> <tiles/tile19/shape2/hvsync/CounterX_7> <tiles/tile22/shape2/hvsync/CounterX_7> <tiles/tile23/shape2/hvsync/CounterX_7> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_8> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_8> <tiles/tile1/shape1/hvsync/CounterX_8> <tiles/tile2/shape1/hvsync/CounterX_8> <tiles/tile3/shape1/hvsync/CounterX_8> <tiles/tile4/shape1/hvsync/CounterX_8> <tiles/tile5/shape1/hvsync/CounterX_8> <tiles/tile6/shape1/hvsync/CounterX_8> <tiles/tile9/shape1/hvsync/CounterX_8> <tiles/tile12/shape1/hvsync/CounterX_8> <tiles/tile13/shape1/hvsync/CounterX_8> <tiles/tile15/shape1/hvsync/CounterX_8> <tiles/tile16/shape1/hvsync/CounterX_8> <tiles/tile17/shape1/hvsync/CounterX_8> <tiles/tile18/shape1/hvsync/CounterX_8> <tiles/tile20/shape1/hvsync/CounterX_8> <tiles/tile21/shape1/hvsync/CounterX_8> <tiles/tile24/shape1/hvsync/CounterX_8> <tiles/tile25/shape1/hvsync/CounterX_8> <tiles/tile7/shape2/hvsync/CounterX_8> <tiles/tile8/shape2/hvsync/CounterX_8> <tiles/tile10/shape2/hvsync/CounterX_8> <tiles/tile11/shape2/hvsync/CounterX_8>
   <tiles/tile14/shape2/hvsync/CounterX_8> <tiles/tile19/shape2/hvsync/CounterX_8> <tiles/tile22/shape2/hvsync/CounterX_8> <tiles/tile23/shape2/hvsync/CounterX_8> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterX_9> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterX_9> <tiles/tile1/shape1/hvsync/CounterX_9> <tiles/tile2/shape1/hvsync/CounterX_9> <tiles/tile3/shape1/hvsync/CounterX_9> <tiles/tile4/shape1/hvsync/CounterX_9> <tiles/tile5/shape1/hvsync/CounterX_9> <tiles/tile6/shape1/hvsync/CounterX_9> <tiles/tile9/shape1/hvsync/CounterX_9> <tiles/tile12/shape1/hvsync/CounterX_9> <tiles/tile13/shape1/hvsync/CounterX_9> <tiles/tile15/shape1/hvsync/CounterX_9> <tiles/tile16/shape1/hvsync/CounterX_9> <tiles/tile17/shape1/hvsync/CounterX_9> <tiles/tile18/shape1/hvsync/CounterX_9> <tiles/tile20/shape1/hvsync/CounterX_9> <tiles/tile21/shape1/hvsync/CounterX_9> <tiles/tile24/shape1/hvsync/CounterX_9> <tiles/tile25/shape1/hvsync/CounterX_9> <tiles/tile7/shape2/hvsync/CounterX_9> <tiles/tile8/shape2/hvsync/CounterX_9> <tiles/tile10/shape2/hvsync/CounterX_9> <tiles/tile11/shape2/hvsync/CounterX_9>
   <tiles/tile14/shape2/hvsync/CounterX_9> <tiles/tile19/shape2/hvsync/CounterX_9> <tiles/tile22/shape2/hvsync/CounterX_9> <tiles/tile23/shape2/hvsync/CounterX_9> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_0> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_0> <tiles/tile1/shape1/hvsync/CounterY_0> <tiles/tile2/shape1/hvsync/CounterY_0> <tiles/tile3/shape1/hvsync/CounterY_0> <tiles/tile4/shape1/hvsync/CounterY_0> <tiles/tile5/shape1/hvsync/CounterY_0> <tiles/tile6/shape1/hvsync/CounterY_0> <tiles/tile9/shape1/hvsync/CounterY_0> <tiles/tile12/shape1/hvsync/CounterY_0> <tiles/tile13/shape1/hvsync/CounterY_0> <tiles/tile15/shape1/hvsync/CounterY_0> <tiles/tile16/shape1/hvsync/CounterY_0> <tiles/tile17/shape1/hvsync/CounterY_0> <tiles/tile18/shape1/hvsync/CounterY_0> <tiles/tile20/shape1/hvsync/CounterY_0> <tiles/tile21/shape1/hvsync/CounterY_0> <tiles/tile24/shape1/hvsync/CounterY_0> <tiles/tile25/shape1/hvsync/CounterY_0> <tiles/tile7/shape2/hvsync/CounterY_0> <tiles/tile8/shape2/hvsync/CounterY_0> <tiles/tile10/shape2/hvsync/CounterY_0> <tiles/tile11/shape2/hvsync/CounterY_0>
   <tiles/tile14/shape2/hvsync/CounterY_0> <tiles/tile19/shape2/hvsync/CounterY_0> <tiles/tile22/shape2/hvsync/CounterY_0> <tiles/tile23/shape2/hvsync/CounterY_0> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_1> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_1> <tiles/tile1/shape1/hvsync/CounterY_1> <tiles/tile2/shape1/hvsync/CounterY_1> <tiles/tile3/shape1/hvsync/CounterY_1> <tiles/tile4/shape1/hvsync/CounterY_1> <tiles/tile5/shape1/hvsync/CounterY_1> <tiles/tile6/shape1/hvsync/CounterY_1> <tiles/tile9/shape1/hvsync/CounterY_1> <tiles/tile12/shape1/hvsync/CounterY_1> <tiles/tile13/shape1/hvsync/CounterY_1> <tiles/tile15/shape1/hvsync/CounterY_1> <tiles/tile16/shape1/hvsync/CounterY_1> <tiles/tile17/shape1/hvsync/CounterY_1> <tiles/tile18/shape1/hvsync/CounterY_1> <tiles/tile20/shape1/hvsync/CounterY_1> <tiles/tile21/shape1/hvsync/CounterY_1> <tiles/tile24/shape1/hvsync/CounterY_1> <tiles/tile25/shape1/hvsync/CounterY_1> <tiles/tile7/shape2/hvsync/CounterY_1> <tiles/tile8/shape2/hvsync/CounterY_1> <tiles/tile10/shape2/hvsync/CounterY_1> <tiles/tile11/shape2/hvsync/CounterY_1>
   <tiles/tile14/shape2/hvsync/CounterY_1> <tiles/tile19/shape2/hvsync/CounterY_1> <tiles/tile22/shape2/hvsync/CounterY_1> <tiles/tile23/shape2/hvsync/CounterY_1> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_2> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_2> <tiles/tile1/shape1/hvsync/CounterY_2> <tiles/tile2/shape1/hvsync/CounterY_2> <tiles/tile3/shape1/hvsync/CounterY_2> <tiles/tile4/shape1/hvsync/CounterY_2> <tiles/tile5/shape1/hvsync/CounterY_2> <tiles/tile6/shape1/hvsync/CounterY_2> <tiles/tile9/shape1/hvsync/CounterY_2> <tiles/tile12/shape1/hvsync/CounterY_2> <tiles/tile13/shape1/hvsync/CounterY_2> <tiles/tile15/shape1/hvsync/CounterY_2> <tiles/tile16/shape1/hvsync/CounterY_2> <tiles/tile17/shape1/hvsync/CounterY_2> <tiles/tile18/shape1/hvsync/CounterY_2> <tiles/tile20/shape1/hvsync/CounterY_2> <tiles/tile21/shape1/hvsync/CounterY_2> <tiles/tile24/shape1/hvsync/CounterY_2> <tiles/tile25/shape1/hvsync/CounterY_2> <tiles/tile7/shape2/hvsync/CounterY_2> <tiles/tile8/shape2/hvsync/CounterY_2> <tiles/tile10/shape2/hvsync/CounterY_2> <tiles/tile11/shape2/hvsync/CounterY_2>
   <tiles/tile14/shape2/hvsync/CounterY_2> <tiles/tile19/shape2/hvsync/CounterY_2> <tiles/tile22/shape2/hvsync/CounterY_2> <tiles/tile23/shape2/hvsync/CounterY_2> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_3> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_3> <tiles/tile1/shape1/hvsync/CounterY_3> <tiles/tile2/shape1/hvsync/CounterY_3> <tiles/tile3/shape1/hvsync/CounterY_3> <tiles/tile4/shape1/hvsync/CounterY_3> <tiles/tile5/shape1/hvsync/CounterY_3> <tiles/tile6/shape1/hvsync/CounterY_3> <tiles/tile9/shape1/hvsync/CounterY_3> <tiles/tile12/shape1/hvsync/CounterY_3> <tiles/tile13/shape1/hvsync/CounterY_3> <tiles/tile15/shape1/hvsync/CounterY_3> <tiles/tile16/shape1/hvsync/CounterY_3> <tiles/tile17/shape1/hvsync/CounterY_3> <tiles/tile18/shape1/hvsync/CounterY_3> <tiles/tile20/shape1/hvsync/CounterY_3> <tiles/tile21/shape1/hvsync/CounterY_3> <tiles/tile24/shape1/hvsync/CounterY_3> <tiles/tile25/shape1/hvsync/CounterY_3> <tiles/tile7/shape2/hvsync/CounterY_3> <tiles/tile8/shape2/hvsync/CounterY_3> <tiles/tile10/shape2/hvsync/CounterY_3> <tiles/tile11/shape2/hvsync/CounterY_3>
   <tiles/tile14/shape2/hvsync/CounterY_3> <tiles/tile19/shape2/hvsync/CounterY_3> <tiles/tile22/shape2/hvsync/CounterY_3> <tiles/tile23/shape2/hvsync/CounterY_3> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_4> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_4> <tiles/tile1/shape1/hvsync/CounterY_4> <tiles/tile2/shape1/hvsync/CounterY_4> <tiles/tile3/shape1/hvsync/CounterY_4> <tiles/tile4/shape1/hvsync/CounterY_4> <tiles/tile5/shape1/hvsync/CounterY_4> <tiles/tile6/shape1/hvsync/CounterY_4> <tiles/tile9/shape1/hvsync/CounterY_4> <tiles/tile12/shape1/hvsync/CounterY_4> <tiles/tile13/shape1/hvsync/CounterY_4> <tiles/tile15/shape1/hvsync/CounterY_4> <tiles/tile16/shape1/hvsync/CounterY_4> <tiles/tile17/shape1/hvsync/CounterY_4> <tiles/tile18/shape1/hvsync/CounterY_4> <tiles/tile20/shape1/hvsync/CounterY_4> <tiles/tile21/shape1/hvsync/CounterY_4> <tiles/tile24/shape1/hvsync/CounterY_4> <tiles/tile25/shape1/hvsync/CounterY_4> <tiles/tile7/shape2/hvsync/CounterY_4> <tiles/tile8/shape2/hvsync/CounterY_4> <tiles/tile10/shape2/hvsync/CounterY_4> <tiles/tile11/shape2/hvsync/CounterY_4>
   <tiles/tile14/shape2/hvsync/CounterY_4> <tiles/tile19/shape2/hvsync/CounterY_4> <tiles/tile22/shape2/hvsync/CounterY_4> <tiles/tile23/shape2/hvsync/CounterY_4> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_5> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_5> <tiles/tile1/shape1/hvsync/CounterY_5> <tiles/tile2/shape1/hvsync/CounterY_5> <tiles/tile3/shape1/hvsync/CounterY_5> <tiles/tile4/shape1/hvsync/CounterY_5> <tiles/tile5/shape1/hvsync/CounterY_5> <tiles/tile6/shape1/hvsync/CounterY_5> <tiles/tile9/shape1/hvsync/CounterY_5> <tiles/tile12/shape1/hvsync/CounterY_5> <tiles/tile13/shape1/hvsync/CounterY_5> <tiles/tile15/shape1/hvsync/CounterY_5> <tiles/tile16/shape1/hvsync/CounterY_5> <tiles/tile17/shape1/hvsync/CounterY_5> <tiles/tile18/shape1/hvsync/CounterY_5> <tiles/tile20/shape1/hvsync/CounterY_5> <tiles/tile21/shape1/hvsync/CounterY_5> <tiles/tile24/shape1/hvsync/CounterY_5> <tiles/tile25/shape1/hvsync/CounterY_5> <tiles/tile7/shape2/hvsync/CounterY_5> <tiles/tile8/shape2/hvsync/CounterY_5> <tiles/tile10/shape2/hvsync/CounterY_5> <tiles/tile11/shape2/hvsync/CounterY_5>
   <tiles/tile14/shape2/hvsync/CounterY_5> <tiles/tile19/shape2/hvsync/CounterY_5> <tiles/tile22/shape2/hvsync/CounterY_5> <tiles/tile23/shape2/hvsync/CounterY_5> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_6> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_6> <tiles/tile1/shape1/hvsync/CounterY_6> <tiles/tile2/shape1/hvsync/CounterY_6> <tiles/tile3/shape1/hvsync/CounterY_6> <tiles/tile4/shape1/hvsync/CounterY_6> <tiles/tile5/shape1/hvsync/CounterY_6> <tiles/tile6/shape1/hvsync/CounterY_6> <tiles/tile9/shape1/hvsync/CounterY_6> <tiles/tile12/shape1/hvsync/CounterY_6> <tiles/tile13/shape1/hvsync/CounterY_6> <tiles/tile15/shape1/hvsync/CounterY_6> <tiles/tile16/shape1/hvsync/CounterY_6> <tiles/tile17/shape1/hvsync/CounterY_6> <tiles/tile18/shape1/hvsync/CounterY_6> <tiles/tile20/shape1/hvsync/CounterY_6> <tiles/tile21/shape1/hvsync/CounterY_6> <tiles/tile24/shape1/hvsync/CounterY_6> <tiles/tile25/shape1/hvsync/CounterY_6> <tiles/tile7/shape2/hvsync/CounterY_6> <tiles/tile8/shape2/hvsync/CounterY_6> <tiles/tile10/shape2/hvsync/CounterY_6> <tiles/tile11/shape2/hvsync/CounterY_6>
   <tiles/tile14/shape2/hvsync/CounterY_6> <tiles/tile19/shape2/hvsync/CounterY_6> <tiles/tile22/shape2/hvsync/CounterY_6> <tiles/tile23/shape2/hvsync/CounterY_6> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_7> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_7> <tiles/tile1/shape1/hvsync/CounterY_7> <tiles/tile2/shape1/hvsync/CounterY_7> <tiles/tile3/shape1/hvsync/CounterY_7> <tiles/tile4/shape1/hvsync/CounterY_7> <tiles/tile5/shape1/hvsync/CounterY_7> <tiles/tile6/shape1/hvsync/CounterY_7> <tiles/tile9/shape1/hvsync/CounterY_7> <tiles/tile12/shape1/hvsync/CounterY_7> <tiles/tile13/shape1/hvsync/CounterY_7> <tiles/tile15/shape1/hvsync/CounterY_7> <tiles/tile16/shape1/hvsync/CounterY_7> <tiles/tile17/shape1/hvsync/CounterY_7> <tiles/tile18/shape1/hvsync/CounterY_7> <tiles/tile20/shape1/hvsync/CounterY_7> <tiles/tile21/shape1/hvsync/CounterY_7> <tiles/tile24/shape1/hvsync/CounterY_7> <tiles/tile25/shape1/hvsync/CounterY_7> <tiles/tile7/shape2/hvsync/CounterY_7> <tiles/tile8/shape2/hvsync/CounterY_7> <tiles/tile10/shape2/hvsync/CounterY_7> <tiles/tile11/shape2/hvsync/CounterY_7>
   <tiles/tile14/shape2/hvsync/CounterY_7> <tiles/tile19/shape2/hvsync/CounterY_7> <tiles/tile22/shape2/hvsync/CounterY_7> <tiles/tile23/shape2/hvsync/CounterY_7> 
INFO:Xst:2261 - The FF/Latch <syncgen/CounterY_8> in Unit <mojo_top_0> is equivalent to the following 26 FFs/Latches, which will be removed : <tiles/selector/hvsync/CounterY_8> <tiles/tile1/shape1/hvsync/CounterY_8> <tiles/tile2/shape1/hvsync/CounterY_8> <tiles/tile3/shape1/hvsync/CounterY_8> <tiles/tile4/shape1/hvsync/CounterY_8> <tiles/tile5/shape1/hvsync/CounterY_8> <tiles/tile6/shape1/hvsync/CounterY_8> <tiles/tile9/shape1/hvsync/CounterY_8> <tiles/tile12/shape1/hvsync/CounterY_8> <tiles/tile13/shape1/hvsync/CounterY_8> <tiles/tile15/shape1/hvsync/CounterY_8> <tiles/tile16/shape1/hvsync/CounterY_8> <tiles/tile17/shape1/hvsync/CounterY_8> <tiles/tile18/shape1/hvsync/CounterY_8> <tiles/tile20/shape1/hvsync/CounterY_8> <tiles/tile21/shape1/hvsync/CounterY_8> <tiles/tile24/shape1/hvsync/CounterY_8> <tiles/tile25/shape1/hvsync/CounterY_8> <tiles/tile7/shape2/hvsync/CounterY_8> <tiles/tile8/shape2/hvsync/CounterY_8> <tiles/tile10/shape2/hvsync/CounterY_8> <tiles/tile11/shape2/hvsync/CounterY_8>
   <tiles/tile14/shape2/hvsync/CounterY_8> <tiles/tile19/shape2/hvsync/CounterY_8> <tiles/tile22/shape2/hvsync/CounterY_8> <tiles/tile23/shape2/hvsync/CounterY_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 46.
FlipFlop syncgen/CounterX_0 has been replicated 5 time(s)
FlipFlop syncgen/CounterX_1 has been replicated 4 time(s)
FlipFlop syncgen/CounterX_2 has been replicated 4 time(s)
FlipFlop syncgen/CounterX_3 has been replicated 4 time(s)
FlipFlop syncgen/CounterX_4 has been replicated 4 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 206
 Flip-Flops                                            : 206

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
---------------------------------------------------------------+----------------------------------------+-------+
Clock Signal                                                   | Clock buffer(FF name)                  | Load  |
---------------------------------------------------------------+----------------------------------------+-------+
clk                                                            | BUFGP                                  | 206   |
tiles/selector/base/_n0215<1>(tiles/selector/base/_n0215<1>1:O)| BUFG(*)(tiles/selector/base/outdata_32)| 25    |
---------------------------------------------------------------+----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.353ns (Maximum Frequency: 96.595MHz)
   Minimum input arrival time before clock: 5.983ns
   Maximum output required time after clock: 5.054ns
   Maximum combinational path delay: No path found

=========================================================================
