Search.setIndex({"alltitles": {"API Reference": [[17, "api-reference"]], "Attributes": [[5, "attributes"], [6, "attributes"], [9, "attributes"], [14, "attributes"]], "Available pad rings": [[19, "available-pad-rings"]], "Available processes": [[19, "available-processes"]], "ChipFlow Library Documentation": [[20, "chipflow-library-documentation"]], "Classes": [[2, "classes"], [5, "classes"], [6, "classes"], [7, "classes"], [8, "classes"], [9, "classes"], [11, "classes"], [12, "classes"], [14, "classes"], [15, "classes"], [16, "classes"]], "Exceptions": [[0, "exceptions"], [3, "exceptions"], [4, "exceptions"]], "Functions": [[0, "functions"], [1, "functions"], [5, "functions"], [6, "functions"], [9, "functions"]], "Intro to chipflow.toml": [[19, "intro-to-chipflow-toml"]], "Module Contents": [[0, "module-contents"], [1, "module-contents"], [2, "module-contents"], [3, "module-contents"], [5, "module-contents"], [7, "module-contents"], [8, "module-contents"], [9, "module-contents"], [11, "module-contents"], [12, "module-contents"], [14, "module-contents"], [15, "module-contents"], [16, "module-contents"]], "Package Contents": [[4, "package-contents"], [6, "package-contents"]], "Submodules": [[4, "submodules"], [6, "submodules"], [10, "submodules"], [13, "submodules"]], "The chipflow command": [[18, "the-chipflow-command"]], "[chipflow.clocks]": [[19, "chipflow-clocks"]], "[chipflow.resets]": [[19, "chipflow-resets"]], "[chipflow.silicon]": [[19, "chipflow-silicon"]], "[chipflow.steps]": [[19, "chipflow-steps"]], "[chipflow.top]": [[19, "chipflow-top"]], "[chipflow]": [[19, "chipflow"]], "[silicon.pads]": [[19, "silicon-pads"]], "[silicon.power]": [[19, "silicon-power"]], "chipflow pin lock": [[18, "chipflow-pin-lock"]], "chipflow silicon": [[18, "chipflow-silicon"]], "chipflow sim": [[18, "chipflow-sim"]], "chipflow software": [[18, "chipflow-software"]], "chipflow_lib": [[4, "module-chipflow_lib"]], "chipflow_lib.cli": [[0, "module-chipflow_lib.cli"]], "chipflow_lib.config": [[1, "module-chipflow_lib.config"]], "chipflow_lib.config_models": [[2, "module-chipflow_lib.config_models"]], "chipflow_lib.errors": [[3, "module-chipflow_lib.errors"]], "chipflow_lib.pin_lock": [[5, "module-chipflow_lib.pin_lock"]], "chipflow_lib.platforms": [[6, "module-chipflow_lib.platforms"]], "chipflow_lib.platforms.silicon": [[7, "module-chipflow_lib.platforms.silicon"]], "chipflow_lib.platforms.sim": [[8, "module-chipflow_lib.platforms.sim"]], "chipflow_lib.platforms.utils": [[9, "module-chipflow_lib.platforms.utils"]], "chipflow_lib.software": [[10, "module-chipflow_lib.software"]], "chipflow_lib.software.soft_gen": [[11, "module-chipflow_lib.software.soft_gen"]], "chipflow_lib.steps": [[13, "module-chipflow_lib.steps"]], "chipflow_lib.steps.board": [[12, "module-chipflow_lib.steps.board"]], "chipflow_lib.steps.silicon": [[14, "module-chipflow_lib.steps.silicon"]], "chipflow_lib.steps.sim": [[15, "module-chipflow_lib.steps.sim"]], "chipflow_lib.steps.software": [[16, "module-chipflow_lib.steps.software"]]}, "docnames": ["autoapi/chipflow_lib/cli/index", "autoapi/chipflow_lib/config/index", "autoapi/chipflow_lib/config_models/index", "autoapi/chipflow_lib/errors/index", "autoapi/chipflow_lib/index", "autoapi/chipflow_lib/pin_lock/index", "autoapi/chipflow_lib/platforms/index", "autoapi/chipflow_lib/platforms/silicon/index", "autoapi/chipflow_lib/platforms/sim/index", "autoapi/chipflow_lib/platforms/utils/index", "autoapi/chipflow_lib/software/index", "autoapi/chipflow_lib/software/soft_gen/index", "autoapi/chipflow_lib/steps/board/index", "autoapi/chipflow_lib/steps/index", "autoapi/chipflow_lib/steps/silicon/index", "autoapi/chipflow_lib/steps/sim/index", "autoapi/chipflow_lib/steps/software/index", "autoapi/index", "chipflow-commands", "chipflow-toml-guide", "index"], "envversion": {"sphinx": 61, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.intersphinx": 1}, "filenames": ["autoapi/chipflow_lib/cli/index.rst", "autoapi/chipflow_lib/config/index.rst", "autoapi/chipflow_lib/config_models/index.rst", "autoapi/chipflow_lib/errors/index.rst", "autoapi/chipflow_lib/index.rst", "autoapi/chipflow_lib/pin_lock/index.rst", "autoapi/chipflow_lib/platforms/index.rst", "autoapi/chipflow_lib/platforms/silicon/index.rst", "autoapi/chipflow_lib/platforms/sim/index.rst", "autoapi/chipflow_lib/platforms/utils/index.rst", "autoapi/chipflow_lib/software/index.rst", "autoapi/chipflow_lib/software/soft_gen/index.rst", "autoapi/chipflow_lib/steps/board/index.rst", "autoapi/chipflow_lib/steps/index.rst", "autoapi/chipflow_lib/steps/silicon/index.rst", "autoapi/chipflow_lib/steps/sim/index.rst", "autoapi/chipflow_lib/steps/software/index.rst", "autoapi/index.rst", "chipflow-commands.rst", "chipflow-toml-guide.rst", "index.rst"], "indexentries": {"add_extra_init() (chipflow_lib.software.soft_gen.softwaregenerator method)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.add_extra_init", false]], "add_file() (chipflow_lib.platforms.silicon.siliconplatform method)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatform.add_file", false]], "add_file() (chipflow_lib.platforms.siliconplatform method)": [[6, "chipflow_lib.platforms.SiliconPlatform.add_file", false]], "add_file() (chipflow_lib.platforms.sim.simplatform method)": [[8, "chipflow_lib.platforms.sim.SimPlatform.add_file", false]], "add_file() (chipflow_lib.platforms.simplatform method)": [[6, "chipflow_lib.platforms.SimPlatform.add_file", false]], "add_model() (chipflow_lib.platforms.sim.simplatform method)": [[8, "chipflow_lib.platforms.sim.SimPlatform.add_model", false]], "add_model() (chipflow_lib.platforms.simplatform method)": [[6, "chipflow_lib.platforms.SimPlatform.add_model", false]], "add_monitor() (chipflow_lib.platforms.sim.simplatform method)": [[8, "chipflow_lib.platforms.sim.SimPlatform.add_monitor", false]], "add_monitor() (chipflow_lib.platforms.simplatform method)": [[6, "chipflow_lib.platforms.SimPlatform.add_monitor", false]], "add_periph() (chipflow_lib.software.soft_gen.softwaregenerator method)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.add_periph", false]], "allocate_pins() (in module chipflow_lib.pin_lock)": [[5, "chipflow_lib.pin_lock.allocate_pins", false]], "annotations() (chipflow_lib.platforms.pinsignature method)": [[6, "chipflow_lib.platforms.PinSignature.annotations", false]], "annotations() (chipflow_lib.platforms.utils.pinsignature method)": [[9, "chipflow_lib.platforms.utils.PinSignature.annotations", false]], "bidirpinsignature() (in module chipflow_lib.platforms)": [[6, "chipflow_lib.platforms.BidirPinSignature", false]], "bidirpinsignature() (in module chipflow_lib.platforms.utils)": [[9, "chipflow_lib.platforms.utils.BidirPinSignature", false]], "boardstep (class in chipflow_lib.steps.board)": [[12, "chipflow_lib.steps.board.BoardStep", false]], "build() (chipflow_lib.platforms.silicon.siliconplatform method)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatform.build", false]], "build() (chipflow_lib.platforms.siliconplatform method)": [[6, "chipflow_lib.platforms.SiliconPlatform.build", false]], "build() (chipflow_lib.platforms.sim.simplatform method)": [[8, "chipflow_lib.platforms.sim.SimPlatform.build", false]], "build() (chipflow_lib.platforms.simplatform method)": [[6, "chipflow_lib.platforms.SimPlatform.build", false]], "build() (chipflow_lib.steps.board.boardstep method)": [[12, "chipflow_lib.steps.board.BoardStep.build", false]], "build() (chipflow_lib.steps.sim.simstep method)": [[15, "chipflow_lib.steps.sim.SimStep.build", false]], "build() (chipflow_lib.steps.software.softwarestep method)": [[16, "chipflow_lib.steps.software.SoftwareStep.build", false]], "build_cli_parser() (chipflow_lib.pin_lock.pincommand method)": [[5, "chipflow_lib.pin_lock.PinCommand.build_cli_parser", false]], "build_cli_parser() (chipflow_lib.steps.board.boardstep method)": [[12, "chipflow_lib.steps.board.BoardStep.build_cli_parser", false]], "build_cli_parser() (chipflow_lib.steps.silicon.siliconstep method)": [[14, "chipflow_lib.steps.silicon.SiliconStep.build_cli_parser", false]], "build_cli_parser() (chipflow_lib.steps.sim.simstep method)": [[15, "chipflow_lib.steps.sim.SimStep.build_cli_parser", false]], "build_cli_parser() (chipflow_lib.steps.software.softwarestep method)": [[16, "chipflow_lib.steps.software.SoftwareStep.build_cli_parser", false]], "build_dir (chipflow_lib.platforms.sim.simplatform attribute)": [[8, "chipflow_lib.platforms.sim.SimPlatform.build_dir", false]], "build_dir (chipflow_lib.platforms.simplatform attribute)": [[6, "chipflow_lib.platforms.SimPlatform.build_dir", false]], "buttons (chipflow_lib.platforms.sim.simplatform attribute)": [[8, "chipflow_lib.platforms.sim.SimPlatform.buttons", false]], "buttons (chipflow_lib.platforms.simplatform attribute)": [[6, "chipflow_lib.platforms.SimPlatform.buttons", false]], "chipflow (chipflow_lib.config_models.config attribute)": [[2, "chipflow_lib.config_models.Config.chipflow", false]], "chipflow_lib": [[4, "module-chipflow_lib", false]], "chipflow_lib.cli": [[0, "module-chipflow_lib.cli", false]], "chipflow_lib.config": [[1, "module-chipflow_lib.config", false]], "chipflow_lib.config_models": [[2, "module-chipflow_lib.config_models", false]], "chipflow_lib.errors": [[3, "module-chipflow_lib.errors", false]], "chipflow_lib.pin_lock": [[5, "module-chipflow_lib.pin_lock", false]], "chipflow_lib.platforms": [[6, "module-chipflow_lib.platforms", false]], "chipflow_lib.platforms.silicon": [[7, "module-chipflow_lib.platforms.silicon", false]], "chipflow_lib.platforms.sim": [[8, "module-chipflow_lib.platforms.sim", false]], "chipflow_lib.platforms.utils": [[9, "module-chipflow_lib.platforms.utils", false]], "chipflow_lib.software": [[10, "module-chipflow_lib.software", false]], "chipflow_lib.software.soft_gen": [[11, "module-chipflow_lib.software.soft_gen", false]], "chipflow_lib.steps": [[13, "module-chipflow_lib.steps", false]], "chipflow_lib.steps.board": [[12, "module-chipflow_lib.steps.board", false]], "chipflow_lib.steps.silicon": [[14, "module-chipflow_lib.steps.silicon", false]], "chipflow_lib.steps.sim": [[15, "module-chipflow_lib.steps.sim", false]], "chipflow_lib.steps.software": [[16, "module-chipflow_lib.steps.software", false]], "chipflowconfig (class in chipflow_lib.config_models)": [[2, "chipflow_lib.config_models.ChipFlowConfig", false]], "chipflowerror": [[3, "chipflow_lib.errors.ChipFlowError", false], [4, "chipflow_lib.ChipFlowError", false]], "clk (chipflow_lib.platforms.sim.simplatform attribute)": [[8, "chipflow_lib.platforms.sim.SimPlatform.clk", false]], "clk (chipflow_lib.platforms.simplatform attribute)": [[6, "chipflow_lib.platforms.SimPlatform.clk", false]], "clock": [[19, "term-clock", true]], "clocks (chipflow_lib.config_models.chipflowconfig attribute)": [[2, "chipflow_lib.config_models.ChipFlowConfig.clocks", false]], "config (chipflow_lib.pin_lock.pincommand attribute)": [[5, "chipflow_lib.pin_lock.PinCommand.config", false]], "config (chipflow_lib.steps.silicon.siliconstep attribute)": [[14, "chipflow_lib.steps.silicon.SiliconStep.config", false]], "config (class in chipflow_lib.config_models)": [[2, "chipflow_lib.config_models.Config", false]], "config_model (chipflow_lib.steps.silicon.siliconstep attribute)": [[14, "chipflow_lib.steps.silicon.SiliconStep.config_model", false]], "count_member_pins() (in module chipflow_lib.pin_lock)": [[5, "chipflow_lib.pin_lock.count_member_pins", false]], "debug (chipflow_lib.config_models.siliconconfig attribute)": [[2, "chipflow_lib.config_models.SiliconConfig.debug", false]], "default_clock() (chipflow_lib.platforms.silicon.siliconplatform method)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatform.default_clock", false]], "default_clock() (chipflow_lib.platforms.siliconplatform method)": [[6, "chipflow_lib.platforms.SiliconPlatform.default_clock", false]], "defines (chipflow_lib.software.soft_gen.softwaregenerator attribute)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.defines", false]], "direction (chipflow_lib.platforms.pinsignature property)": [[6, "chipflow_lib.platforms.PinSignature.direction", false]], "direction (chipflow_lib.platforms.silicon.siliconplatformport property)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatformPort.direction", false]], "direction (chipflow_lib.platforms.siliconplatformport property)": [[6, "chipflow_lib.platforms.SiliconPlatformPort.direction", false]], "direction (chipflow_lib.platforms.utils.pinsignature property)": [[9, "chipflow_lib.platforms.utils.PinSignature.direction", false]], "doit_build() (chipflow_lib.steps.sim.simstep method)": [[15, "chipflow_lib.steps.sim.SimStep.doit_build", false]], "doit_build() (chipflow_lib.steps.software.softwarestep method)": [[16, "chipflow_lib.steps.software.SoftwareStep.doit_build", false]], "doit_build_module (chipflow_lib.steps.sim.simstep attribute)": [[15, "chipflow_lib.steps.sim.SimStep.doit_build_module", false]], "doit_build_module (chipflow_lib.steps.software.softwarestep attribute)": [[16, "chipflow_lib.steps.software.SoftwareStep.doit_build_module", false]], "elaborate() (chipflow_lib.steps.silicon.silicontop method)": [[14, "chipflow_lib.steps.silicon.SiliconTop.elaborate", false]], "extra_files (chipflow_lib.platforms.sim.simplatform attribute)": [[8, "chipflow_lib.platforms.sim.SimPlatform.extra_files", false]], "extra_files (chipflow_lib.platforms.simplatform attribute)": [[6, "chipflow_lib.platforms.SimPlatform.extra_files", false]], "extra_init (chipflow_lib.software.soft_gen.softwaregenerator attribute)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.extra_init", false]], "generate() (chipflow_lib.software.soft_gen.softwaregenerator method)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.generate", false]], "get_dir_models() (in module chipflow_lib.config)": [[1, "chipflow_lib.config.get_dir_models", false]], "get_dir_software() (in module chipflow_lib.config)": [[1, "chipflow_lib.config.get_dir_software", false]], "get_io_buffer() (chipflow_lib.platforms.silicon.siliconplatform method)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatform.get_io_buffer", false]], "get_io_buffer() (chipflow_lib.platforms.siliconplatform method)": [[6, "chipflow_lib.platforms.SiliconPlatform.get_io_buffer", false]], "i (chipflow_lib.platforms.silicon.siliconplatformport property)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatformPort.i", false]], "i (chipflow_lib.platforms.siliconplatformport property)": [[6, "chipflow_lib.platforms.SiliconPlatformPort.i", false]], "inputpinsignature() (in module chipflow_lib.platforms)": [[6, "chipflow_lib.platforms.InputPinSignature", false]], "inputpinsignature() (in module chipflow_lib.platforms.utils)": [[9, "chipflow_lib.platforms.utils.InputPinSignature", false]], "instantiate_ports() (chipflow_lib.platforms.silicon.siliconplatform method)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatform.instantiate_ports", false]], "instantiate_ports() (chipflow_lib.platforms.siliconplatform method)": [[6, "chipflow_lib.platforms.SiliconPlatform.instantiate_ports", false]], "invert (chipflow_lib.platforms.silicon.siliconplatformport property)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatformPort.invert", false]], "invert (chipflow_lib.platforms.siliconplatformport property)": [[6, "chipflow_lib.platforms.SiliconPlatformPort.invert", false]], "lds (chipflow_lib.software.soft_gen.softwaregenerator property)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.lds", false]], "load_pinlock() (in module chipflow_lib.platforms)": [[6, "chipflow_lib.platforms.load_pinlock", false]], "load_pinlock() (in module chipflow_lib.platforms.utils)": [[9, "chipflow_lib.platforms.utils.load_pinlock", false]], "loc": [[19, "term-loc", true]], "loc (chipflow_lib.config_models.padconfig attribute)": [[2, "chipflow_lib.config_models.PadConfig.loc", false]], "lock() (chipflow_lib.pin_lock.pincommand method)": [[5, "chipflow_lib.pin_lock.PinCommand.lock", false]], "lock_pins() (in module chipflow_lib.pin_lock)": [[5, "chipflow_lib.pin_lock.lock_pins", false]], "logger (in module chipflow_lib.pin_lock)": [[5, "chipflow_lib.pin_lock.logger", false]], "logger (in module chipflow_lib.steps.silicon)": [[14, "chipflow_lib.steps.silicon.logger", false]], "module": [[0, "module-chipflow_lib.cli", false], [1, "module-chipflow_lib.config", false], [2, "module-chipflow_lib.config_models", false], [3, "module-chipflow_lib.errors", false], [4, "module-chipflow_lib", false], [5, "module-chipflow_lib.pin_lock", false], [6, "module-chipflow_lib.platforms", false], [7, "module-chipflow_lib.platforms.silicon", false], [8, "module-chipflow_lib.platforms.sim", false], [9, "module-chipflow_lib.platforms.utils", false], [10, "module-chipflow_lib.software", false], [11, "module-chipflow_lib.software.soft_gen", false], [12, "module-chipflow_lib.steps.board", false], [13, "module-chipflow_lib.steps", false], [14, "module-chipflow_lib.steps.silicon", false], [15, "module-chipflow_lib.steps.sim", false], [16, "module-chipflow_lib.steps.software", false]], "module class path": [[19, "term-module-class-path", true]], "o (chipflow_lib.platforms.silicon.siliconplatformport property)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatformPort.o", false]], "o (chipflow_lib.platforms.siliconplatformport property)": [[6, "chipflow_lib.platforms.SiliconPlatformPort.o", false]], "oe (chipflow_lib.platforms.silicon.siliconplatformport property)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatformPort.oe", false]], "oe (chipflow_lib.platforms.siliconplatformport property)": [[6, "chipflow_lib.platforms.SiliconPlatformPort.oe", false]], "options() (chipflow_lib.platforms.pinsignature method)": [[6, "chipflow_lib.platforms.PinSignature.options", false]], "options() (chipflow_lib.platforms.utils.pinsignature method)": [[9, "chipflow_lib.platforms.utils.PinSignature.options", false]], "outputpinsignature() (in module chipflow_lib.platforms)": [[6, "chipflow_lib.platforms.OutputPinSignature", false]], "outputpinsignature() (in module chipflow_lib.platforms.utils)": [[9, "chipflow_lib.platforms.utils.OutputPinSignature", false]], "package (chipflow_lib.config_models.siliconconfig attribute)": [[2, "chipflow_lib.config_models.SiliconConfig.package", false]], "package_definitions (in module chipflow_lib.platforms)": [[6, "chipflow_lib.platforms.PACKAGE_DEFINITIONS", false]], "package_definitions (in module chipflow_lib.platforms.utils)": [[9, "chipflow_lib.platforms.utils.PACKAGE_DEFINITIONS", false]], "padconfig (class in chipflow_lib.config_models)": [[2, "chipflow_lib.config_models.PadConfig", false]], "pads (chipflow_lib.config_models.siliconconfig attribute)": [[2, "chipflow_lib.config_models.SiliconConfig.pads", false]], "periphs (chipflow_lib.software.soft_gen.softwaregenerator attribute)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.periphs", false]], "pin_annotation_schema (in module chipflow_lib.platforms)": [[6, "chipflow_lib.platforms.PIN_ANNOTATION_SCHEMA", false]], "pin_annotation_schema (in module chipflow_lib.platforms.utils)": [[9, "chipflow_lib.platforms.utils.PIN_ANNOTATION_SCHEMA", false]], "pincommand (class in chipflow_lib.pin_lock)": [[5, "chipflow_lib.pin_lock.PinCommand", false]], "pins (chipflow_lib.platforms.silicon.siliconplatformport property)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatformPort.pins", false]], "pins (chipflow_lib.platforms.siliconplatformport property)": [[6, "chipflow_lib.platforms.SiliconPlatformPort.pins", false]], "pinsignature (class in chipflow_lib.platforms)": [[6, "chipflow_lib.platforms.PinSignature", false]], "pinsignature (class in chipflow_lib.platforms.utils)": [[9, "chipflow_lib.platforms.utils.PinSignature", false]], "platform (chipflow_lib.steps.board.boardstep attribute)": [[12, "chipflow_lib.steps.board.BoardStep.platform", false]], "platform (chipflow_lib.steps.silicon.siliconstep attribute)": [[14, "chipflow_lib.steps.silicon.SiliconStep.platform", false]], "platform (chipflow_lib.steps.sim.simstep attribute)": [[15, "chipflow_lib.steps.sim.SimStep.platform", false]], "ports (chipflow_lib.platforms.silicon.siliconplatform property)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatform.ports", false]], "ports (chipflow_lib.platforms.siliconplatform property)": [[6, "chipflow_lib.platforms.SiliconPlatform.ports", false]], "power (chipflow_lib.config_models.siliconconfig attribute)": [[2, "chipflow_lib.config_models.SiliconConfig.power", false]], "prepare() (chipflow_lib.steps.silicon.siliconstep method)": [[14, "chipflow_lib.steps.silicon.SiliconStep.prepare", false]], "process (chipflow_lib.config_models.siliconconfig attribute)": [[2, "chipflow_lib.config_models.SiliconConfig.process", false]], "project_name (chipflow_lib.config_models.chipflowconfig attribute)": [[2, "chipflow_lib.config_models.ChipFlowConfig.project_name", false]], "project_name (chipflow_lib.steps.silicon.siliconstep attribute)": [[14, "chipflow_lib.steps.silicon.SiliconStep.project_name", false]], "ram_size (chipflow_lib.software.soft_gen.softwaregenerator attribute)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.ram_size", false]], "ram_start (chipflow_lib.software.soft_gen.softwaregenerator attribute)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.ram_start", false]], "request() (chipflow_lib.platforms.silicon.siliconplatform method)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatform.request", false]], "request() (chipflow_lib.platforms.siliconplatform method)": [[6, "chipflow_lib.platforms.SiliconPlatform.request", false]], "reset": [[19, "term-reset", true]], "resets (chipflow_lib.config_models.chipflowconfig attribute)": [[2, "chipflow_lib.config_models.ChipFlowConfig.resets", false]], "rom_size (chipflow_lib.software.soft_gen.softwaregenerator attribute)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.rom_size", false]], "rom_start (chipflow_lib.software.soft_gen.softwaregenerator attribute)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.rom_start", false]], "rst (chipflow_lib.platforms.sim.simplatform attribute)": [[8, "chipflow_lib.platforms.sim.SimPlatform.rst", false]], "rst (chipflow_lib.platforms.simplatform attribute)": [[6, "chipflow_lib.platforms.SimPlatform.rst", false]], "run() (in module chipflow_lib.cli)": [[0, "chipflow_lib.cli.run", false]], "run_cli() (chipflow_lib.pin_lock.pincommand method)": [[5, "chipflow_lib.pin_lock.PinCommand.run_cli", false]], "run_cli() (chipflow_lib.steps.board.boardstep method)": [[12, "chipflow_lib.steps.board.BoardStep.run_cli", false]], "run_cli() (chipflow_lib.steps.silicon.siliconstep method)": [[14, "chipflow_lib.steps.silicon.SiliconStep.run_cli", false]], "run_cli() (chipflow_lib.steps.sim.simstep method)": [[15, "chipflow_lib.steps.sim.SimStep.run_cli", false]], "run_cli() (chipflow_lib.steps.software.softwarestep method)": [[16, "chipflow_lib.steps.software.SoftwareStep.run_cli", false]], "silicon (chipflow_lib.config_models.chipflowconfig attribute)": [[2, "chipflow_lib.config_models.ChipFlowConfig.silicon", false]], "silicon (chipflow_lib.config_models.stepsconfig attribute)": [[2, "chipflow_lib.config_models.StepsConfig.silicon", false]], "silicon_config (chipflow_lib.steps.silicon.siliconstep attribute)": [[14, "chipflow_lib.steps.silicon.SiliconStep.silicon_config", false]], "siliconconfig (class in chipflow_lib.config_models)": [[2, "chipflow_lib.config_models.SiliconConfig", false]], "siliconplatform (class in chipflow_lib.platforms)": [[6, "chipflow_lib.platforms.SiliconPlatform", false]], "siliconplatform (class in chipflow_lib.platforms.silicon)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatform", false]], "siliconplatformport (class in chipflow_lib.platforms)": [[6, "chipflow_lib.platforms.SiliconPlatformPort", false]], "siliconplatformport (class in chipflow_lib.platforms.silicon)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatformPort", false]], "siliconstep (class in chipflow_lib.steps.silicon)": [[14, "chipflow_lib.steps.silicon.SiliconStep", false]], "silicontop (class in chipflow_lib.steps.silicon)": [[14, "chipflow_lib.steps.silicon.SiliconTop", false]], "sim_boxes (chipflow_lib.platforms.sim.simplatform attribute)": [[8, "chipflow_lib.platforms.sim.SimPlatform.sim_boxes", false]], "sim_boxes (chipflow_lib.platforms.simplatform attribute)": [[6, "chipflow_lib.platforms.SimPlatform.sim_boxes", false]], "simplatform (class in chipflow_lib.platforms)": [[6, "chipflow_lib.platforms.SimPlatform", false]], "simplatform (class in chipflow_lib.platforms.sim)": [[8, "chipflow_lib.platforms.sim.SimPlatform", false]], "simstep (class in chipflow_lib.steps.sim)": [[15, "chipflow_lib.steps.sim.SimStep", false]], "soc_h (chipflow_lib.software.soft_gen.softwaregenerator property)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.soc_h", false]], "softwaregenerator (class in chipflow_lib.software.soft_gen)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator", false]], "softwarestep (class in chipflow_lib.steps.software)": [[16, "chipflow_lib.steps.software.SoftwareStep", false]], "start (chipflow_lib.software.soft_gen.softwaregenerator property)": [[11, "chipflow_lib.software.soft_gen.SoftwareGenerator.start", false]], "steps (chipflow_lib.config_models.chipflowconfig attribute)": [[2, "chipflow_lib.config_models.ChipFlowConfig.steps", false]], "stepsconfig (class in chipflow_lib.config_models)": [[2, "chipflow_lib.config_models.StepsConfig", false]], "submit() (chipflow_lib.steps.silicon.siliconstep method)": [[14, "chipflow_lib.steps.silicon.SiliconStep.submit", false]], "top (chipflow_lib.config_models.chipflowconfig attribute)": [[2, "chipflow_lib.config_models.ChipFlowConfig.top", false]], "top_interfaces() (in module chipflow_lib.platforms)": [[6, "chipflow_lib.platforms.top_interfaces", false]], "top_interfaces() (in module chipflow_lib.platforms.utils)": [[9, "chipflow_lib.platforms.utils.top_interfaces", false]], "type": [[19, "term-type", true]], "type (chipflow_lib.config_models.padconfig attribute)": [[2, "chipflow_lib.config_models.PadConfig.type", false]], "unexpectederror": [[0, "chipflow_lib.cli.UnexpectedError", false]], "validate_loc_format() (chipflow_lib.config_models.padconfig method)": [[2, "chipflow_lib.config_models.PadConfig.validate_loc_format", false]], "validate_pad_dict() (chipflow_lib.config_models.padconfig class method)": [[2, "chipflow_lib.config_models.PadConfig.validate_pad_dict", false]], "validate_pad_dicts() (chipflow_lib.config_models.siliconconfig class method)": [[2, "chipflow_lib.config_models.SiliconConfig.validate_pad_dicts", false]], "width() (chipflow_lib.platforms.pinsignature method)": [[6, "chipflow_lib.platforms.PinSignature.width", false]], "width() (chipflow_lib.platforms.utils.pinsignature method)": [[9, "chipflow_lib.platforms.utils.PinSignature.width", false]], "wire() (chipflow_lib.platforms.silicon.siliconplatformport method)": [[7, "chipflow_lib.platforms.silicon.SiliconPlatformPort.wire", false]], "wire() (chipflow_lib.platforms.siliconplatformport method)": [[6, "chipflow_lib.platforms.SiliconPlatformPort.wire", false]]}, "objects": {"": [[4, 0, 0, "-", "chipflow_lib"]], "chipflow_lib": [[4, 1, 1, "", "ChipFlowError"], [0, 0, 0, "-", "cli"], [1, 0, 0, "-", "config"], [2, 0, 0, "-", "config_models"], [3, 0, 0, "-", "errors"], [5, 0, 0, "-", "pin_lock"], [6, 0, 0, "-", "platforms"], [10, 0, 0, "-", "software"], [13, 0, 0, "-", "steps"]], "chipflow_lib.cli": [[0, 1, 1, "", "UnexpectedError"], [0, 2, 1, "", "run"]], "chipflow_lib.config": [[1, 2, 1, "", "get_dir_models"], [1, 2, 1, "", "get_dir_software"]], "chipflow_lib.config_models": [[2, 3, 1, "", "ChipFlowConfig"], [2, 3, 1, "", "Config"], [2, 3, 1, "", "PadConfig"], [2, 3, 1, "", "SiliconConfig"], [2, 3, 1, "", "StepsConfig"]], "chipflow_lib.config_models.ChipFlowConfig": [[2, 4, 1, "", "clocks"], [2, 4, 1, "", "project_name"], [2, 4, 1, "", "resets"], [2, 4, 1, "", "silicon"], [2, 4, 1, "", "steps"], [2, 4, 1, "", "top"]], "chipflow_lib.config_models.Config": [[2, 4, 1, "", "chipflow"]], "chipflow_lib.config_models.PadConfig": [[2, 4, 1, "", "loc"], [2, 4, 1, "", "type"], [2, 5, 1, "", "validate_loc_format"], [2, 5, 1, "", "validate_pad_dict"]], "chipflow_lib.config_models.SiliconConfig": [[2, 4, 1, "", "debug"], [2, 4, 1, "", "package"], [2, 4, 1, "", "pads"], [2, 4, 1, "", "power"], [2, 4, 1, "", "process"], [2, 5, 1, "", "validate_pad_dicts"]], "chipflow_lib.config_models.StepsConfig": [[2, 4, 1, "", "silicon"]], "chipflow_lib.errors": [[3, 1, 1, "", "ChipFlowError"]], "chipflow_lib.pin_lock": [[5, 3, 1, "", "PinCommand"], [5, 2, 1, "", "allocate_pins"], [5, 2, 1, "", "count_member_pins"], [5, 2, 1, "", "lock_pins"], [5, 6, 1, "", "logger"]], "chipflow_lib.pin_lock.PinCommand": [[5, 5, 1, "", "build_cli_parser"], [5, 4, 1, "", "config"], [5, 5, 1, "", "lock"], [5, 5, 1, "", "run_cli"]], "chipflow_lib.platforms": [[6, 2, 1, "", "BidirPinSignature"], [6, 2, 1, "", "InputPinSignature"], [6, 2, 1, "", "OutputPinSignature"], [6, 6, 1, "", "PACKAGE_DEFINITIONS"], [6, 6, 1, "", "PIN_ANNOTATION_SCHEMA"], [6, 3, 1, "", "PinSignature"], [6, 3, 1, "", "SiliconPlatform"], [6, 3, 1, "", "SiliconPlatformPort"], [6, 3, 1, "", "SimPlatform"], [6, 2, 1, "", "load_pinlock"], [7, 0, 0, "-", "silicon"], [8, 0, 0, "-", "sim"], [6, 2, 1, "", "top_interfaces"], [9, 0, 0, "-", "utils"]], "chipflow_lib.platforms.PinSignature": [[6, 5, 1, "", "annotations"], [6, 7, 1, "", "direction"], [6, 5, 1, "", "options"], [6, 5, 1, "", "width"]], "chipflow_lib.platforms.SiliconPlatform": [[6, 5, 1, "", "add_file"], [6, 5, 1, "", "build"], [6, 5, 1, "", "default_clock"], [6, 5, 1, "", "get_io_buffer"], [6, 5, 1, "", "instantiate_ports"], [6, 7, 1, "", "ports"], [6, 5, 1, "", "request"]], "chipflow_lib.platforms.SiliconPlatformPort": [[6, 7, 1, "", "direction"], [6, 7, 1, "", "i"], [6, 7, 1, "", "invert"], [6, 7, 1, "", "o"], [6, 7, 1, "", "oe"], [6, 7, 1, "", "pins"], [6, 5, 1, "", "wire"]], "chipflow_lib.platforms.SimPlatform": [[6, 5, 1, "", "add_file"], [6, 5, 1, "", "add_model"], [6, 5, 1, "", "add_monitor"], [6, 5, 1, "", "build"], [6, 4, 1, "", "build_dir"], [6, 4, 1, "", "buttons"], [6, 4, 1, "", "clk"], [6, 4, 1, "", "extra_files"], [6, 4, 1, "", "rst"], [6, 4, 1, "", "sim_boxes"]], "chipflow_lib.platforms.silicon": [[7, 3, 1, "", "SiliconPlatform"], [7, 3, 1, "", "SiliconPlatformPort"]], "chipflow_lib.platforms.silicon.SiliconPlatform": [[7, 5, 1, "", "add_file"], [7, 5, 1, "", "build"], [7, 5, 1, "", "default_clock"], [7, 5, 1, "", "get_io_buffer"], [7, 5, 1, "", "instantiate_ports"], [7, 7, 1, "", "ports"], [7, 5, 1, "", "request"]], "chipflow_lib.platforms.silicon.SiliconPlatformPort": [[7, 7, 1, "", "direction"], [7, 7, 1, "", "i"], [7, 7, 1, "", "invert"], [7, 7, 1, "", "o"], [7, 7, 1, "", "oe"], [7, 7, 1, "", "pins"], [7, 5, 1, "", "wire"]], "chipflow_lib.platforms.sim": [[8, 3, 1, "", "SimPlatform"]], "chipflow_lib.platforms.sim.SimPlatform": [[8, 5, 1, "", "add_file"], [8, 5, 1, "", "add_model"], [8, 5, 1, "", "add_monitor"], [8, 5, 1, "", "build"], [8, 4, 1, "", "build_dir"], [8, 4, 1, "", "buttons"], [8, 4, 1, "", "clk"], [8, 4, 1, "", "extra_files"], [8, 4, 1, "", "rst"], [8, 4, 1, "", "sim_boxes"]], "chipflow_lib.platforms.utils": [[9, 2, 1, "", "BidirPinSignature"], [9, 2, 1, "", "InputPinSignature"], [9, 2, 1, "", "OutputPinSignature"], [9, 6, 1, "", "PACKAGE_DEFINITIONS"], [9, 6, 1, "", "PIN_ANNOTATION_SCHEMA"], [9, 3, 1, "", "PinSignature"], [9, 2, 1, "", "load_pinlock"], [9, 2, 1, "", "top_interfaces"]], "chipflow_lib.platforms.utils.PinSignature": [[9, 5, 1, "", "annotations"], [9, 7, 1, "", "direction"], [9, 5, 1, "", "options"], [9, 5, 1, "", "width"]], "chipflow_lib.software": [[11, 0, 0, "-", "soft_gen"]], "chipflow_lib.software.soft_gen": [[11, 3, 1, "", "SoftwareGenerator"]], "chipflow_lib.software.soft_gen.SoftwareGenerator": [[11, 5, 1, "", "add_extra_init"], [11, 5, 1, "", "add_periph"], [11, 4, 1, "", "defines"], [11, 4, 1, "", "extra_init"], [11, 5, 1, "", "generate"], [11, 7, 1, "", "lds"], [11, 4, 1, "", "periphs"], [11, 4, 1, "", "ram_size"], [11, 4, 1, "", "ram_start"], [11, 4, 1, "", "rom_size"], [11, 4, 1, "", "rom_start"], [11, 7, 1, "", "soc_h"], [11, 7, 1, "", "start"]], "chipflow_lib.steps": [[12, 0, 0, "-", "board"], [14, 0, 0, "-", "silicon"], [15, 0, 0, "-", "sim"], [16, 0, 0, "-", "software"]], "chipflow_lib.steps.board": [[12, 3, 1, "", "BoardStep"]], "chipflow_lib.steps.board.BoardStep": [[12, 5, 1, "", "build"], [12, 5, 1, "", "build_cli_parser"], [12, 4, 1, "", "platform"], [12, 5, 1, "", "run_cli"]], "chipflow_lib.steps.silicon": [[14, 3, 1, "", "SiliconStep"], [14, 3, 1, "", "SiliconTop"], [14, 6, 1, "", "logger"]], "chipflow_lib.steps.silicon.SiliconStep": [[14, 5, 1, "", "build_cli_parser"], [14, 4, 1, "", "config"], [14, 4, 1, "", "config_model"], [14, 4, 1, "", "platform"], [14, 5, 1, "", "prepare"], [14, 4, 1, "", "project_name"], [14, 5, 1, "", "run_cli"], [14, 4, 1, "", "silicon_config"], [14, 5, 1, "", "submit"]], "chipflow_lib.steps.silicon.SiliconTop": [[14, 5, 1, "", "elaborate"]], "chipflow_lib.steps.sim": [[15, 3, 1, "", "SimStep"]], "chipflow_lib.steps.sim.SimStep": [[15, 5, 1, "", "build"], [15, 5, 1, "", "build_cli_parser"], [15, 5, 1, "", "doit_build"], [15, 4, 1, "", "doit_build_module"], [15, 4, 1, "", "platform"], [15, 5, 1, "", "run_cli"]], "chipflow_lib.steps.software": [[16, 3, 1, "", "SoftwareStep"]], "chipflow_lib.steps.software.SoftwareStep": [[16, 5, 1, "", "build"], [16, 5, 1, "", "build_cli_parser"], [16, 5, 1, "", "doit_build"], [16, 4, 1, "", "doit_build_module"], [16, 5, 1, "", "run_cli"]]}, "objnames": {"0": ["py", "module", "Python module"], "1": ["py", "exception", "Python exception"], "2": ["py", "function", "Python function"], "3": ["py", "class", "Python class"], "4": ["py", "attribute", "Python attribute"], "5": ["py", "method", "Python method"], "6": ["py", "data", "Python data"], "7": ["py", "property", "Python property"]}, "objtypes": {"0": "py:module", "1": "py:exception", "2": "py:function", "3": "py:class", "4": "py:attribute", "5": "py:method", "6": "py:data", "7": "py:property"}, "terms": {"": 19, "1": [0, 6, 9, 17, 19], "105": 19, "113": 19, "114": 19, "115": 19, "121": 19, "129": 19, "130nm": 19, "137": 19, "144": 19, "17": 19, "180nm": 19, "25": 19, "3000000": 18, "33": 19, "41": 19, "49": 19, "57": 19, "65": 19, "73": 19, "81": 19, "89": 19, "9": 19, "97": 19, "A": [18, 19], "For": [6, 9, 18, 19], "If": [18, 19], "In": [18, 19], "It": [18, 19], "The": [6, 7, 9, 19, 20], "These": 19, "Will": 5, "With": 18, "abov": 19, "abstract": [6, 7], "action": 18, "ad": 18, "add": 19, "add_extra_init": [11, 20], "add_fil": [6, 7, 8, 20], "add_model": [6, 8, 20], "add_monitor": [6, 8, 20], "add_periph": [11, 20], "addit": [6, 7, 19], "address": 11, "agent": 18, "all": [0, 2, 3, 4, 18, 19], "all_have_o": [6, 9], "alloc": [5, 18], "allocate_pin": [5, 20], "allow": 19, "along": [18, 19], "alwai": 18, "amaranth": [5, 6, 7, 9, 14, 18, 19], "an": [6, 7, 9, 14, 19], "ani": [2, 5, 18], "annot": [6, 9, 20], "api": [18, 20], "appropri": [6, 7, 19], "ar": [6, 7, 19], "architectur": 18, "arg": [5, 6, 9, 12, 14, 15, 16], "argument": 18, "argv": 0, "asic": 14, "asm": 11, "assign": 18, "associ": 19, "attempt": 5, "attribut": 20, "auto": 17, "autoapi": 17, "autom": 18, "automat": 19, "avail": 20, "backend": 18, "base": [0, 2, 3, 4, 5, 6, 7, 9, 14, 19], "basemodel": 2, "bcd": 19, "bidir": [6, 9], "bidirpinsignatur": [6, 9, 20], "board": [13, 17, 20], "boardstep": [12, 20], "bool": [2, 6, 7, 9], "brought": [6, 9], "buffer": [6, 7], "build": [6, 7, 8, 12, 15, 16, 18, 20], "build_cli_pars": [5, 12, 14, 15, 16, 20], "build_dir": [6, 8, 20], "builder": 14, "button": [6, 8, 20], "c": 18, "can": [6, 7, 18, 19], "caravel": [2, 19], "castabl": [6, 9], "cc": 18, "cf20": 2, "chang": 19, "chip": 19, "chipflow": [2, 14], "chipflow_api_kei": 18, "chipflow_lib": [17, 19, 20], "chipflowconfig": [2, 20], "chipflowerror": [0, 3, 4, 20], "choos": 19, "chosen": 19, "ci": 18, "class": [0, 3, 4, 19, 20], "classmethod": 2, "cli": [4, 17, 20], "clk": [6, 8, 20], "clock": [2, 6, 7, 18, 20], "cloud": [14, 18], "code": 18, "colon": 19, "command": 20, "common": [0, 3, 4], "compil": 18, "compon": [6, 7, 18], "config": [2, 4, 5, 6, 7, 9, 12, 14, 15, 16, 17, 20], "config_model": [4, 14, 17, 20], "configur": [2, 18, 19], "connect": 19, "consist": 19, "const": [6, 9], "contact": 19, "contain": [17, 18], "content": 20, "context": 19, "convert": [14, 18], "correct": 2, "correspond": [6, 9], "could": 19, "count": [5, 19], "count_member_pin": [5, 20], "cpu": 18, "creat": 17, "current": [18, 19], "custom": [2, 18, 19], "customis": 18, "cxxrtl": 18, "cycl": 18, "data": 2, "debug": [2, 18, 20], "debugg": 18, "declar": 19, "decor": [6, 9], "default": [6, 9, 18, 19], "default_clock": [6, 7, 20], "defin": [6, 7, 11, 20], "delet": 18, "deriv": 19, "design": [5, 12, 14, 15, 18, 19], "detail": [6, 9], "dict": [2, 5], "dictionari": 2, "differ": 19, "differentialport": [6, 7], "direct": [6, 7, 9, 20], "discov": 18, "document": 17, "doit": 18, "doit_build": [15, 16, 18, 20], "doit_build_modul": [15, 16, 20], "domain": 19, "driver": 18, "dry": 18, "dry_run": 14, "dvdd0": 19, "dvdd1": 19, "dvdd2": 19, "dvdd3": 19, "dvdd4": 19, "dvss0": 19, "dvss1": 19, "dvss2": 19, "dvss3": 19, "dvss4": 19, "e": [6, 8, 19], "each": 19, "edge_det": [6, 8], "elabor": [14, 20], "elaborat": [6, 7, 14], "enabl": [6, 9, 18], "entri": 19, "environ": 18, "error": [4, 17, 20], "everi": 18, "exampl": [18, 19], "example_main_cc": 18, "except": 20, "exist": 18, "exit": [0, 3, 4], "extens": 18, "extern": [18, 19], "extra": 18, "extra_fil": [6, 8, 20], "extra_init": [11, 20], "fals": [6, 7, 9, 14], "fast": 18, "field": 2, "file": [14, 18, 19], "filenam": [6, 7, 8], "firmwar": 18, "flash": 18, "follow": 19, "format": [2, 18, 19], "foundri": 19, "from": [2, 5, 18, 19], "function": [19, 20], "gener": [11, 17, 18, 19, 20], "get_dir_model": [1, 20], "get_dir_softwar": [1, 20], "get_io_buff": [6, 7, 20], "gf130bcd": 19, "gf180": 19, "github": 18, "given": 19, "globalfoundri": 19, "gpio": 18, "ground": [2, 19], "handl": 2, "have": 2, "hdl": [6, 7], "how": 19, "human": 19, "i": [2, 6, 7, 18, 19, 20], "identifi": 19, "ifac": [6, 8], "ihp": 19, "ihp_sg13g2": 19, "implement": [6, 9, 18], "includ": 18, "incorpor": 19, "index": 19, "info": 2, "inform": 18, "init": [6, 9], "initi": [6, 9], "initialis": 18, "input": [6, 9, 18, 19], "inputpinsignatur": [6, 9, 20], "insid": [18, 19], "inst_typ": [6, 8], "instanc": [6, 7, 19], "instanti": [18, 19], "instantiate_port": [6, 7, 20], "int": [5, 6, 9], "integr": 18, "interfac": [6, 7, 9, 18, 19], "intro": 20, "invert": [6, 7, 20], "io": [2, 6, 7, 9], "ioport": [6, 7], "iter": [6, 9], "job": 18, "json": 18, "kei": 18, "kwarg": [6, 7, 9], "ld": [11, 20], "legaci": 2, "let": 19, "level": 18, "lib": [6, 7, 9], "librari": [6, 7, 19], "like": 18, "link": [18, 19], "list": [5, 19], "liter": 2, "ll": 19, "load_pinlock": [6, 9, 20], "loc": [2, 19, 20], "local": 18, "locat": [2, 19], "lock": [5, 20], "lock_pin": [5, 20], "logger": [5, 14, 20], "logic": 19, "m": [6, 7], "mai": [2, 6, 7, 9], "main": 18, "manual": 18, "manufactur": 19, "map": [5, 18], "mean": 18, "member": 5, "meta": [6, 9], "metadata": 5, "method": [6, 9], "model": [2, 18], "modifi": 18, "modul": [6, 18, 19, 20], "most": [6, 7], "my_design": 19, "my_project": 19, "mysoc": 19, "name": [5, 6, 7, 11, 19], "necessari": 18, "need": 19, "new": [18, 19], "non": [0, 3, 4], "none": [2, 5, 6, 7, 9, 15, 16], "note": 19, "number": 18, "o": [2, 6, 7, 20], "object": [6, 9, 19], "obtain": 18, "oe": [2, 6, 7, 20], "offer": 19, "one": 19, "onli": 19, "onto": [6, 9], "option": [6, 9, 18, 20], "our": 19, "out": [6, 9], "out_dir": 11, "outlin": 19, "output": [6, 9, 18], "outputpinsignatur": [6, 9, 20], "overrid": [6, 9, 19], "packag": [2, 9, 18, 19, 20], "package_definit": [6, 9, 20], "pad": [2, 20], "padconfig": [2, 20], "page": 17, "paramet": [2, 5, 6, 7, 9, 14, 19], "parser": [5, 12, 14, 15, 16], "part": 18, "pass": [6, 7], "path": [14, 19], "pdk": 19, "per": [6, 9], "perform": 18, "periph": [11, 20], "periph_typ": 11, "peripher": 18, "pga144": [2, 19], "physic": 19, "pin": [5, 6, 7, 20], "pin_annotation_schema": [6, 9, 20], "pin_lock": [4, 17, 20], "pincommand": [5, 20], "pinout": 18, "pinsignatur": [6, 9, 18, 20], "place": 19, "platform": [2, 4, 5, 12, 14, 15, 17, 19, 20], "pleas": 19, "point": 19, "port": [5, 6, 7, 9, 20], "port_nam": 5, "portlik": [6, 7], "posit": 5, "power": [2, 20], "pre": 2, "prepar": [14, 18, 19, 20], "previou": 5, "probabl": 19, "process": [2, 20], "progress": 19, "project": [18, 19], "project_nam": [2, 14, 19, 20], "properti": [6, 7, 9, 11], "provid": [6, 9, 19], "pureinterfac": [6, 7], "py": 18, "pydant": 2, "pyproject": 19, "python": 19, "qualifi": 19, "ram_siz": [11, 20], "ram_start": [11, 20], "re": 19, "readabl": 19, "readi": 18, "refer": 20, "remain": 18, "repositori": 19, "repres": [6, 7], "request": [6, 7, 20], "requir": [18, 19], "reset": [2, 6, 7, 20], "respect": 18, "result": 18, "return": [5, 6, 7, 9, 14], "reus": 5, "ring": 20, "risc": 18, "rom_siz": [11, 20], "rom_start": [11, 20], "root": 2, "rst": [6, 8, 20], "rtl": 18, "rtlil": [14, 18], "rtlil_path": 14, "run": [0, 18, 20], "run_cli": [5, 12, 14, 15, 16, 20], "same": 18, "save": 18, "script": 18, "section": [18, 19], "see": [6, 9], "select": 19, "send": 18, "sent": 18, "set": [18, 19], "sever": 18, "sg13g2": 19, "should": [6, 9], "sige": 19, "signal": 19, "signatur": [6, 9], "signtaur": [6, 9], "silicon": [2, 6, 13, 17, 20], "silicon_config": [14, 20], "siliconconfig": [2, 20], "siliconplatform": [6, 7, 14, 20], "siliconplatformport": [6, 7, 20], "siliconstep": [14, 19, 20], "silicontop": [14, 20], "sim": [6, 13, 17, 20], "sim_box": [6, 8, 20], "similar": 19, "simplatform": [6, 8, 20], "simstep": [15, 20], "simul": [15, 18], "singl": 18, "singleendedport": [6, 7], "sky130": 19, "skywat": 19, "soc": 19, "soc_h": [11, 20], "soft_gen": [10, 17, 20], "softwar": [4, 13, 17, 20], "softwaregener": [11, 20], "softwarestep": [16, 20], "sourc": 18, "special": 19, "specif": 19, "specifi": 19, "sphinx": 17, "spi": 18, "standard": 19, "start": [11, 19, 20], "step": [2, 4, 17, 18, 20], "stepsconfig": [2, 20], "stimuli": 18, "str": [2, 5, 6, 7], "subclass": [6, 9], "subcommand": 18, "submit": [14, 18, 20], "submodul": 20, "suppli": 19, "support": [6, 7, 19], "sy": 0, "sync": 19, "synchron": 19, "sys_clk": 19, "sys_rst_n": 19, "system": 19, "t": 19, "tapeout": 18, "target": [18, 19], "tba": 19, "term": 19, "test": [18, 19], "thi": [6, 9, 17, 18, 19], "toml": [2, 18, 20], "tool": [18, 19], "top": [2, 6, 7, 18, 20], "top_interfac": [6, 9, 20], "tupl": [5, 6, 9], "two": 19, "type": [2, 5, 6, 7, 9, 19, 20], "typic": 19, "uart": 18, "unexpectederror": [0, 20], "unless": 18, "unlik": 19, "us": [6, 9, 18, 19], "user": 18, "usual": [6, 9], "util": [2, 5, 6, 7, 17, 19, 20], "v": [2, 18], "valid": [2, 18], "validate_loc_format": [2, 20], "validate_pad_dict": [2, 20], "validationinfo": 2, "valu": [6, 9], "vari": 19, "variabl": 18, "vdd0": 19, "vdd1": 19, "vdd2": 19, "vdd3": 19, "verilog": 18, "vss0": 19, "vss1": 19, "vss2": 19, "vss3": 19, "wai": 19, "wait": 14, "want": 19, "we": 19, "where": [6, 7], "which": 18, "whole": [6, 9], "width": [6, 9, 20], "wire": [6, 7, 9, 20], "within": 19, "won": 19, "work": 19, "would": [6, 9, 18], "you": [18, 19], "your": [18, 19]}, "titles": ["chipflow_lib.cli", "chipflow_lib.config", "chipflow_lib.config_models", "chipflow_lib.errors", "chipflow_lib", "chipflow_lib.pin_lock", "chipflow_lib.platforms", "chipflow_lib.platforms.silicon", "chipflow_lib.platforms.sim", "chipflow_lib.platforms.utils", "chipflow_lib.software", "chipflow_lib.software.soft_gen", "chipflow_lib.steps.board", "chipflow_lib.steps", "chipflow_lib.steps.silicon", "chipflow_lib.steps.sim", "chipflow_lib.steps.software", "API Reference", "The <code class=\"docutils literal notranslate\"><span class=\"pre\">chipflow</span></code> command", "Intro to <code class=\"docutils literal notranslate\"><span class=\"pre\">chipflow.toml</span></code>", "ChipFlow Library Documentation"], "titleterms": {"The": 18, "api": 17, "attribut": [5, 6, 9, 14], "avail": 19, "board": 12, "chipflow": [18, 19, 20], "chipflow_lib": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16], "class": [2, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16], "cli": 0, "clock": 19, "command": 18, "config": 1, "config_model": 2, "content": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 14, 15, 16], "document": 20, "error": 3, "except": [0, 3, 4], "function": [0, 1, 5, 6, 9], "intro": 19, "librari": 20, "lock": 18, "modul": [0, 1, 2, 3, 5, 7, 8, 9, 11, 12, 14, 15, 16], "packag": [4, 6], "pad": 19, "pin": 18, "pin_lock": 5, "platform": [6, 7, 8, 9], "power": 19, "process": 19, "refer": 17, "reset": 19, "ring": 19, "silicon": [7, 14, 18, 19], "sim": [8, 15, 18], "soft_gen": 11, "softwar": [10, 11, 16, 18], "step": [12, 13, 14, 15, 16, 19], "submodul": [4, 6, 10, 13], "toml": 19, "top": 19, "util": 9}})