--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu May 19 22:55:58 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     lcd_FSM
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_c]
            9 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 997.100ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             PS_FSM_FSM_i2  (from clk_c +)
   Destination:    FD1P3IX    SP             debug_18  (to clk_c +)

   Delay:                   2.641ns  (32.2% logic, 67.8% route), 2 logic levels.

 Constraint Details:

      2.641ns data_path PS_FSM_FSM_i2 to debug_18 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 997.100ns

 Path Details: PS_FSM_FSM_i2 to debug_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PS_FSM_FSM_i2 (from clk_c)
Route         2   e 1.002                                  n116
LUT4        ---     0.448              B to Z              i92_2_lut_2_lut
Route         1   e 0.788                                  clk_c_enable_1
                  --------
                    2.641  (32.2% logic, 67.8% route), 2 logic levels.


Passed:  The following path meets requirements by 997.213ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             PS_FSM_FSM_i7  (from clk_c +)
   Destination:    FD1P3IX    CD             debug_18  (to clk_c +)

   Delay:                   2.641ns  (32.2% logic, 67.8% route), 2 logic levels.

 Constraint Details:

      2.641ns data_path PS_FSM_FSM_i7 to debug_18 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 997.213ns

 Path Details: PS_FSM_FSM_i7 to debug_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PS_FSM_FSM_i7 (from clk_c)
Route         2   e 1.002                                  n133
LUT4        ---     0.448              B to Z              i70_2_lut_2_lut
Route         1   e 0.788                                  n141
                  --------
                    2.641  (32.2% logic, 67.8% route), 2 logic levels.


Passed:  The following path meets requirements by 998.449ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             PS_FSM_FSM_i2  (from clk_c +)
   Destination:    FD1S3AX    D              PS_FSM_FSM_i3  (to clk_c +)

   Delay:                   1.405ns  (28.7% logic, 71.3% route), 1 logic levels.

 Constraint Details:

      1.405ns data_path PS_FSM_FSM_i2 to PS_FSM_FSM_i3 meets
    1000.000ns delay constraint less
      0.146ns L_S requirement (totaling 999.854ns) by 998.449ns

 Path Details: PS_FSM_FSM_i2 to PS_FSM_FSM_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              PS_FSM_FSM_i2 (from clk_c)
Route         2   e 1.002                                  n116
                  --------
                    1.405  (28.7% logic, 71.3% route), 1 logic levels.

Report: 2.900 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |  1000.000 ns|     2.900 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  9 paths, 10 nets, and 19 connections (76.0% coverage)


Peak memory: 73216000 bytes, TRCE: 1126400 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
