
BlinkBlink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000079fc  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007b90  08007b90  00017b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007bac  08007bac  00017bac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007bb4  08007bb4  00017bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007bb8  08007bb8  00017bb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000090  20000000  08007bbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
  8 .bss          00000810  20000090  20000090  00020090  2**2
                  ALLOC
  9 ._user_heap_stack 00000200  200008a0  200008a0  00020090  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 11 .debug_info   00018c43  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003602  00000000  00000000  00038d03  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000011a0  00000000  00000000  0003c308  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001040  00000000  00000000  0003d4a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00008ec5  00000000  00000000  0003e4e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000059b7  00000000  00000000  000473ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004cd64  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004a94  00000000  00000000  0004cde0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000090 	.word	0x20000090
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08007b78 	.word	0x08007b78

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000094 	.word	0x20000094
 80001d0:	08007b78 	.word	0x08007b78

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001e8:	f000 b97a 	b.w	80004e0 <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	468c      	mov	ip, r1
 800020a:	460d      	mov	r5, r1
 800020c:	4604      	mov	r4, r0
 800020e:	9e08      	ldr	r6, [sp, #32]
 8000210:	2b00      	cmp	r3, #0
 8000212:	d151      	bne.n	80002b8 <__udivmoddi4+0xb4>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d96d      	bls.n	80002f6 <__udivmoddi4+0xf2>
 800021a:	fab2 fe82 	clz	lr, r2
 800021e:	f1be 0f00 	cmp.w	lr, #0
 8000222:	d00b      	beq.n	800023c <__udivmoddi4+0x38>
 8000224:	f1ce 0c20 	rsb	ip, lr, #32
 8000228:	fa01 f50e 	lsl.w	r5, r1, lr
 800022c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000230:	fa02 f70e 	lsl.w	r7, r2, lr
 8000234:	ea4c 0c05 	orr.w	ip, ip, r5
 8000238:	fa00 f40e 	lsl.w	r4, r0, lr
 800023c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000240:	0c25      	lsrs	r5, r4, #16
 8000242:	fbbc f8fa 	udiv	r8, ip, sl
 8000246:	fa1f f987 	uxth.w	r9, r7
 800024a:	fb0a cc18 	mls	ip, sl, r8, ip
 800024e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000252:	fb08 f309 	mul.w	r3, r8, r9
 8000256:	42ab      	cmp	r3, r5
 8000258:	d90a      	bls.n	8000270 <__udivmoddi4+0x6c>
 800025a:	19ed      	adds	r5, r5, r7
 800025c:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 8000260:	f080 8123 	bcs.w	80004aa <__udivmoddi4+0x2a6>
 8000264:	42ab      	cmp	r3, r5
 8000266:	f240 8120 	bls.w	80004aa <__udivmoddi4+0x2a6>
 800026a:	f1a8 0802 	sub.w	r8, r8, #2
 800026e:	443d      	add	r5, r7
 8000270:	1aed      	subs	r5, r5, r3
 8000272:	b2a4      	uxth	r4, r4
 8000274:	fbb5 f0fa 	udiv	r0, r5, sl
 8000278:	fb0a 5510 	mls	r5, sl, r0, r5
 800027c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000280:	fb00 f909 	mul.w	r9, r0, r9
 8000284:	45a1      	cmp	r9, r4
 8000286:	d909      	bls.n	800029c <__udivmoddi4+0x98>
 8000288:	19e4      	adds	r4, r4, r7
 800028a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800028e:	f080 810a 	bcs.w	80004a6 <__udivmoddi4+0x2a2>
 8000292:	45a1      	cmp	r9, r4
 8000294:	f240 8107 	bls.w	80004a6 <__udivmoddi4+0x2a2>
 8000298:	3802      	subs	r0, #2
 800029a:	443c      	add	r4, r7
 800029c:	eba4 0409 	sub.w	r4, r4, r9
 80002a0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002a4:	2100      	movs	r1, #0
 80002a6:	2e00      	cmp	r6, #0
 80002a8:	d061      	beq.n	800036e <__udivmoddi4+0x16a>
 80002aa:	fa24 f40e 	lsr.w	r4, r4, lr
 80002ae:	2300      	movs	r3, #0
 80002b0:	6034      	str	r4, [r6, #0]
 80002b2:	6073      	str	r3, [r6, #4]
 80002b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d907      	bls.n	80002cc <__udivmoddi4+0xc8>
 80002bc:	2e00      	cmp	r6, #0
 80002be:	d054      	beq.n	800036a <__udivmoddi4+0x166>
 80002c0:	2100      	movs	r1, #0
 80002c2:	e886 0021 	stmia.w	r6, {r0, r5}
 80002c6:	4608      	mov	r0, r1
 80002c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002cc:	fab3 f183 	clz	r1, r3
 80002d0:	2900      	cmp	r1, #0
 80002d2:	f040 808e 	bne.w	80003f2 <__udivmoddi4+0x1ee>
 80002d6:	42ab      	cmp	r3, r5
 80002d8:	d302      	bcc.n	80002e0 <__udivmoddi4+0xdc>
 80002da:	4282      	cmp	r2, r0
 80002dc:	f200 80fa 	bhi.w	80004d4 <__udivmoddi4+0x2d0>
 80002e0:	1a84      	subs	r4, r0, r2
 80002e2:	eb65 0503 	sbc.w	r5, r5, r3
 80002e6:	2001      	movs	r0, #1
 80002e8:	46ac      	mov	ip, r5
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	d03f      	beq.n	800036e <__udivmoddi4+0x16a>
 80002ee:	e886 1010 	stmia.w	r6, {r4, ip}
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	b912      	cbnz	r2, 80002fe <__udivmoddi4+0xfa>
 80002f8:	2701      	movs	r7, #1
 80002fa:	fbb7 f7f2 	udiv	r7, r7, r2
 80002fe:	fab7 fe87 	clz	lr, r7
 8000302:	f1be 0f00 	cmp.w	lr, #0
 8000306:	d134      	bne.n	8000372 <__udivmoddi4+0x16e>
 8000308:	1beb      	subs	r3, r5, r7
 800030a:	0c3a      	lsrs	r2, r7, #16
 800030c:	fa1f fc87 	uxth.w	ip, r7
 8000310:	2101      	movs	r1, #1
 8000312:	fbb3 f8f2 	udiv	r8, r3, r2
 8000316:	0c25      	lsrs	r5, r4, #16
 8000318:	fb02 3318 	mls	r3, r2, r8, r3
 800031c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000320:	fb0c f308 	mul.w	r3, ip, r8
 8000324:	42ab      	cmp	r3, r5
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x134>
 8000328:	19ed      	adds	r5, r5, r7
 800032a:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x132>
 8000330:	42ab      	cmp	r3, r5
 8000332:	f200 80d1 	bhi.w	80004d8 <__udivmoddi4+0x2d4>
 8000336:	4680      	mov	r8, r0
 8000338:	1aed      	subs	r5, r5, r3
 800033a:	b2a3      	uxth	r3, r4
 800033c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000340:	fb02 5510 	mls	r5, r2, r0, r5
 8000344:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000348:	fb0c fc00 	mul.w	ip, ip, r0
 800034c:	45a4      	cmp	ip, r4
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x15c>
 8000350:	19e4      	adds	r4, r4, r7
 8000352:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x15a>
 8000358:	45a4      	cmp	ip, r4
 800035a:	f200 80b8 	bhi.w	80004ce <__udivmoddi4+0x2ca>
 800035e:	4618      	mov	r0, r3
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000368:	e79d      	b.n	80002a6 <__udivmoddi4+0xa2>
 800036a:	4631      	mov	r1, r6
 800036c:	4630      	mov	r0, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	f1ce 0420 	rsb	r4, lr, #32
 8000376:	fa05 f30e 	lsl.w	r3, r5, lr
 800037a:	fa07 f70e 	lsl.w	r7, r7, lr
 800037e:	fa20 f804 	lsr.w	r8, r0, r4
 8000382:	0c3a      	lsrs	r2, r7, #16
 8000384:	fa25 f404 	lsr.w	r4, r5, r4
 8000388:	ea48 0803 	orr.w	r8, r8, r3
 800038c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000390:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000394:	fb02 4411 	mls	r4, r2, r1, r4
 8000398:	fa1f fc87 	uxth.w	ip, r7
 800039c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003a0:	fb01 f30c 	mul.w	r3, r1, ip
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	fa00 f40e 	lsl.w	r4, r0, lr
 80003aa:	d909      	bls.n	80003c0 <__udivmoddi4+0x1bc>
 80003ac:	19ed      	adds	r5, r5, r7
 80003ae:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 80003b2:	f080 808a 	bcs.w	80004ca <__udivmoddi4+0x2c6>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	f240 8087 	bls.w	80004ca <__udivmoddi4+0x2c6>
 80003bc:	3902      	subs	r1, #2
 80003be:	443d      	add	r5, r7
 80003c0:	1aeb      	subs	r3, r5, r3
 80003c2:	fa1f f588 	uxth.w	r5, r8
 80003c6:	fbb3 f0f2 	udiv	r0, r3, r2
 80003ca:	fb02 3310 	mls	r3, r2, r0, r3
 80003ce:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003d2:	fb00 f30c 	mul.w	r3, r0, ip
 80003d6:	42ab      	cmp	r3, r5
 80003d8:	d907      	bls.n	80003ea <__udivmoddi4+0x1e6>
 80003da:	19ed      	adds	r5, r5, r7
 80003dc:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80003e0:	d26f      	bcs.n	80004c2 <__udivmoddi4+0x2be>
 80003e2:	42ab      	cmp	r3, r5
 80003e4:	d96d      	bls.n	80004c2 <__udivmoddi4+0x2be>
 80003e6:	3802      	subs	r0, #2
 80003e8:	443d      	add	r5, r7
 80003ea:	1aeb      	subs	r3, r5, r3
 80003ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f0:	e78f      	b.n	8000312 <__udivmoddi4+0x10e>
 80003f2:	f1c1 0720 	rsb	r7, r1, #32
 80003f6:	fa22 f807 	lsr.w	r8, r2, r7
 80003fa:	408b      	lsls	r3, r1
 80003fc:	fa05 f401 	lsl.w	r4, r5, r1
 8000400:	ea48 0303 	orr.w	r3, r8, r3
 8000404:	fa20 fe07 	lsr.w	lr, r0, r7
 8000408:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800040c:	40fd      	lsrs	r5, r7
 800040e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000412:	fbb5 f9fc 	udiv	r9, r5, ip
 8000416:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800041a:	fb0c 5519 	mls	r5, ip, r9, r5
 800041e:	fa1f f883 	uxth.w	r8, r3
 8000422:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000426:	fb09 f408 	mul.w	r4, r9, r8
 800042a:	42ac      	cmp	r4, r5
 800042c:	fa02 f201 	lsl.w	r2, r2, r1
 8000430:	fa00 fa01 	lsl.w	sl, r0, r1
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x244>
 8000436:	18ed      	adds	r5, r5, r3
 8000438:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 800043c:	d243      	bcs.n	80004c6 <__udivmoddi4+0x2c2>
 800043e:	42ac      	cmp	r4, r5
 8000440:	d941      	bls.n	80004c6 <__udivmoddi4+0x2c2>
 8000442:	f1a9 0902 	sub.w	r9, r9, #2
 8000446:	441d      	add	r5, r3
 8000448:	1b2d      	subs	r5, r5, r4
 800044a:	fa1f fe8e 	uxth.w	lr, lr
 800044e:	fbb5 f0fc 	udiv	r0, r5, ip
 8000452:	fb0c 5510 	mls	r5, ip, r0, r5
 8000456:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800045a:	fb00 f808 	mul.w	r8, r0, r8
 800045e:	45a0      	cmp	r8, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x26e>
 8000462:	18e4      	adds	r4, r4, r3
 8000464:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000468:	d229      	bcs.n	80004be <__udivmoddi4+0x2ba>
 800046a:	45a0      	cmp	r8, r4
 800046c:	d927      	bls.n	80004be <__udivmoddi4+0x2ba>
 800046e:	3802      	subs	r0, #2
 8000470:	441c      	add	r4, r3
 8000472:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000476:	eba4 0408 	sub.w	r4, r4, r8
 800047a:	fba0 8902 	umull	r8, r9, r0, r2
 800047e:	454c      	cmp	r4, r9
 8000480:	46c6      	mov	lr, r8
 8000482:	464d      	mov	r5, r9
 8000484:	d315      	bcc.n	80004b2 <__udivmoddi4+0x2ae>
 8000486:	d012      	beq.n	80004ae <__udivmoddi4+0x2aa>
 8000488:	b156      	cbz	r6, 80004a0 <__udivmoddi4+0x29c>
 800048a:	ebba 030e 	subs.w	r3, sl, lr
 800048e:	eb64 0405 	sbc.w	r4, r4, r5
 8000492:	fa04 f707 	lsl.w	r7, r4, r7
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431f      	orrs	r7, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	6037      	str	r7, [r6, #0]
 800049e:	6074      	str	r4, [r6, #4]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004a6:	4618      	mov	r0, r3
 80004a8:	e6f8      	b.n	800029c <__udivmoddi4+0x98>
 80004aa:	4690      	mov	r8, r2
 80004ac:	e6e0      	b.n	8000270 <__udivmoddi4+0x6c>
 80004ae:	45c2      	cmp	sl, r8
 80004b0:	d2ea      	bcs.n	8000488 <__udivmoddi4+0x284>
 80004b2:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b6:	eb69 0503 	sbc.w	r5, r9, r3
 80004ba:	3801      	subs	r0, #1
 80004bc:	e7e4      	b.n	8000488 <__udivmoddi4+0x284>
 80004be:	4628      	mov	r0, r5
 80004c0:	e7d7      	b.n	8000472 <__udivmoddi4+0x26e>
 80004c2:	4640      	mov	r0, r8
 80004c4:	e791      	b.n	80003ea <__udivmoddi4+0x1e6>
 80004c6:	4681      	mov	r9, r0
 80004c8:	e7be      	b.n	8000448 <__udivmoddi4+0x244>
 80004ca:	4601      	mov	r1, r0
 80004cc:	e778      	b.n	80003c0 <__udivmoddi4+0x1bc>
 80004ce:	3802      	subs	r0, #2
 80004d0:	443c      	add	r4, r7
 80004d2:	e745      	b.n	8000360 <__udivmoddi4+0x15c>
 80004d4:	4608      	mov	r0, r1
 80004d6:	e708      	b.n	80002ea <__udivmoddi4+0xe6>
 80004d8:	f1a8 0802 	sub.w	r8, r8, #2
 80004dc:	443d      	add	r5, r7
 80004de:	e72b      	b.n	8000338 <__udivmoddi4+0x134>

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e8:	f000 fc64 	bl	8000db4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004ec:	f000 f84a 	bl	8000584 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004f0:	f000 f98e 	bl	8000810 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004f4:	f000 f8ca 	bl	800068c <MX_I2C1_Init>
  MX_I2S2_Init();
 80004f8:	f000 f8f6 	bl	80006e8 <MX_I2S2_Init>
  MX_I2S3_Init();
 80004fc:	f000 f922 	bl	8000744 <MX_I2S3_Init>
  MX_SPI1_Init();
 8000500:	f000 f950 	bl	80007a4 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000504:	f006 ff06 	bl	8007314 <MX_USB_HOST_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0) == GPIO_PIN_SET)
 8000508:	2101      	movs	r1, #1
 800050a:	481c      	ldr	r0, [pc, #112]	; (800057c <main+0x98>)
 800050c:	f000 ff78 	bl	8001400 <HAL_GPIO_ReadPin>
 8000510:	4603      	mov	r3, r0
 8000512:	2b01      	cmp	r3, #1
 8000514:	d117      	bne.n	8000546 <main+0x62>
		{
		 HAL_GPIO_TogglePin(LD3_GPIO_Port,LD3_Pin);
 8000516:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800051a:	4819      	ldr	r0, [pc, #100]	; (8000580 <main+0x9c>)
 800051c:	f000 ffa1 	bl	8001462 <HAL_GPIO_TogglePin>
		 HAL_GPIO_TogglePin(LD4_GPIO_Port,LD4_Pin);
 8000520:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000524:	4816      	ldr	r0, [pc, #88]	; (8000580 <main+0x9c>)
 8000526:	f000 ff9c 	bl	8001462 <HAL_GPIO_TogglePin>
		 HAL_GPIO_TogglePin(LD5_GPIO_Port,LD5_Pin);
 800052a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800052e:	4814      	ldr	r0, [pc, #80]	; (8000580 <main+0x9c>)
 8000530:	f000 ff97 	bl	8001462 <HAL_GPIO_TogglePin>
		 HAL_GPIO_TogglePin(LD6_GPIO_Port,LD6_Pin);
 8000534:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000538:	4811      	ldr	r0, [pc, #68]	; (8000580 <main+0x9c>)
 800053a:	f000 ff92 	bl	8001462 <HAL_GPIO_TogglePin>
		 HAL_Delay(100);
 800053e:	2064      	movs	r0, #100	; 0x64
 8000540:	f000 fcaa 	bl	8000e98 <HAL_Delay>
 8000544:	e017      	b.n	8000576 <main+0x92>
		}
		else
		{
			HAL_GPIO_WritePin(LD3_GPIO_Port,LD3_Pin,GPIO_PIN_RESET);
 8000546:	2200      	movs	r2, #0
 8000548:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800054c:	480c      	ldr	r0, [pc, #48]	; (8000580 <main+0x9c>)
 800054e:	f000 ff6f 	bl	8001430 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD4_GPIO_Port,LD4_Pin,GPIO_PIN_RESET);
 8000552:	2200      	movs	r2, #0
 8000554:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000558:	4809      	ldr	r0, [pc, #36]	; (8000580 <main+0x9c>)
 800055a:	f000 ff69 	bl	8001430 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD5_GPIO_Port,LD5_Pin,GPIO_PIN_RESET);
 800055e:	2200      	movs	r2, #0
 8000560:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000564:	4806      	ldr	r0, [pc, #24]	; (8000580 <main+0x9c>)
 8000566:	f000 ff63 	bl	8001430 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD6_GPIO_Port,LD6_Pin,GPIO_PIN_RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000570:	4803      	ldr	r0, [pc, #12]	; (8000580 <main+0x9c>)
 8000572:	f000 ff5d 	bl	8001430 <HAL_GPIO_WritePin>
		}



    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000576:	f006 fef3 	bl	8007360 <MX_USB_HOST_Process>
		if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0) == GPIO_PIN_SET)
 800057a:	e7c5      	b.n	8000508 <main+0x24>
 800057c:	40020000 	.word	0x40020000
 8000580:	40020c00 	.word	0x40020c00

08000584 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b098      	sub	sp, #96	; 0x60
 8000588:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800058a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800058e:	2230      	movs	r2, #48	; 0x30
 8000590:	2100      	movs	r1, #0
 8000592:	4618      	mov	r0, r3
 8000594:	f007 fa2a 	bl	80079ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000598:	f107 031c 	add.w	r3, r7, #28
 800059c:	2200      	movs	r2, #0
 800059e:	601a      	str	r2, [r3, #0]
 80005a0:	605a      	str	r2, [r3, #4]
 80005a2:	609a      	str	r2, [r3, #8]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80005a8:	f107 0308 	add.w	r3, r7, #8
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]
 80005b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b8:	2300      	movs	r3, #0
 80005ba:	607b      	str	r3, [r7, #4]
 80005bc:	4a31      	ldr	r2, [pc, #196]	; (8000684 <SystemClock_Config+0x100>)
 80005be:	4b31      	ldr	r3, [pc, #196]	; (8000684 <SystemClock_Config+0x100>)
 80005c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005c6:	6413      	str	r3, [r2, #64]	; 0x40
 80005c8:	4b2e      	ldr	r3, [pc, #184]	; (8000684 <SystemClock_Config+0x100>)
 80005ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80005d4:	2300      	movs	r3, #0
 80005d6:	603b      	str	r3, [r7, #0]
 80005d8:	4a2b      	ldr	r2, [pc, #172]	; (8000688 <SystemClock_Config+0x104>)
 80005da:	4b2b      	ldr	r3, [pc, #172]	; (8000688 <SystemClock_Config+0x104>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80005e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005e6:	6013      	str	r3, [r2, #0]
 80005e8:	4b27      	ldr	r3, [pc, #156]	; (8000688 <SystemClock_Config+0x104>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005f0:	603b      	str	r3, [r7, #0]
 80005f2:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005f4:	2301      	movs	r3, #1
 80005f6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005fc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fe:	2302      	movs	r3, #2
 8000600:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000602:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000606:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000608:	2308      	movs	r3, #8
 800060a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800060c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000610:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000612:	2304      	movs	r3, #4
 8000614:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000616:	2307      	movs	r3, #7
 8000618:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800061e:	4618      	mov	r0, r3
 8000620:	f003 fa18 	bl	8003a54 <HAL_RCC_OscConfig>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800062a:	f000 f9cb 	bl	80009c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062e:	230f      	movs	r3, #15
 8000630:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000632:	2302      	movs	r3, #2
 8000634:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000636:	2300      	movs	r3, #0
 8000638:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800063a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800063e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000644:	f107 031c 	add.w	r3, r7, #28
 8000648:	2102      	movs	r1, #2
 800064a:	4618      	mov	r0, r3
 800064c:	f003 fc72 	bl	8003f34 <HAL_RCC_ClockConfig>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8000656:	f000 f9b5 	bl	80009c4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800065a:	2301      	movs	r3, #1
 800065c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800065e:	23c0      	movs	r3, #192	; 0xc0
 8000660:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000662:	2302      	movs	r3, #2
 8000664:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000666:	f107 0308 	add.w	r3, r7, #8
 800066a:	4618      	mov	r0, r3
 800066c:	f003 fe40 	bl	80042f0 <HAL_RCCEx_PeriphCLKConfig>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8000676:	f000 f9a5 	bl	80009c4 <Error_Handler>
  }
}
 800067a:	bf00      	nop
 800067c:	3760      	adds	r7, #96	; 0x60
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	40023800 	.word	0x40023800
 8000688:	40007000 	.word	0x40007000

0800068c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000690:	4b12      	ldr	r3, [pc, #72]	; (80006dc <MX_I2C1_Init+0x50>)
 8000692:	4a13      	ldr	r2, [pc, #76]	; (80006e0 <MX_I2C1_Init+0x54>)
 8000694:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000696:	4b11      	ldr	r3, [pc, #68]	; (80006dc <MX_I2C1_Init+0x50>)
 8000698:	4a12      	ldr	r2, [pc, #72]	; (80006e4 <MX_I2C1_Init+0x58>)
 800069a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800069c:	4b0f      	ldr	r3, [pc, #60]	; (80006dc <MX_I2C1_Init+0x50>)
 800069e:	2200      	movs	r2, #0
 80006a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006a2:	4b0e      	ldr	r3, [pc, #56]	; (80006dc <MX_I2C1_Init+0x50>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006a8:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <MX_I2C1_Init+0x50>)
 80006aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006b0:	4b0a      	ldr	r3, [pc, #40]	; (80006dc <MX_I2C1_Init+0x50>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006b6:	4b09      	ldr	r3, [pc, #36]	; (80006dc <MX_I2C1_Init+0x50>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006bc:	4b07      	ldr	r3, [pc, #28]	; (80006dc <MX_I2C1_Init+0x50>)
 80006be:	2200      	movs	r2, #0
 80006c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006c2:	4b06      	ldr	r3, [pc, #24]	; (80006dc <MX_I2C1_Init+0x50>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006c8:	4804      	ldr	r0, [pc, #16]	; (80006dc <MX_I2C1_Init+0x50>)
 80006ca:	f002 fbed 	bl	8002ea8 <HAL_I2C_Init>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006d4:	f000 f976 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80006d8:	bf00      	nop
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	200000c0 	.word	0x200000c0
 80006e0:	40005400 	.word	0x40005400
 80006e4:	000186a0 	.word	0x000186a0

080006e8 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 80006ec:	4b13      	ldr	r3, [pc, #76]	; (800073c <MX_I2S2_Init+0x54>)
 80006ee:	4a14      	ldr	r2, [pc, #80]	; (8000740 <MX_I2S2_Init+0x58>)
 80006f0:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 80006f2:	4b12      	ldr	r3, [pc, #72]	; (800073c <MX_I2S2_Init+0x54>)
 80006f4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006f8:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 80006fa:	4b10      	ldr	r3, [pc, #64]	; (800073c <MX_I2S2_Init+0x54>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000700:	4b0e      	ldr	r3, [pc, #56]	; (800073c <MX_I2S2_Init+0x54>)
 8000702:	2200      	movs	r2, #0
 8000704:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000706:	4b0d      	ldr	r3, [pc, #52]	; (800073c <MX_I2S2_Init+0x54>)
 8000708:	2200      	movs	r2, #0
 800070a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 800070c:	4b0b      	ldr	r3, [pc, #44]	; (800073c <MX_I2S2_Init+0x54>)
 800070e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000712:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000714:	4b09      	ldr	r3, [pc, #36]	; (800073c <MX_I2S2_Init+0x54>)
 8000716:	2200      	movs	r2, #0
 8000718:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800071a:	4b08      	ldr	r3, [pc, #32]	; (800073c <MX_I2S2_Init+0x54>)
 800071c:	2200      	movs	r2, #0
 800071e:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000720:	4b06      	ldr	r3, [pc, #24]	; (800073c <MX_I2S2_Init+0x54>)
 8000722:	2200      	movs	r2, #0
 8000724:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000726:	4805      	ldr	r0, [pc, #20]	; (800073c <MX_I2S2_Init+0x54>)
 8000728:	f002 fcf6 	bl	8003118 <HAL_I2S_Init>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000732:	f000 f947 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000736:	bf00      	nop
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	2000016c 	.word	0x2000016c
 8000740:	40003800 	.word	0x40003800

08000744 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000748:	4b13      	ldr	r3, [pc, #76]	; (8000798 <MX_I2S3_Init+0x54>)
 800074a:	4a14      	ldr	r2, [pc, #80]	; (800079c <MX_I2S3_Init+0x58>)
 800074c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800074e:	4b12      	ldr	r3, [pc, #72]	; (8000798 <MX_I2S3_Init+0x54>)
 8000750:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000754:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <MX_I2S3_Init+0x54>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800075c:	4b0e      	ldr	r3, [pc, #56]	; (8000798 <MX_I2S3_Init+0x54>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000762:	4b0d      	ldr	r3, [pc, #52]	; (8000798 <MX_I2S3_Init+0x54>)
 8000764:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000768:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800076a:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <MX_I2S3_Init+0x54>)
 800076c:	4a0c      	ldr	r2, [pc, #48]	; (80007a0 <MX_I2S3_Init+0x5c>)
 800076e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000770:	4b09      	ldr	r3, [pc, #36]	; (8000798 <MX_I2S3_Init+0x54>)
 8000772:	2200      	movs	r2, #0
 8000774:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000776:	4b08      	ldr	r3, [pc, #32]	; (8000798 <MX_I2S3_Init+0x54>)
 8000778:	2200      	movs	r2, #0
 800077a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <MX_I2S3_Init+0x54>)
 800077e:	2200      	movs	r2, #0
 8000780:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000782:	4805      	ldr	r0, [pc, #20]	; (8000798 <MX_I2S3_Init+0x54>)
 8000784:	f002 fcc8 	bl	8003118 <HAL_I2S_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800078e:	f000 f919 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	200001b4 	.word	0x200001b4
 800079c:	40003c00 	.word	0x40003c00
 80007a0:	00017700 	.word	0x00017700

080007a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007a8:	4b17      	ldr	r3, [pc, #92]	; (8000808 <MX_SPI1_Init+0x64>)
 80007aa:	4a18      	ldr	r2, [pc, #96]	; (800080c <MX_SPI1_Init+0x68>)
 80007ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007ae:	4b16      	ldr	r3, [pc, #88]	; (8000808 <MX_SPI1_Init+0x64>)
 80007b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007b6:	4b14      	ldr	r3, [pc, #80]	; (8000808 <MX_SPI1_Init+0x64>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007bc:	4b12      	ldr	r3, [pc, #72]	; (8000808 <MX_SPI1_Init+0x64>)
 80007be:	2200      	movs	r2, #0
 80007c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007c2:	4b11      	ldr	r3, [pc, #68]	; (8000808 <MX_SPI1_Init+0x64>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007c8:	4b0f      	ldr	r3, [pc, #60]	; (8000808 <MX_SPI1_Init+0x64>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007ce:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <MX_SPI1_Init+0x64>)
 80007d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007d6:	4b0c      	ldr	r3, [pc, #48]	; (8000808 <MX_SPI1_Init+0x64>)
 80007d8:	2200      	movs	r2, #0
 80007da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007dc:	4b0a      	ldr	r3, [pc, #40]	; (8000808 <MX_SPI1_Init+0x64>)
 80007de:	2200      	movs	r2, #0
 80007e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007e2:	4b09      	ldr	r3, [pc, #36]	; (8000808 <MX_SPI1_Init+0x64>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007e8:	4b07      	ldr	r3, [pc, #28]	; (8000808 <MX_SPI1_Init+0x64>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007ee:	4b06      	ldr	r3, [pc, #24]	; (8000808 <MX_SPI1_Init+0x64>)
 80007f0:	220a      	movs	r2, #10
 80007f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007f4:	4804      	ldr	r0, [pc, #16]	; (8000808 <MX_SPI1_Init+0x64>)
 80007f6:	f003 fec5 	bl	8004584 <HAL_SPI_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000800:	f000 f8e0 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000804:	bf00      	nop
 8000806:	bd80      	pop	{r7, pc}
 8000808:	20000114 	.word	0x20000114
 800080c:	40013000 	.word	0x40013000

08000810 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08c      	sub	sp, #48	; 0x30
 8000814:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000816:	f107 031c 	add.w	r3, r7, #28
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
 8000824:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	61bb      	str	r3, [r7, #24]
 800082a:	4a60      	ldr	r2, [pc, #384]	; (80009ac <MX_GPIO_Init+0x19c>)
 800082c:	4b5f      	ldr	r3, [pc, #380]	; (80009ac <MX_GPIO_Init+0x19c>)
 800082e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000830:	f043 0310 	orr.w	r3, r3, #16
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b5d      	ldr	r3, [pc, #372]	; (80009ac <MX_GPIO_Init+0x19c>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0310 	and.w	r3, r3, #16
 800083e:	61bb      	str	r3, [r7, #24]
 8000840:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
 8000846:	4a59      	ldr	r2, [pc, #356]	; (80009ac <MX_GPIO_Init+0x19c>)
 8000848:	4b58      	ldr	r3, [pc, #352]	; (80009ac <MX_GPIO_Init+0x19c>)
 800084a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084c:	f043 0304 	orr.w	r3, r3, #4
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b56      	ldr	r3, [pc, #344]	; (80009ac <MX_GPIO_Init+0x19c>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0304 	and.w	r3, r3, #4
 800085a:	617b      	str	r3, [r7, #20]
 800085c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	613b      	str	r3, [r7, #16]
 8000862:	4a52      	ldr	r2, [pc, #328]	; (80009ac <MX_GPIO_Init+0x19c>)
 8000864:	4b51      	ldr	r3, [pc, #324]	; (80009ac <MX_GPIO_Init+0x19c>)
 8000866:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b4f      	ldr	r3, [pc, #316]	; (80009ac <MX_GPIO_Init+0x19c>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000876:	613b      	str	r3, [r7, #16]
 8000878:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
 800087e:	4a4b      	ldr	r2, [pc, #300]	; (80009ac <MX_GPIO_Init+0x19c>)
 8000880:	4b4a      	ldr	r3, [pc, #296]	; (80009ac <MX_GPIO_Init+0x19c>)
 8000882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000884:	f043 0301 	orr.w	r3, r3, #1
 8000888:	6313      	str	r3, [r2, #48]	; 0x30
 800088a:	4b48      	ldr	r3, [pc, #288]	; (80009ac <MX_GPIO_Init+0x19c>)
 800088c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088e:	f003 0301 	and.w	r3, r3, #1
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	4a44      	ldr	r2, [pc, #272]	; (80009ac <MX_GPIO_Init+0x19c>)
 800089c:	4b43      	ldr	r3, [pc, #268]	; (80009ac <MX_GPIO_Init+0x19c>)
 800089e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a0:	f043 0302 	orr.w	r3, r3, #2
 80008a4:	6313      	str	r3, [r2, #48]	; 0x30
 80008a6:	4b41      	ldr	r3, [pc, #260]	; (80009ac <MX_GPIO_Init+0x19c>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	f003 0302 	and.w	r3, r3, #2
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008b2:	2300      	movs	r3, #0
 80008b4:	607b      	str	r3, [r7, #4]
 80008b6:	4a3d      	ldr	r2, [pc, #244]	; (80009ac <MX_GPIO_Init+0x19c>)
 80008b8:	4b3c      	ldr	r3, [pc, #240]	; (80009ac <MX_GPIO_Init+0x19c>)
 80008ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008bc:	f043 0308 	orr.w	r3, r3, #8
 80008c0:	6313      	str	r3, [r2, #48]	; 0x30
 80008c2:	4b3a      	ldr	r3, [pc, #232]	; (80009ac <MX_GPIO_Init+0x19c>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	f003 0308 	and.w	r3, r3, #8
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2108      	movs	r1, #8
 80008d2:	4837      	ldr	r0, [pc, #220]	; (80009b0 <MX_GPIO_Init+0x1a0>)
 80008d4:	f000 fdac 	bl	8001430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80008d8:	2201      	movs	r2, #1
 80008da:	2101      	movs	r1, #1
 80008dc:	4835      	ldr	r0, [pc, #212]	; (80009b4 <MX_GPIO_Init+0x1a4>)
 80008de:	f000 fda7 	bl	8001430 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008e2:	2200      	movs	r2, #0
 80008e4:	f24f 0110 	movw	r1, #61456	; 0xf010
 80008e8:	4833      	ldr	r0, [pc, #204]	; (80009b8 <MX_GPIO_Init+0x1a8>)
 80008ea:	f000 fda1 	bl	8001430 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008ee:	2304      	movs	r3, #4
 80008f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008f2:	2300      	movs	r3, #0
 80008f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008fa:	f107 031c 	add.w	r3, r7, #28
 80008fe:	4619      	mov	r1, r3
 8000900:	482b      	ldr	r0, [pc, #172]	; (80009b0 <MX_GPIO_Init+0x1a0>)
 8000902:	f000 fbfb 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000906:	2308      	movs	r3, #8
 8000908:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800090a:	2301      	movs	r3, #1
 800090c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800090e:	2300      	movs	r3, #0
 8000910:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000912:	2300      	movs	r3, #0
 8000914:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000916:	f107 031c 	add.w	r3, r7, #28
 800091a:	4619      	mov	r1, r3
 800091c:	4824      	ldr	r0, [pc, #144]	; (80009b0 <MX_GPIO_Init+0x1a0>)
 800091e:	f000 fbed 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE5 MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|MEMS_INT2_Pin;
 8000922:	2332      	movs	r3, #50	; 0x32
 8000924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000926:	4b25      	ldr	r3, [pc, #148]	; (80009bc <MX_GPIO_Init+0x1ac>)
 8000928:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800092e:	f107 031c 	add.w	r3, r7, #28
 8000932:	4619      	mov	r1, r3
 8000934:	481e      	ldr	r0, [pc, #120]	; (80009b0 <MX_GPIO_Init+0x1a0>)
 8000936:	f000 fbe1 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800093a:	2301      	movs	r3, #1
 800093c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800093e:	2301      	movs	r3, #1
 8000940:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000946:	2300      	movs	r3, #0
 8000948:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800094a:	f107 031c 	add.w	r3, r7, #28
 800094e:	4619      	mov	r1, r3
 8000950:	4818      	ldr	r0, [pc, #96]	; (80009b4 <MX_GPIO_Init+0x1a4>)
 8000952:	f000 fbd3 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000956:	2301      	movs	r3, #1
 8000958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800095a:	2300      	movs	r3, #0
 800095c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000962:	f107 031c 	add.w	r3, r7, #28
 8000966:	4619      	mov	r1, r3
 8000968:	4815      	ldr	r0, [pc, #84]	; (80009c0 <MX_GPIO_Init+0x1b0>)
 800096a:	f000 fbc7 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800096e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000972:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000974:	2301      	movs	r3, #1
 8000976:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097c:	2300      	movs	r3, #0
 800097e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000980:	f107 031c 	add.w	r3, r7, #28
 8000984:	4619      	mov	r1, r3
 8000986:	480c      	ldr	r0, [pc, #48]	; (80009b8 <MX_GPIO_Init+0x1a8>)
 8000988:	f000 fbb8 	bl	80010fc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800098c:	2320      	movs	r3, #32
 800098e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000990:	2300      	movs	r3, #0
 8000992:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000994:	2300      	movs	r3, #0
 8000996:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000998:	f107 031c 	add.w	r3, r7, #28
 800099c:	4619      	mov	r1, r3
 800099e:	4806      	ldr	r0, [pc, #24]	; (80009b8 <MX_GPIO_Init+0x1a8>)
 80009a0:	f000 fbac 	bl	80010fc <HAL_GPIO_Init>

}
 80009a4:	bf00      	nop
 80009a6:	3730      	adds	r7, #48	; 0x30
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	40023800 	.word	0x40023800
 80009b0:	40021000 	.word	0x40021000
 80009b4:	40020800 	.word	0x40020800
 80009b8:	40020c00 	.word	0x40020c00
 80009bc:	10120000 	.word	0x10120000
 80009c0:	40020000 	.word	0x40020000

080009c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80009c8:	bf00      	nop
 80009ca:	46bd      	mov	sp, r7
 80009cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d0:	4770      	bx	lr
	...

080009d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	607b      	str	r3, [r7, #4]
 80009de:	4a10      	ldr	r2, [pc, #64]	; (8000a20 <HAL_MspInit+0x4c>)
 80009e0:	4b0f      	ldr	r3, [pc, #60]	; (8000a20 <HAL_MspInit+0x4c>)
 80009e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009e8:	6453      	str	r3, [r2, #68]	; 0x44
 80009ea:	4b0d      	ldr	r3, [pc, #52]	; (8000a20 <HAL_MspInit+0x4c>)
 80009ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009f2:	607b      	str	r3, [r7, #4]
 80009f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	603b      	str	r3, [r7, #0]
 80009fa:	4a09      	ldr	r2, [pc, #36]	; (8000a20 <HAL_MspInit+0x4c>)
 80009fc:	4b08      	ldr	r3, [pc, #32]	; (8000a20 <HAL_MspInit+0x4c>)
 80009fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a04:	6413      	str	r3, [r2, #64]	; 0x40
 8000a06:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <HAL_MspInit+0x4c>)
 8000a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a0e:	603b      	str	r3, [r7, #0]
 8000a10:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a12:	2007      	movs	r0, #7
 8000a14:	f000 fb30 	bl	8001078 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a18:	bf00      	nop
 8000a1a:	3708      	adds	r7, #8
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	40023800 	.word	0x40023800

08000a24 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08a      	sub	sp, #40	; 0x28
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a2c:	f107 0314 	add.w	r3, r7, #20
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
 8000a3a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a19      	ldr	r2, [pc, #100]	; (8000aa8 <HAL_I2C_MspInit+0x84>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d12c      	bne.n	8000aa0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	613b      	str	r3, [r7, #16]
 8000a4a:	4a18      	ldr	r2, [pc, #96]	; (8000aac <HAL_I2C_MspInit+0x88>)
 8000a4c:	4b17      	ldr	r3, [pc, #92]	; (8000aac <HAL_I2C_MspInit+0x88>)
 8000a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a50:	f043 0302 	orr.w	r3, r3, #2
 8000a54:	6313      	str	r3, [r2, #48]	; 0x30
 8000a56:	4b15      	ldr	r3, [pc, #84]	; (8000aac <HAL_I2C_MspInit+0x88>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	f003 0302 	and.w	r3, r3, #2
 8000a5e:	613b      	str	r3, [r7, #16]
 8000a60:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a62:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000a66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a68:	2312      	movs	r3, #18
 8000a6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a70:	2300      	movs	r3, #0
 8000a72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a74:	2304      	movs	r3, #4
 8000a76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a78:	f107 0314 	add.w	r3, r7, #20
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	480c      	ldr	r0, [pc, #48]	; (8000ab0 <HAL_I2C_MspInit+0x8c>)
 8000a80:	f000 fb3c 	bl	80010fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a84:	2300      	movs	r3, #0
 8000a86:	60fb      	str	r3, [r7, #12]
 8000a88:	4a08      	ldr	r2, [pc, #32]	; (8000aac <HAL_I2C_MspInit+0x88>)
 8000a8a:	4b08      	ldr	r3, [pc, #32]	; (8000aac <HAL_I2C_MspInit+0x88>)
 8000a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a92:	6413      	str	r3, [r2, #64]	; 0x40
 8000a94:	4b05      	ldr	r3, [pc, #20]	; (8000aac <HAL_I2C_MspInit+0x88>)
 8000a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000aa0:	bf00      	nop
 8000aa2:	3728      	adds	r7, #40	; 0x28
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	40005400 	.word	0x40005400
 8000aac:	40023800 	.word	0x40023800
 8000ab0:	40020400 	.word	0x40020400

08000ab4 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b08e      	sub	sp, #56	; 0x38
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000abc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
 8000ac8:	60da      	str	r2, [r3, #12]
 8000aca:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a51      	ldr	r2, [pc, #324]	; (8000c18 <HAL_I2S_MspInit+0x164>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d14b      	bne.n	8000b6e <HAL_I2S_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	623b      	str	r3, [r7, #32]
 8000ada:	4a50      	ldr	r2, [pc, #320]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000adc:	4b4f      	ldr	r3, [pc, #316]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ae0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ae6:	4b4d      	ldr	r3, [pc, #308]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000aee:	623b      	str	r3, [r7, #32]
 8000af0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	61fb      	str	r3, [r7, #28]
 8000af6:	4a49      	ldr	r2, [pc, #292]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000af8:	4b48      	ldr	r3, [pc, #288]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000afc:	f043 0304 	orr.w	r3, r3, #4
 8000b00:	6313      	str	r3, [r2, #48]	; 0x30
 8000b02:	4b46      	ldr	r3, [pc, #280]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	f003 0304 	and.w	r3, r3, #4
 8000b0a:	61fb      	str	r3, [r7, #28]
 8000b0c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	61bb      	str	r3, [r7, #24]
 8000b12:	4a42      	ldr	r2, [pc, #264]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000b14:	4b41      	ldr	r3, [pc, #260]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b18:	f043 0302 	orr.w	r3, r3, #2
 8000b1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b1e:	4b3f      	ldr	r3, [pc, #252]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b22:	f003 0302 	and.w	r3, r3, #2
 8000b26:	61bb      	str	r3, [r7, #24]
 8000b28:	69bb      	ldr	r3, [r7, #24]
    /**I2S2 GPIO Configuration
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000b2a:	2308      	movs	r3, #8
 8000b2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b36:	2300      	movs	r3, #0
 8000b38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b3a:	2305      	movs	r3, #5
 8000b3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000b3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b42:	4619      	mov	r1, r3
 8000b44:	4836      	ldr	r0, [pc, #216]	; (8000c20 <HAL_I2S_MspInit+0x16c>)
 8000b46:	f000 fad9 	bl	80010fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000b4a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b4e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b50:	2302      	movs	r3, #2
 8000b52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b54:	2300      	movs	r3, #0
 8000b56:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b5c:	2305      	movs	r3, #5
 8000b5e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b64:	4619      	mov	r1, r3
 8000b66:	482f      	ldr	r0, [pc, #188]	; (8000c24 <HAL_I2S_MspInit+0x170>)
 8000b68:	f000 fac8 	bl	80010fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000b6c:	e04f      	b.n	8000c0e <HAL_I2S_MspInit+0x15a>
  else if(hi2s->Instance==SPI3)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a2d      	ldr	r2, [pc, #180]	; (8000c28 <HAL_I2S_MspInit+0x174>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d14a      	bne.n	8000c0e <HAL_I2S_MspInit+0x15a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]
 8000b7c:	4a27      	ldr	r2, [pc, #156]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000b7e:	4b27      	ldr	r3, [pc, #156]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b86:	6413      	str	r3, [r2, #64]	; 0x40
 8000b88:	4b24      	ldr	r3, [pc, #144]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b90:	617b      	str	r3, [r7, #20]
 8000b92:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b94:	2300      	movs	r3, #0
 8000b96:	613b      	str	r3, [r7, #16]
 8000b98:	4a20      	ldr	r2, [pc, #128]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000b9a:	4b20      	ldr	r3, [pc, #128]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	f043 0301 	orr.w	r3, r3, #1
 8000ba2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba4:	4b1d      	ldr	r3, [pc, #116]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba8:	f003 0301 	and.w	r3, r3, #1
 8000bac:	613b      	str	r3, [r7, #16]
 8000bae:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	4a19      	ldr	r2, [pc, #100]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000bb6:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	f043 0304 	orr.w	r3, r3, #4
 8000bbe:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc0:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <HAL_I2S_MspInit+0x168>)
 8000bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc4:	f003 0304 	and.w	r3, r3, #4
 8000bc8:	60fb      	str	r3, [r7, #12]
 8000bca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000bcc:	2310      	movs	r3, #16
 8000bce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bdc:	2306      	movs	r3, #6
 8000bde:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000be0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be4:	4619      	mov	r1, r3
 8000be6:	4811      	ldr	r0, [pc, #68]	; (8000c2c <HAL_I2S_MspInit+0x178>)
 8000be8:	f000 fa88 	bl	80010fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000bec:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000bf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bfe:	2306      	movs	r3, #6
 8000c00:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c06:	4619      	mov	r1, r3
 8000c08:	4805      	ldr	r0, [pc, #20]	; (8000c20 <HAL_I2S_MspInit+0x16c>)
 8000c0a:	f000 fa77 	bl	80010fc <HAL_GPIO_Init>
}
 8000c0e:	bf00      	nop
 8000c10:	3738      	adds	r7, #56	; 0x38
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40003800 	.word	0x40003800
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	40020800 	.word	0x40020800
 8000c24:	40020400 	.word	0x40020400
 8000c28:	40003c00 	.word	0x40003c00
 8000c2c:	40020000 	.word	0x40020000

08000c30 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	; 0x28
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 0314 	add.w	r3, r7, #20
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a19      	ldr	r2, [pc, #100]	; (8000cb4 <HAL_SPI_MspInit+0x84>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d12b      	bne.n	8000caa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c52:	2300      	movs	r3, #0
 8000c54:	613b      	str	r3, [r7, #16]
 8000c56:	4a18      	ldr	r2, [pc, #96]	; (8000cb8 <HAL_SPI_MspInit+0x88>)
 8000c58:	4b17      	ldr	r3, [pc, #92]	; (8000cb8 <HAL_SPI_MspInit+0x88>)
 8000c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c60:	6453      	str	r3, [r2, #68]	; 0x44
 8000c62:	4b15      	ldr	r3, [pc, #84]	; (8000cb8 <HAL_SPI_MspInit+0x88>)
 8000c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	4a11      	ldr	r2, [pc, #68]	; (8000cb8 <HAL_SPI_MspInit+0x88>)
 8000c74:	4b10      	ldr	r3, [pc, #64]	; (8000cb8 <HAL_SPI_MspInit+0x88>)
 8000c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c78:	f043 0301 	orr.w	r3, r3, #1
 8000c7c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c7e:	4b0e      	ldr	r3, [pc, #56]	; (8000cb8 <HAL_SPI_MspInit+0x88>)
 8000c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8000c8a:	23e0      	movs	r3, #224	; 0xe0
 8000c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c92:	2300      	movs	r3, #0
 8000c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c96:	2303      	movs	r3, #3
 8000c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c9a:	2305      	movs	r3, #5
 8000c9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c9e:	f107 0314 	add.w	r3, r7, #20
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4805      	ldr	r0, [pc, #20]	; (8000cbc <HAL_SPI_MspInit+0x8c>)
 8000ca6:	f000 fa29 	bl	80010fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000caa:	bf00      	nop
 8000cac:	3728      	adds	r7, #40	; 0x28
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40013000 	.word	0x40013000
 8000cb8:	40023800 	.word	0x40023800
 8000cbc:	40020000 	.word	0x40020000

08000cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr

08000cce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd2:	e7fe      	b.n	8000cd2 <HardFault_Handler+0x4>

08000cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd8:	e7fe      	b.n	8000cd8 <MemManage_Handler+0x4>

08000cda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cde:	e7fe      	b.n	8000cde <BusFault_Handler+0x4>

08000ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce4:	e7fe      	b.n	8000ce4 <UsageFault_Handler+0x4>

08000ce6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr

08000cf4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr

08000d02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d02:	b480      	push	{r7}
 8000d04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d14:	f000 f8a0 	bl	8000e58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d18:	bf00      	nop
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d20:	4802      	ldr	r0, [pc, #8]	; (8000d2c <OTG_FS_IRQHandler+0x10>)
 8000d22:	f000 fe49 	bl	80019b8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	200005d8 	.word	0x200005d8

08000d30 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000d38:	4b11      	ldr	r3, [pc, #68]	; (8000d80 <_sbrk+0x50>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d102      	bne.n	8000d46 <_sbrk+0x16>
		heap_end = &end;
 8000d40:	4b0f      	ldr	r3, [pc, #60]	; (8000d80 <_sbrk+0x50>)
 8000d42:	4a10      	ldr	r2, [pc, #64]	; (8000d84 <_sbrk+0x54>)
 8000d44:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000d46:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <_sbrk+0x50>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000d4c:	4b0c      	ldr	r3, [pc, #48]	; (8000d80 <_sbrk+0x50>)
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	4413      	add	r3, r2
 8000d54:	466a      	mov	r2, sp
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d907      	bls.n	8000d6a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8000d5a:	f006 fe0d 	bl	8007978 <__errno>
 8000d5e:	4602      	mov	r2, r0
 8000d60:	230c      	movs	r3, #12
 8000d62:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000d64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d68:	e006      	b.n	8000d78 <_sbrk+0x48>
	}

	heap_end += incr;
 8000d6a:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <_sbrk+0x50>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4413      	add	r3, r2
 8000d72:	4a03      	ldr	r2, [pc, #12]	; (8000d80 <_sbrk+0x50>)
 8000d74:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000d76:	68fb      	ldr	r3, [r7, #12]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3710      	adds	r7, #16
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	200000ac 	.word	0x200000ac
 8000d84:	200008a0 	.word	0x200008a0

08000d88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d8c:	4a08      	ldr	r2, [pc, #32]	; (8000db0 <SystemInit+0x28>)
 8000d8e:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <SystemInit+0x28>)
 8000d90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d9c:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <SystemInit+0x28>)
 8000d9e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000da2:	609a      	str	r2, [r3, #8]
#endif
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	e000ed00 	.word	0xe000ed00

08000db4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000db8:	4a0e      	ldr	r2, [pc, #56]	; (8000df4 <HAL_Init+0x40>)
 8000dba:	4b0e      	ldr	r3, [pc, #56]	; (8000df4 <HAL_Init+0x40>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dc4:	4a0b      	ldr	r2, [pc, #44]	; (8000df4 <HAL_Init+0x40>)
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	; (8000df4 <HAL_Init+0x40>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dd0:	4a08      	ldr	r2, [pc, #32]	; (8000df4 <HAL_Init+0x40>)
 8000dd2:	4b08      	ldr	r3, [pc, #32]	; (8000df4 <HAL_Init+0x40>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ddc:	2003      	movs	r0, #3
 8000dde:	f000 f94b 	bl	8001078 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000de2:	2000      	movs	r0, #0
 8000de4:	f000 f808 	bl	8000df8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000de8:	f7ff fdf4 	bl	80009d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dec:	2300      	movs	r3, #0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	40023c00 	.word	0x40023c00

08000df8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b082      	sub	sp, #8
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e00:	4b12      	ldr	r3, [pc, #72]	; (8000e4c <HAL_InitTick+0x54>)
 8000e02:	681a      	ldr	r2, [r3, #0]
 8000e04:	4b12      	ldr	r3, [pc, #72]	; (8000e50 <HAL_InitTick+0x58>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	4619      	mov	r1, r3
 8000e0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e16:	4618      	mov	r0, r3
 8000e18:	f000 f963 	bl	80010e2 <HAL_SYSTICK_Config>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	e00e      	b.n	8000e44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2b0f      	cmp	r3, #15
 8000e2a:	d80a      	bhi.n	8000e42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	6879      	ldr	r1, [r7, #4]
 8000e30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e34:	f000 f92b 	bl	800108e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e38:	4a06      	ldr	r2, [pc, #24]	; (8000e54 <HAL_InitTick+0x5c>)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	e000      	b.n	8000e44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
}
 8000e44:	4618      	mov	r0, r3
 8000e46:	3708      	adds	r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	20000000 	.word	0x20000000
 8000e50:	20000008 	.word	0x20000008
 8000e54:	20000004 	.word	0x20000004

08000e58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e5c:	4b06      	ldr	r3, [pc, #24]	; (8000e78 <HAL_IncTick+0x20>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	461a      	mov	r2, r3
 8000e62:	4b06      	ldr	r3, [pc, #24]	; (8000e7c <HAL_IncTick+0x24>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	4413      	add	r3, r2
 8000e68:	4a04      	ldr	r2, [pc, #16]	; (8000e7c <HAL_IncTick+0x24>)
 8000e6a:	6013      	str	r3, [r2, #0]
}
 8000e6c:	bf00      	nop
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	20000008 	.word	0x20000008
 8000e7c:	200001fc 	.word	0x200001fc

08000e80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  return uwTick;
 8000e84:	4b03      	ldr	r3, [pc, #12]	; (8000e94 <HAL_GetTick+0x14>)
 8000e86:	681b      	ldr	r3, [r3, #0]
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	200001fc 	.word	0x200001fc

08000e98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ea0:	f7ff ffee 	bl	8000e80 <HAL_GetTick>
 8000ea4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000eb0:	d005      	beq.n	8000ebe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eb2:	4b09      	ldr	r3, [pc, #36]	; (8000ed8 <HAL_Delay+0x40>)
 8000eb4:	781b      	ldrb	r3, [r3, #0]
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	4413      	add	r3, r2
 8000ebc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ebe:	bf00      	nop
 8000ec0:	f7ff ffde 	bl	8000e80 <HAL_GetTick>
 8000ec4:	4602      	mov	r2, r0
 8000ec6:	68bb      	ldr	r3, [r7, #8]
 8000ec8:	1ad2      	subs	r2, r2, r3
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d3f7      	bcc.n	8000ec0 <HAL_Delay+0x28>
  {
  }
}
 8000ed0:	bf00      	nop
 8000ed2:	3710      	adds	r7, #16
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20000008 	.word	0x20000008

08000edc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eec:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <__NVIC_SetPriorityGrouping+0x44>)
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ef2:	68ba      	ldr	r2, [r7, #8]
 8000ef4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ef8:	4013      	ands	r3, r2
 8000efa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f0e:	4a04      	ldr	r2, [pc, #16]	; (8000f20 <__NVIC_SetPriorityGrouping+0x44>)
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	60d3      	str	r3, [r2, #12]
}
 8000f14:	bf00      	nop
 8000f16:	3714      	adds	r7, #20
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1e:	4770      	bx	lr
 8000f20:	e000ed00 	.word	0xe000ed00

08000f24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <__NVIC_GetPriorityGrouping+0x18>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	0a1b      	lsrs	r3, r3, #8
 8000f2e:	f003 0307 	and.w	r3, r3, #7
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	db0b      	blt.n	8000f6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f52:	4909      	ldr	r1, [pc, #36]	; (8000f78 <__NVIC_EnableIRQ+0x38>)
 8000f54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f58:	095b      	lsrs	r3, r3, #5
 8000f5a:	79fa      	ldrb	r2, [r7, #7]
 8000f5c:	f002 021f 	and.w	r2, r2, #31
 8000f60:	2001      	movs	r0, #1
 8000f62:	fa00 f202 	lsl.w	r2, r0, r2
 8000f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f6a:	bf00      	nop
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	e000e100 	.word	0xe000e100

08000f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	6039      	str	r1, [r7, #0]
 8000f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	db0a      	blt.n	8000fa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f90:	490d      	ldr	r1, [pc, #52]	; (8000fc8 <__NVIC_SetPriority+0x4c>)
 8000f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f96:	683a      	ldr	r2, [r7, #0]
 8000f98:	b2d2      	uxtb	r2, r2
 8000f9a:	0112      	lsls	r2, r2, #4
 8000f9c:	b2d2      	uxtb	r2, r2
 8000f9e:	440b      	add	r3, r1
 8000fa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fa4:	e00a      	b.n	8000fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa6:	4909      	ldr	r1, [pc, #36]	; (8000fcc <__NVIC_SetPriority+0x50>)
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	f003 030f 	and.w	r3, r3, #15
 8000fae:	3b04      	subs	r3, #4
 8000fb0:	683a      	ldr	r2, [r7, #0]
 8000fb2:	b2d2      	uxtb	r2, r2
 8000fb4:	0112      	lsls	r2, r2, #4
 8000fb6:	b2d2      	uxtb	r2, r2
 8000fb8:	440b      	add	r3, r1
 8000fba:	761a      	strb	r2, [r3, #24]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000e100 	.word	0xe000e100
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b089      	sub	sp, #36	; 0x24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	f003 0307 	and.w	r3, r3, #7
 8000fe2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	f1c3 0307 	rsb	r3, r3, #7
 8000fea:	2b04      	cmp	r3, #4
 8000fec:	bf28      	it	cs
 8000fee:	2304      	movcs	r3, #4
 8000ff0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	2b06      	cmp	r3, #6
 8000ff8:	d902      	bls.n	8001000 <NVIC_EncodePriority+0x30>
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	3b03      	subs	r3, #3
 8000ffe:	e000      	b.n	8001002 <NVIC_EncodePriority+0x32>
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	2201      	movs	r2, #1
 8001006:	69bb      	ldr	r3, [r7, #24]
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	1e5a      	subs	r2, r3, #1
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	401a      	ands	r2, r3
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001016:	2101      	movs	r1, #1
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	fa01 f303 	lsl.w	r3, r1, r3
 800101e:	1e59      	subs	r1, r3, #1
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001024:	4313      	orrs	r3, r2
         );
}
 8001026:	4618      	mov	r0, r3
 8001028:	3724      	adds	r7, #36	; 0x24
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
	...

08001034 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	3b01      	subs	r3, #1
 8001040:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001044:	d301      	bcc.n	800104a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001046:	2301      	movs	r3, #1
 8001048:	e00f      	b.n	800106a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800104a:	4a0a      	ldr	r2, [pc, #40]	; (8001074 <SysTick_Config+0x40>)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	3b01      	subs	r3, #1
 8001050:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001052:	210f      	movs	r1, #15
 8001054:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001058:	f7ff ff90 	bl	8000f7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800105c:	4b05      	ldr	r3, [pc, #20]	; (8001074 <SysTick_Config+0x40>)
 800105e:	2200      	movs	r2, #0
 8001060:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001062:	4b04      	ldr	r3, [pc, #16]	; (8001074 <SysTick_Config+0x40>)
 8001064:	2207      	movs	r2, #7
 8001066:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001068:	2300      	movs	r3, #0
}
 800106a:	4618      	mov	r0, r3
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	e000e010 	.word	0xe000e010

08001078 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f7ff ff2b 	bl	8000edc <__NVIC_SetPriorityGrouping>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800108e:	b580      	push	{r7, lr}
 8001090:	b086      	sub	sp, #24
 8001092:	af00      	add	r7, sp, #0
 8001094:	4603      	mov	r3, r0
 8001096:	60b9      	str	r1, [r7, #8]
 8001098:	607a      	str	r2, [r7, #4]
 800109a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010a0:	f7ff ff40 	bl	8000f24 <__NVIC_GetPriorityGrouping>
 80010a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	68b9      	ldr	r1, [r7, #8]
 80010aa:	6978      	ldr	r0, [r7, #20]
 80010ac:	f7ff ff90 	bl	8000fd0 <NVIC_EncodePriority>
 80010b0:	4602      	mov	r2, r0
 80010b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010b6:	4611      	mov	r1, r2
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff ff5f 	bl	8000f7c <__NVIC_SetPriority>
}
 80010be:	bf00      	nop
 80010c0:	3718      	adds	r7, #24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b082      	sub	sp, #8
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	4603      	mov	r3, r0
 80010ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f7ff ff33 	bl	8000f40 <__NVIC_EnableIRQ>
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ea:	6878      	ldr	r0, [r7, #4]
 80010ec:	f7ff ffa2 	bl	8001034 <SysTick_Config>
 80010f0:	4603      	mov	r3, r0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
	...

080010fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b089      	sub	sp, #36	; 0x24
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800110a:	2300      	movs	r3, #0
 800110c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800110e:	2300      	movs	r3, #0
 8001110:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001112:	2300      	movs	r3, #0
 8001114:	61fb      	str	r3, [r7, #28]
 8001116:	e159      	b.n	80013cc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001118:	2201      	movs	r2, #1
 800111a:	69fb      	ldr	r3, [r7, #28]
 800111c:	fa02 f303 	lsl.w	r3, r2, r3
 8001120:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	4013      	ands	r3, r2
 800112a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	429a      	cmp	r2, r3
 8001132:	f040 8148 	bne.w	80013c6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	2b01      	cmp	r3, #1
 800113c:	d00b      	beq.n	8001156 <HAL_GPIO_Init+0x5a>
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	2b02      	cmp	r3, #2
 8001144:	d007      	beq.n	8001156 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800114a:	2b11      	cmp	r3, #17
 800114c:	d003      	beq.n	8001156 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	2b12      	cmp	r3, #18
 8001154:	d130      	bne.n	80011b8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	689b      	ldr	r3, [r3, #8]
 800115a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	2203      	movs	r2, #3
 8001162:	fa02 f303 	lsl.w	r3, r2, r3
 8001166:	43db      	mvns	r3, r3
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4013      	ands	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	68da      	ldr	r2, [r3, #12]
 8001172:	69fb      	ldr	r3, [r7, #28]
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	fa02 f303 	lsl.w	r3, r2, r3
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	4313      	orrs	r3, r2
 800117e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800118c:	2201      	movs	r2, #1
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	091b      	lsrs	r3, r3, #4
 80011a2:	f003 0201 	and.w	r2, r3, #1
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	2203      	movs	r2, #3
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	689a      	ldr	r2, [r3, #8]
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	fa02 f303 	lsl.w	r3, r2, r3
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	4313      	orrs	r3, r2
 80011e0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d003      	beq.n	80011f8 <HAL_GPIO_Init+0xfc>
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	2b12      	cmp	r3, #18
 80011f6:	d123      	bne.n	8001240 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	08da      	lsrs	r2, r3, #3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3208      	adds	r2, #8
 8001200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001204:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	f003 0307 	and.w	r3, r3, #7
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	220f      	movs	r2, #15
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	43db      	mvns	r3, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	691a      	ldr	r2, [r3, #16]
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	f003 0307 	and.w	r3, r3, #7
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	4313      	orrs	r3, r2
 8001230:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	08da      	lsrs	r2, r3, #3
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	3208      	adds	r2, #8
 800123a:	69b9      	ldr	r1, [r7, #24]
 800123c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	2203      	movs	r2, #3
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	43db      	mvns	r3, r3
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4013      	ands	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f003 0203 	and.w	r2, r3, #3
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800127c:	2b00      	cmp	r3, #0
 800127e:	f000 80a2 	beq.w	80013c6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001282:	2300      	movs	r3, #0
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	4a56      	ldr	r2, [pc, #344]	; (80013e0 <HAL_GPIO_Init+0x2e4>)
 8001288:	4b55      	ldr	r3, [pc, #340]	; (80013e0 <HAL_GPIO_Init+0x2e4>)
 800128a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800128c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001290:	6453      	str	r3, [r2, #68]	; 0x44
 8001292:	4b53      	ldr	r3, [pc, #332]	; (80013e0 <HAL_GPIO_Init+0x2e4>)
 8001294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001296:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800129a:	60fb      	str	r3, [r7, #12]
 800129c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800129e:	4a51      	ldr	r2, [pc, #324]	; (80013e4 <HAL_GPIO_Init+0x2e8>)
 80012a0:	69fb      	ldr	r3, [r7, #28]
 80012a2:	089b      	lsrs	r3, r3, #2
 80012a4:	3302      	adds	r3, #2
 80012a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	f003 0303 	and.w	r3, r3, #3
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	220f      	movs	r2, #15
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	43db      	mvns	r3, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4013      	ands	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a48      	ldr	r2, [pc, #288]	; (80013e8 <HAL_GPIO_Init+0x2ec>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d019      	beq.n	80012fe <HAL_GPIO_Init+0x202>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a47      	ldr	r2, [pc, #284]	; (80013ec <HAL_GPIO_Init+0x2f0>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d013      	beq.n	80012fa <HAL_GPIO_Init+0x1fe>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a46      	ldr	r2, [pc, #280]	; (80013f0 <HAL_GPIO_Init+0x2f4>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d00d      	beq.n	80012f6 <HAL_GPIO_Init+0x1fa>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a45      	ldr	r2, [pc, #276]	; (80013f4 <HAL_GPIO_Init+0x2f8>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d007      	beq.n	80012f2 <HAL_GPIO_Init+0x1f6>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a44      	ldr	r2, [pc, #272]	; (80013f8 <HAL_GPIO_Init+0x2fc>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d101      	bne.n	80012ee <HAL_GPIO_Init+0x1f2>
 80012ea:	2304      	movs	r3, #4
 80012ec:	e008      	b.n	8001300 <HAL_GPIO_Init+0x204>
 80012ee:	2307      	movs	r3, #7
 80012f0:	e006      	b.n	8001300 <HAL_GPIO_Init+0x204>
 80012f2:	2303      	movs	r3, #3
 80012f4:	e004      	b.n	8001300 <HAL_GPIO_Init+0x204>
 80012f6:	2302      	movs	r3, #2
 80012f8:	e002      	b.n	8001300 <HAL_GPIO_Init+0x204>
 80012fa:	2301      	movs	r3, #1
 80012fc:	e000      	b.n	8001300 <HAL_GPIO_Init+0x204>
 80012fe:	2300      	movs	r3, #0
 8001300:	69fa      	ldr	r2, [r7, #28]
 8001302:	f002 0203 	and.w	r2, r2, #3
 8001306:	0092      	lsls	r2, r2, #2
 8001308:	4093      	lsls	r3, r2
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	4313      	orrs	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001310:	4934      	ldr	r1, [pc, #208]	; (80013e4 <HAL_GPIO_Init+0x2e8>)
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	089b      	lsrs	r3, r3, #2
 8001316:	3302      	adds	r3, #2
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800131e:	4b37      	ldr	r3, [pc, #220]	; (80013fc <HAL_GPIO_Init+0x300>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	43db      	mvns	r3, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4013      	ands	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d003      	beq.n	8001342 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	4313      	orrs	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001342:	4a2e      	ldr	r2, [pc, #184]	; (80013fc <HAL_GPIO_Init+0x300>)
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001348:	4b2c      	ldr	r3, [pc, #176]	; (80013fc <HAL_GPIO_Init+0x300>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d003      	beq.n	800136c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800136c:	4a23      	ldr	r2, [pc, #140]	; (80013fc <HAL_GPIO_Init+0x300>)
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001372:	4b22      	ldr	r3, [pc, #136]	; (80013fc <HAL_GPIO_Init+0x300>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	43db      	mvns	r3, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4013      	ands	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	4313      	orrs	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001396:	4a19      	ldr	r2, [pc, #100]	; (80013fc <HAL_GPIO_Init+0x300>)
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800139c:	4b17      	ldr	r3, [pc, #92]	; (80013fc <HAL_GPIO_Init+0x300>)
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d003      	beq.n	80013c0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	4313      	orrs	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013c0:	4a0e      	ldr	r2, [pc, #56]	; (80013fc <HAL_GPIO_Init+0x300>)
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	3301      	adds	r3, #1
 80013ca:	61fb      	str	r3, [r7, #28]
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	2b0f      	cmp	r3, #15
 80013d0:	f67f aea2 	bls.w	8001118 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013d4:	bf00      	nop
 80013d6:	3724      	adds	r7, #36	; 0x24
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40013800 	.word	0x40013800
 80013e8:	40020000 	.word	0x40020000
 80013ec:	40020400 	.word	0x40020400
 80013f0:	40020800 	.word	0x40020800
 80013f4:	40020c00 	.word	0x40020c00
 80013f8:	40021000 	.word	0x40021000
 80013fc:	40013c00 	.word	0x40013c00

08001400 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	691a      	ldr	r2, [r3, #16]
 8001410:	887b      	ldrh	r3, [r7, #2]
 8001412:	4013      	ands	r3, r2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d002      	beq.n	800141e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001418:	2301      	movs	r3, #1
 800141a:	73fb      	strb	r3, [r7, #15]
 800141c:	e001      	b.n	8001422 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800141e:	2300      	movs	r3, #0
 8001420:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001422:	7bfb      	ldrb	r3, [r7, #15]
}
 8001424:	4618      	mov	r0, r3
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	460b      	mov	r3, r1
 800143a:	807b      	strh	r3, [r7, #2]
 800143c:	4613      	mov	r3, r2
 800143e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001440:	787b      	ldrb	r3, [r7, #1]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d003      	beq.n	800144e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001446:	887a      	ldrh	r2, [r7, #2]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800144c:	e003      	b.n	8001456 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800144e:	887b      	ldrh	r3, [r7, #2]
 8001450:	041a      	lsls	r2, r3, #16
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	619a      	str	r2, [r3, #24]
}
 8001456:	bf00      	nop
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr

08001462 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001462:	b480      	push	{r7}
 8001464:	b083      	sub	sp, #12
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	460b      	mov	r3, r1
 800146c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	695a      	ldr	r2, [r3, #20]
 8001472:	887b      	ldrh	r3, [r7, #2]
 8001474:	401a      	ands	r2, r3
 8001476:	887b      	ldrh	r3, [r7, #2]
 8001478:	429a      	cmp	r2, r3
 800147a:	d104      	bne.n	8001486 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800147c:	887b      	ldrh	r3, [r7, #2]
 800147e:	041a      	lsls	r2, r3, #16
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001484:	e002      	b.n	800148c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001486:	887a      	ldrh	r2, [r7, #2]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	619a      	str	r2, [r3, #24]
}
 800148c:	bf00      	nop
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr

08001498 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800149a:	b08f      	sub	sp, #60	; 0x3c
 800149c:	af0a      	add	r7, sp, #40	; 0x28
 800149e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d101      	bne.n	80014aa <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e054      	b.n	8001554 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d106      	bne.n	80014ca <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2200      	movs	r2, #0
 80014c0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f005 ff83 	bl	80073d0 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	2203      	movs	r2, #3
 80014ce:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d102      	bne.n	80014e4 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2200      	movs	r2, #0
 80014e2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f003 f920 	bl	800472e <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	603b      	str	r3, [r7, #0]
 80014f4:	687e      	ldr	r6, [r7, #4]
 80014f6:	466d      	mov	r5, sp
 80014f8:	f106 0410 	add.w	r4, r6, #16
 80014fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001500:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001502:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001504:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001508:	e885 0003 	stmia.w	r5, {r0, r1}
 800150c:	1d33      	adds	r3, r6, #4
 800150e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001510:	6838      	ldr	r0, [r7, #0]
 8001512:	f003 f89a 	bl	800464a <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2101      	movs	r1, #1
 800151c:	4618      	mov	r0, r3
 800151e:	f003 f917 	bl	8004750 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	603b      	str	r3, [r7, #0]
 8001528:	687e      	ldr	r6, [r7, #4]
 800152a:	466d      	mov	r5, sp
 800152c:	f106 0410 	add.w	r4, r6, #16
 8001530:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001532:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001534:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001536:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001538:	e894 0003 	ldmia.w	r4, {r0, r1}
 800153c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001540:	1d33      	adds	r3, r6, #4
 8001542:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001544:	6838      	ldr	r0, [r7, #0]
 8001546:	f003 fa29 	bl	800499c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	2201      	movs	r2, #1
 800154e:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8001552:	2300      	movs	r3, #0
}
 8001554:	4618      	mov	r0, r3
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800155c <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800155c:	b590      	push	{r4, r7, lr}
 800155e:	b089      	sub	sp, #36	; 0x24
 8001560:	af04      	add	r7, sp, #16
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	4608      	mov	r0, r1
 8001566:	4611      	mov	r1, r2
 8001568:	461a      	mov	r2, r3
 800156a:	4603      	mov	r3, r0
 800156c:	70fb      	strb	r3, [r7, #3]
 800156e:	460b      	mov	r3, r1
 8001570:	70bb      	strb	r3, [r7, #2]
 8001572:	4613      	mov	r3, r2
 8001574:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800157c:	2b01      	cmp	r3, #1
 800157e:	d101      	bne.n	8001584 <HAL_HCD_HC_Init+0x28>
 8001580:	2302      	movs	r3, #2
 8001582:	e07f      	b.n	8001684 <HAL_HCD_HC_Init+0x128>
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2201      	movs	r2, #1
 8001588:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800158c:	78fa      	ldrb	r2, [r7, #3]
 800158e:	6879      	ldr	r1, [r7, #4]
 8001590:	4613      	mov	r3, r2
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	4413      	add	r3, r2
 8001596:	00db      	lsls	r3, r3, #3
 8001598:	440b      	add	r3, r1
 800159a:	333d      	adds	r3, #61	; 0x3d
 800159c:	2200      	movs	r2, #0
 800159e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80015a0:	78fa      	ldrb	r2, [r7, #3]
 80015a2:	6879      	ldr	r1, [r7, #4]
 80015a4:	4613      	mov	r3, r2
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	4413      	add	r3, r2
 80015aa:	00db      	lsls	r3, r3, #3
 80015ac:	440b      	add	r3, r1
 80015ae:	3338      	adds	r3, #56	; 0x38
 80015b0:	787a      	ldrb	r2, [r7, #1]
 80015b2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80015b4:	78fa      	ldrb	r2, [r7, #3]
 80015b6:	6879      	ldr	r1, [r7, #4]
 80015b8:	4613      	mov	r3, r2
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	4413      	add	r3, r2
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	440b      	add	r3, r1
 80015c2:	3340      	adds	r3, #64	; 0x40
 80015c4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80015c6:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80015c8:	78fa      	ldrb	r2, [r7, #3]
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	4613      	mov	r3, r2
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	4413      	add	r3, r2
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	440b      	add	r3, r1
 80015d6:	3339      	adds	r3, #57	; 0x39
 80015d8:	78fa      	ldrb	r2, [r7, #3]
 80015da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80015dc:	78fa      	ldrb	r2, [r7, #3]
 80015de:	6879      	ldr	r1, [r7, #4]
 80015e0:	4613      	mov	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4413      	add	r3, r2
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	440b      	add	r3, r1
 80015ea:	333f      	adds	r3, #63	; 0x3f
 80015ec:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80015f0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80015f2:	78fa      	ldrb	r2, [r7, #3]
 80015f4:	78bb      	ldrb	r3, [r7, #2]
 80015f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015fa:	b2d8      	uxtb	r0, r3
 80015fc:	6879      	ldr	r1, [r7, #4]
 80015fe:	4613      	mov	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	4413      	add	r3, r2
 8001604:	00db      	lsls	r3, r3, #3
 8001606:	440b      	add	r3, r1
 8001608:	333a      	adds	r3, #58	; 0x3a
 800160a:	4602      	mov	r2, r0
 800160c:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 800160e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001612:	2b00      	cmp	r3, #0
 8001614:	da0a      	bge.n	800162c <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001616:	78fa      	ldrb	r2, [r7, #3]
 8001618:	6879      	ldr	r1, [r7, #4]
 800161a:	4613      	mov	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4413      	add	r3, r2
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	440b      	add	r3, r1
 8001624:	333b      	adds	r3, #59	; 0x3b
 8001626:	2201      	movs	r2, #1
 8001628:	701a      	strb	r2, [r3, #0]
 800162a:	e009      	b.n	8001640 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800162c:	78fa      	ldrb	r2, [r7, #3]
 800162e:	6879      	ldr	r1, [r7, #4]
 8001630:	4613      	mov	r3, r2
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	4413      	add	r3, r2
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	440b      	add	r3, r1
 800163a:	333b      	adds	r3, #59	; 0x3b
 800163c:	2200      	movs	r2, #0
 800163e:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001640:	78fa      	ldrb	r2, [r7, #3]
 8001642:	6879      	ldr	r1, [r7, #4]
 8001644:	4613      	mov	r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	4413      	add	r3, r2
 800164a:	00db      	lsls	r3, r3, #3
 800164c:	440b      	add	r3, r1
 800164e:	333c      	adds	r3, #60	; 0x3c
 8001650:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001654:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6818      	ldr	r0, [r3, #0]
 800165a:	787c      	ldrb	r4, [r7, #1]
 800165c:	78ba      	ldrb	r2, [r7, #2]
 800165e:	78f9      	ldrb	r1, [r7, #3]
 8001660:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001662:	9302      	str	r3, [sp, #8]
 8001664:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001668:	9301      	str	r3, [sp, #4]
 800166a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	4623      	mov	r3, r4
 8001672:	f003 fb1d 	bl	8004cb0 <USB_HC_Init>
 8001676:	4603      	mov	r3, r0
 8001678:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2200      	movs	r2, #0
 800167e:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8001682:	7bfb      	ldrb	r3, [r7, #15]
}
 8001684:	4618      	mov	r0, r3
 8001686:	3714      	adds	r7, #20
 8001688:	46bd      	mov	sp, r7
 800168a:	bd90      	pop	{r4, r7, pc}

0800168c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	460b      	mov	r3, r1
 8001696:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001698:	2300      	movs	r3, #0
 800169a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d101      	bne.n	80016aa <HAL_HCD_HC_Halt+0x1e>
 80016a6:	2302      	movs	r3, #2
 80016a8:	e00f      	b.n	80016ca <HAL_HCD_HC_Halt+0x3e>
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	2201      	movs	r2, #1
 80016ae:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	78fa      	ldrb	r2, [r7, #3]
 80016b8:	4611      	mov	r1, r2
 80016ba:	4618      	mov	r0, r3
 80016bc:	f003 fd65 	bl	800518a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2200      	movs	r2, #0
 80016c4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
	...

080016d4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	4608      	mov	r0, r1
 80016de:	4611      	mov	r1, r2
 80016e0:	461a      	mov	r2, r3
 80016e2:	4603      	mov	r3, r0
 80016e4:	70fb      	strb	r3, [r7, #3]
 80016e6:	460b      	mov	r3, r1
 80016e8:	70bb      	strb	r3, [r7, #2]
 80016ea:	4613      	mov	r3, r2
 80016ec:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80016ee:	78fa      	ldrb	r2, [r7, #3]
 80016f0:	6879      	ldr	r1, [r7, #4]
 80016f2:	4613      	mov	r3, r2
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4413      	add	r3, r2
 80016f8:	00db      	lsls	r3, r3, #3
 80016fa:	440b      	add	r3, r1
 80016fc:	333b      	adds	r3, #59	; 0x3b
 80016fe:	78ba      	ldrb	r2, [r7, #2]
 8001700:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001702:	78fa      	ldrb	r2, [r7, #3]
 8001704:	6879      	ldr	r1, [r7, #4]
 8001706:	4613      	mov	r3, r2
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	4413      	add	r3, r2
 800170c:	00db      	lsls	r3, r3, #3
 800170e:	440b      	add	r3, r1
 8001710:	333f      	adds	r3, #63	; 0x3f
 8001712:	787a      	ldrb	r2, [r7, #1]
 8001714:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001716:	7c3b      	ldrb	r3, [r7, #16]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d114      	bne.n	8001746 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 800171c:	78fa      	ldrb	r2, [r7, #3]
 800171e:	6879      	ldr	r1, [r7, #4]
 8001720:	4613      	mov	r3, r2
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	4413      	add	r3, r2
 8001726:	00db      	lsls	r3, r3, #3
 8001728:	440b      	add	r3, r1
 800172a:	3342      	adds	r3, #66	; 0x42
 800172c:	2203      	movs	r2, #3
 800172e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001730:	78fa      	ldrb	r2, [r7, #3]
 8001732:	6879      	ldr	r1, [r7, #4]
 8001734:	4613      	mov	r3, r2
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	4413      	add	r3, r2
 800173a:	00db      	lsls	r3, r3, #3
 800173c:	440b      	add	r3, r1
 800173e:	333d      	adds	r3, #61	; 0x3d
 8001740:	7f3a      	ldrb	r2, [r7, #28]
 8001742:	701a      	strb	r2, [r3, #0]
 8001744:	e009      	b.n	800175a <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001746:	78fa      	ldrb	r2, [r7, #3]
 8001748:	6879      	ldr	r1, [r7, #4]
 800174a:	4613      	mov	r3, r2
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	4413      	add	r3, r2
 8001750:	00db      	lsls	r3, r3, #3
 8001752:	440b      	add	r3, r1
 8001754:	3342      	adds	r3, #66	; 0x42
 8001756:	2202      	movs	r2, #2
 8001758:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800175a:	787b      	ldrb	r3, [r7, #1]
 800175c:	2b03      	cmp	r3, #3
 800175e:	f200 80d6 	bhi.w	800190e <HAL_HCD_HC_SubmitRequest+0x23a>
 8001762:	a201      	add	r2, pc, #4	; (adr r2, 8001768 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001768:	08001779 	.word	0x08001779
 800176c:	080018f9 	.word	0x080018f9
 8001770:	080017e5 	.word	0x080017e5
 8001774:	0800186f 	.word	0x0800186f
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001778:	7c3b      	ldrb	r3, [r7, #16]
 800177a:	2b01      	cmp	r3, #1
 800177c:	f040 80c9 	bne.w	8001912 <HAL_HCD_HC_SubmitRequest+0x23e>
 8001780:	78bb      	ldrb	r3, [r7, #2]
 8001782:	2b00      	cmp	r3, #0
 8001784:	f040 80c5 	bne.w	8001912 <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8001788:	8b3b      	ldrh	r3, [r7, #24]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d109      	bne.n	80017a2 <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800178e:	78fa      	ldrb	r2, [r7, #3]
 8001790:	6879      	ldr	r1, [r7, #4]
 8001792:	4613      	mov	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	440b      	add	r3, r1
 800179c:	3351      	adds	r3, #81	; 0x51
 800179e:	2201      	movs	r2, #1
 80017a0:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80017a2:	78fa      	ldrb	r2, [r7, #3]
 80017a4:	6879      	ldr	r1, [r7, #4]
 80017a6:	4613      	mov	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4413      	add	r3, r2
 80017ac:	00db      	lsls	r3, r3, #3
 80017ae:	440b      	add	r3, r1
 80017b0:	3351      	adds	r3, #81	; 0x51
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d10a      	bne.n	80017ce <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017b8:	78fa      	ldrb	r2, [r7, #3]
 80017ba:	6879      	ldr	r1, [r7, #4]
 80017bc:	4613      	mov	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	4413      	add	r3, r2
 80017c2:	00db      	lsls	r3, r3, #3
 80017c4:	440b      	add	r3, r1
 80017c6:	3342      	adds	r3, #66	; 0x42
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80017cc:	e0a1      	b.n	8001912 <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017ce:	78fa      	ldrb	r2, [r7, #3]
 80017d0:	6879      	ldr	r1, [r7, #4]
 80017d2:	4613      	mov	r3, r2
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	4413      	add	r3, r2
 80017d8:	00db      	lsls	r3, r3, #3
 80017da:	440b      	add	r3, r1
 80017dc:	3342      	adds	r3, #66	; 0x42
 80017de:	2202      	movs	r2, #2
 80017e0:	701a      	strb	r2, [r3, #0]
      break;
 80017e2:	e096      	b.n	8001912 <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80017e4:	78bb      	ldrb	r3, [r7, #2]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d120      	bne.n	800182c <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80017ea:	78fa      	ldrb	r2, [r7, #3]
 80017ec:	6879      	ldr	r1, [r7, #4]
 80017ee:	4613      	mov	r3, r2
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	4413      	add	r3, r2
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	440b      	add	r3, r1
 80017f8:	3351      	adds	r3, #81	; 0x51
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d10a      	bne.n	8001816 <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001800:	78fa      	ldrb	r2, [r7, #3]
 8001802:	6879      	ldr	r1, [r7, #4]
 8001804:	4613      	mov	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	4413      	add	r3, r2
 800180a:	00db      	lsls	r3, r3, #3
 800180c:	440b      	add	r3, r1
 800180e:	3342      	adds	r3, #66	; 0x42
 8001810:	2200      	movs	r2, #0
 8001812:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001814:	e07e      	b.n	8001914 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001816:	78fa      	ldrb	r2, [r7, #3]
 8001818:	6879      	ldr	r1, [r7, #4]
 800181a:	4613      	mov	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	440b      	add	r3, r1
 8001824:	3342      	adds	r3, #66	; 0x42
 8001826:	2202      	movs	r2, #2
 8001828:	701a      	strb	r2, [r3, #0]
      break;
 800182a:	e073      	b.n	8001914 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800182c:	78fa      	ldrb	r2, [r7, #3]
 800182e:	6879      	ldr	r1, [r7, #4]
 8001830:	4613      	mov	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4413      	add	r3, r2
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	440b      	add	r3, r1
 800183a:	3350      	adds	r3, #80	; 0x50
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10a      	bne.n	8001858 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001842:	78fa      	ldrb	r2, [r7, #3]
 8001844:	6879      	ldr	r1, [r7, #4]
 8001846:	4613      	mov	r3, r2
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	4413      	add	r3, r2
 800184c:	00db      	lsls	r3, r3, #3
 800184e:	440b      	add	r3, r1
 8001850:	3342      	adds	r3, #66	; 0x42
 8001852:	2200      	movs	r2, #0
 8001854:	701a      	strb	r2, [r3, #0]
      break;
 8001856:	e05d      	b.n	8001914 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001858:	78fa      	ldrb	r2, [r7, #3]
 800185a:	6879      	ldr	r1, [r7, #4]
 800185c:	4613      	mov	r3, r2
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	4413      	add	r3, r2
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	440b      	add	r3, r1
 8001866:	3342      	adds	r3, #66	; 0x42
 8001868:	2202      	movs	r2, #2
 800186a:	701a      	strb	r2, [r3, #0]
      break;
 800186c:	e052      	b.n	8001914 <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800186e:	78bb      	ldrb	r3, [r7, #2]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d120      	bne.n	80018b6 <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001874:	78fa      	ldrb	r2, [r7, #3]
 8001876:	6879      	ldr	r1, [r7, #4]
 8001878:	4613      	mov	r3, r2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	4413      	add	r3, r2
 800187e:	00db      	lsls	r3, r3, #3
 8001880:	440b      	add	r3, r1
 8001882:	3351      	adds	r3, #81	; 0x51
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d10a      	bne.n	80018a0 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800188a:	78fa      	ldrb	r2, [r7, #3]
 800188c:	6879      	ldr	r1, [r7, #4]
 800188e:	4613      	mov	r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	4413      	add	r3, r2
 8001894:	00db      	lsls	r3, r3, #3
 8001896:	440b      	add	r3, r1
 8001898:	3342      	adds	r3, #66	; 0x42
 800189a:	2200      	movs	r2, #0
 800189c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800189e:	e039      	b.n	8001914 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018a0:	78fa      	ldrb	r2, [r7, #3]
 80018a2:	6879      	ldr	r1, [r7, #4]
 80018a4:	4613      	mov	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	4413      	add	r3, r2
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	440b      	add	r3, r1
 80018ae:	3342      	adds	r3, #66	; 0x42
 80018b0:	2202      	movs	r2, #2
 80018b2:	701a      	strb	r2, [r3, #0]
      break;
 80018b4:	e02e      	b.n	8001914 <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80018b6:	78fa      	ldrb	r2, [r7, #3]
 80018b8:	6879      	ldr	r1, [r7, #4]
 80018ba:	4613      	mov	r3, r2
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	4413      	add	r3, r2
 80018c0:	00db      	lsls	r3, r3, #3
 80018c2:	440b      	add	r3, r1
 80018c4:	3350      	adds	r3, #80	; 0x50
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d10a      	bne.n	80018e2 <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018cc:	78fa      	ldrb	r2, [r7, #3]
 80018ce:	6879      	ldr	r1, [r7, #4]
 80018d0:	4613      	mov	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	440b      	add	r3, r1
 80018da:	3342      	adds	r3, #66	; 0x42
 80018dc:	2200      	movs	r2, #0
 80018de:	701a      	strb	r2, [r3, #0]
      break;
 80018e0:	e018      	b.n	8001914 <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018e2:	78fa      	ldrb	r2, [r7, #3]
 80018e4:	6879      	ldr	r1, [r7, #4]
 80018e6:	4613      	mov	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4413      	add	r3, r2
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	440b      	add	r3, r1
 80018f0:	3342      	adds	r3, #66	; 0x42
 80018f2:	2202      	movs	r2, #2
 80018f4:	701a      	strb	r2, [r3, #0]
      break;
 80018f6:	e00d      	b.n	8001914 <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018f8:	78fa      	ldrb	r2, [r7, #3]
 80018fa:	6879      	ldr	r1, [r7, #4]
 80018fc:	4613      	mov	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	00db      	lsls	r3, r3, #3
 8001904:	440b      	add	r3, r1
 8001906:	3342      	adds	r3, #66	; 0x42
 8001908:	2200      	movs	r2, #0
 800190a:	701a      	strb	r2, [r3, #0]
      break;
 800190c:	e002      	b.n	8001914 <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 800190e:	bf00      	nop
 8001910:	e000      	b.n	8001914 <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 8001912:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001914:	78fa      	ldrb	r2, [r7, #3]
 8001916:	6879      	ldr	r1, [r7, #4]
 8001918:	4613      	mov	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	4413      	add	r3, r2
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	440b      	add	r3, r1
 8001922:	3344      	adds	r3, #68	; 0x44
 8001924:	697a      	ldr	r2, [r7, #20]
 8001926:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001928:	78fa      	ldrb	r2, [r7, #3]
 800192a:	8b39      	ldrh	r1, [r7, #24]
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	4613      	mov	r3, r2
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	4413      	add	r3, r2
 8001934:	00db      	lsls	r3, r3, #3
 8001936:	4403      	add	r3, r0
 8001938:	3348      	adds	r3, #72	; 0x48
 800193a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800193c:	78fa      	ldrb	r2, [r7, #3]
 800193e:	6879      	ldr	r1, [r7, #4]
 8001940:	4613      	mov	r3, r2
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	4413      	add	r3, r2
 8001946:	00db      	lsls	r3, r3, #3
 8001948:	440b      	add	r3, r1
 800194a:	335c      	adds	r3, #92	; 0x5c
 800194c:	2200      	movs	r2, #0
 800194e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001950:	78fa      	ldrb	r2, [r7, #3]
 8001952:	6879      	ldr	r1, [r7, #4]
 8001954:	4613      	mov	r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	4413      	add	r3, r2
 800195a:	00db      	lsls	r3, r3, #3
 800195c:	440b      	add	r3, r1
 800195e:	334c      	adds	r3, #76	; 0x4c
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001964:	78fa      	ldrb	r2, [r7, #3]
 8001966:	6879      	ldr	r1, [r7, #4]
 8001968:	4613      	mov	r3, r2
 800196a:	009b      	lsls	r3, r3, #2
 800196c:	4413      	add	r3, r2
 800196e:	00db      	lsls	r3, r3, #3
 8001970:	440b      	add	r3, r1
 8001972:	3339      	adds	r3, #57	; 0x39
 8001974:	78fa      	ldrb	r2, [r7, #3]
 8001976:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001978:	78fa      	ldrb	r2, [r7, #3]
 800197a:	6879      	ldr	r1, [r7, #4]
 800197c:	4613      	mov	r3, r2
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4413      	add	r3, r2
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	440b      	add	r3, r1
 8001986:	335d      	adds	r3, #93	; 0x5d
 8001988:	2200      	movs	r2, #0
 800198a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6818      	ldr	r0, [r3, #0]
 8001990:	78fa      	ldrb	r2, [r7, #3]
 8001992:	4613      	mov	r3, r2
 8001994:	009b      	lsls	r3, r3, #2
 8001996:	4413      	add	r3, r2
 8001998:	00db      	lsls	r3, r3, #3
 800199a:	3338      	adds	r3, #56	; 0x38
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	18d1      	adds	r1, r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	461a      	mov	r2, r3
 80019a8:	f003 fa94 	bl	8004ed4 <USB_HC_StartXfer>
 80019ac:	4603      	mov	r3, r0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop

080019b8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b086      	sub	sp, #24
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f002 ffa1 	bl	8004916 <USB_GetMode>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	f040 80ef 	bne.w	8001bba <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f002 ff85 	bl	80048f0 <USB_ReadInterrupts>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f000 80e5 	beq.w	8001bb8 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f002 ff7c 	bl	80048f0 <USB_ReadInterrupts>
 80019f8:	4603      	mov	r3, r0
 80019fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a02:	d104      	bne.n	8001a0e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001a0c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f002 ff6c 	bl	80048f0 <USB_ReadInterrupts>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001a22:	d104      	bne.n	8001a2e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001a2c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f002 ff5c 	bl	80048f0 <USB_ReadInterrupts>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001a3e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001a42:	d104      	bne.n	8001a4e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001a4c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f002 ff4c 	bl	80048f0 <USB_ReadInterrupts>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d103      	bne.n	8001a6a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2202      	movs	r2, #2
 8001a68:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f002 ff3e 	bl	80048f0 <USB_ReadInterrupts>
 8001a74:	4603      	mov	r3, r0
 8001a76:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001a7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001a7e:	d115      	bne.n	8001aac <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001a88:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0301 	and.w	r3, r3, #1
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d108      	bne.n	8001aac <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f005 fd16 	bl	80074cc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2101      	movs	r1, #1
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f003 f836 	bl	8004b18 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f002 ff1d 	bl	80048f0 <USB_ReadInterrupts>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001abc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ac0:	d102      	bne.n	8001ac8 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f001 f97c 	bl	8002dc0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f002 ff0f 	bl	80048f0 <USB_ReadInterrupts>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	f003 0308 	and.w	r3, r3, #8
 8001ad8:	2b08      	cmp	r3, #8
 8001ada:	d106      	bne.n	8001aea <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001adc:	6878      	ldr	r0, [r7, #4]
 8001ade:	f005 fcd9 	bl	8007494 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2208      	movs	r2, #8
 8001ae8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f002 fefe 	bl	80048f0 <USB_ReadInterrupts>
 8001af4:	4603      	mov	r3, r0
 8001af6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001afa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001afe:	d138      	bne.n	8001b72 <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f003 fb2f 	bl	8005168 <USB_HC_ReadInterrupt>
 8001b0a:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	e025      	b.n	8001b5e <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	f003 030f 	and.w	r3, r3, #15
 8001b18:	68ba      	ldr	r2, [r7, #8]
 8001b1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d018      	beq.n	8001b58 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	015a      	lsls	r2, r3, #5
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001b38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b3c:	d106      	bne.n	8001b4c <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	4619      	mov	r1, r3
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f000 f8cf 	bl	8001ce8 <HCD_HC_IN_IRQHandler>
 8001b4a:	e005      	b.n	8001b58 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	4619      	mov	r1, r3
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f000 fd08 	bl	8002568 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	689a      	ldr	r2, [r3, #8]
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d8d4      	bhi.n	8001b12 <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f002 feba 	bl	80048f0 <USB_ReadInterrupts>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	f003 0310 	and.w	r3, r3, #16
 8001b82:	2b10      	cmp	r3, #16
 8001b84:	d101      	bne.n	8001b8a <HAL_HCD_IRQHandler+0x1d2>
 8001b86:	2301      	movs	r3, #1
 8001b88:	e000      	b.n	8001b8c <HAL_HCD_IRQHandler+0x1d4>
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d014      	beq.n	8001bba <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	6812      	ldr	r2, [r2, #0]
 8001b98:	6992      	ldr	r2, [r2, #24]
 8001b9a:	f022 0210 	bic.w	r2, r2, #16
 8001b9e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f001 f861 	bl	8002c68 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	687a      	ldr	r2, [r7, #4]
 8001bac:	6812      	ldr	r2, [r2, #0]
 8001bae:	6992      	ldr	r2, [r2, #24]
 8001bb0:	f042 0210 	orr.w	r2, r2, #16
 8001bb4:	619a      	str	r2, [r3, #24]
 8001bb6:	e000      	b.n	8001bba <HAL_HCD_IRQHandler+0x202>
      return;
 8001bb8:	bf00      	nop
    }
  }
}
 8001bba:	3718      	adds	r7, #24
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d101      	bne.n	8001bd6 <HAL_HCD_Start+0x16>
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	e013      	b.n	8001bfe <HAL_HCD_Start+0x3e>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4618      	mov	r0, r3
 8001be4:	f002 fd92 	bl	800470c <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2101      	movs	r1, #1
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f002 fffa 	bl	8004be8 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001c06:	b580      	push	{r7, lr}
 8001c08:	b082      	sub	sp, #8
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d101      	bne.n	8001c1c <HAL_HCD_Stop+0x16>
 8001c18:	2302      	movs	r3, #2
 8001c1a:	e00d      	b.n	8001c38 <HAL_HCD_Stop+0x32>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f003 fbf3 	bl	8005414 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8001c36:	2300      	movs	r3, #0
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3708      	adds	r7, #8
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f002 ff9f 	bl	8004b90 <USB_ResetPort>
 8001c52:	4603      	mov	r3, r0
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3708      	adds	r7, #8
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}

08001c5c <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	460b      	mov	r3, r1
 8001c66:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001c68:	78fa      	ldrb	r2, [r7, #3]
 8001c6a:	6879      	ldr	r1, [r7, #4]
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	4413      	add	r3, r2
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	440b      	add	r3, r1
 8001c76:	335c      	adds	r3, #92	; 0x5c
 8001c78:	781b      	ldrb	r3, [r3, #0]
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr

08001c86 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001c86:	b480      	push	{r7}
 8001c88:	b083      	sub	sp, #12
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	6078      	str	r0, [r7, #4]
 8001c8e:	460b      	mov	r3, r1
 8001c90:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001c92:	78fa      	ldrb	r2, [r7, #3]
 8001c94:	6879      	ldr	r1, [r7, #4]
 8001c96:	4613      	mov	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4413      	add	r3, r2
 8001c9c:	00db      	lsls	r3, r3, #3
 8001c9e:	440b      	add	r3, r1
 8001ca0:	334c      	adds	r3, #76	; 0x4c
 8001ca2:	681b      	ldr	r3, [r3, #0]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	370c      	adds	r7, #12
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr

08001cb0 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f002 ffe5 	bl	8004c8c <USB_GetCurrentFrame>
 8001cc2:	4603      	mov	r3, r0
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3708      	adds	r7, #8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f002 ffc0 	bl	8004c5e <USB_GetHostSpeed>
 8001cde:	4603      	mov	r3, r0
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b086      	sub	sp, #24
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001cfe:	78fb      	ldrb	r3, [r7, #3]
 8001d00:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	015a      	lsls	r2, r3, #5
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	4413      	add	r3, r2
 8001d0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f003 0304 	and.w	r3, r3, #4
 8001d14:	2b04      	cmp	r3, #4
 8001d16:	d11a      	bne.n	8001d4e <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	015a      	lsls	r2, r3, #5
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	4413      	add	r3, r2
 8001d20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d24:	461a      	mov	r2, r3
 8001d26:	2304      	movs	r3, #4
 8001d28:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	015a      	lsls	r2, r3, #5
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	4413      	add	r3, r2
 8001d32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d36:	4619      	mov	r1, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	015a      	lsls	r2, r3, #5
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	4413      	add	r3, r2
 8001d40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d44:	68db      	ldr	r3, [r3, #12]
 8001d46:	f043 0302 	orr.w	r3, r3, #2
 8001d4a:	60cb      	str	r3, [r1, #12]
 8001d4c:	e0d1      	b.n	8001ef2 <HCD_HC_IN_IRQHandler+0x20a>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	015a      	lsls	r2, r3, #5
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	4413      	add	r3, r2
 8001d56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d64:	d12d      	bne.n	8001dc2 <HCD_HC_IN_IRQHandler+0xda>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	015a      	lsls	r2, r3, #5
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d72:	461a      	mov	r2, r3
 8001d74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d78:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001d7a:	6879      	ldr	r1, [r7, #4]
 8001d7c:	68fa      	ldr	r2, [r7, #12]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4413      	add	r3, r2
 8001d84:	00db      	lsls	r3, r3, #3
 8001d86:	440b      	add	r3, r1
 8001d88:	335d      	adds	r3, #93	; 0x5d
 8001d8a:	2207      	movs	r2, #7
 8001d8c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	015a      	lsls	r2, r3, #5
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	4413      	add	r3, r2
 8001d96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	015a      	lsls	r2, r3, #5
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	4413      	add	r3, r2
 8001da4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	f043 0302 	orr.w	r3, r3, #2
 8001dae:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	68fa      	ldr	r2, [r7, #12]
 8001db6:	b2d2      	uxtb	r2, r2
 8001db8:	4611      	mov	r1, r2
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f003 f9e5 	bl	800518a <USB_HC_Halt>
 8001dc0:	e097      	b.n	8001ef2 <HCD_HC_IN_IRQHandler+0x20a>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	015a      	lsls	r2, r3, #5
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	4413      	add	r3, r2
 8001dca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f003 0320 	and.w	r3, r3, #32
 8001dd4:	2b20      	cmp	r3, #32
 8001dd6:	d109      	bne.n	8001dec <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	015a      	lsls	r2, r3, #5
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	4413      	add	r3, r2
 8001de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001de4:	461a      	mov	r2, r3
 8001de6:	2320      	movs	r3, #32
 8001de8:	6093      	str	r3, [r2, #8]
 8001dea:	e082      	b.n	8001ef2 <HCD_HC_IN_IRQHandler+0x20a>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	015a      	lsls	r2, r3, #5
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	4413      	add	r3, r2
 8001df4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	f003 0308 	and.w	r3, r3, #8
 8001dfe:	2b08      	cmp	r3, #8
 8001e00:	d135      	bne.n	8001e6e <HCD_HC_IN_IRQHandler+0x186>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	015a      	lsls	r2, r3, #5
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	4413      	add	r3, r2
 8001e0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e0e:	4619      	mov	r1, r3
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	015a      	lsls	r2, r3, #5
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	4413      	add	r3, r2
 8001e18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	f043 0302 	orr.w	r3, r3, #2
 8001e22:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8001e24:	6879      	ldr	r1, [r7, #4]
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	00db      	lsls	r3, r3, #3
 8001e30:	440b      	add	r3, r1
 8001e32:	335d      	adds	r3, #93	; 0x5d
 8001e34:	2205      	movs	r2, #5
 8001e36:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	015a      	lsls	r2, r3, #5
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	4413      	add	r3, r2
 8001e40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e44:	461a      	mov	r2, r3
 8001e46:	2310      	movs	r3, #16
 8001e48:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	015a      	lsls	r2, r3, #5
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	4413      	add	r3, r2
 8001e52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e56:	461a      	mov	r2, r3
 8001e58:	2308      	movs	r3, #8
 8001e5a:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	b2d2      	uxtb	r2, r2
 8001e64:	4611      	mov	r1, r2
 8001e66:	4618      	mov	r0, r3
 8001e68:	f003 f98f 	bl	800518a <USB_HC_Halt>
 8001e6c:	e041      	b.n	8001ef2 <HCD_HC_IN_IRQHandler+0x20a>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	015a      	lsls	r2, r3, #5
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	4413      	add	r3, r2
 8001e76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e7a:	689b      	ldr	r3, [r3, #8]
 8001e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e84:	d135      	bne.n	8001ef2 <HCD_HC_IN_IRQHandler+0x20a>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	015a      	lsls	r2, r3, #5
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	4413      	add	r3, r2
 8001e8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e92:	4619      	mov	r1, r3
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	015a      	lsls	r2, r3, #5
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ea0:	68db      	ldr	r3, [r3, #12]
 8001ea2:	f043 0302 	orr.w	r3, r3, #2
 8001ea6:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	68fa      	ldr	r2, [r7, #12]
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	4611      	mov	r1, r2
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f003 f969 	bl	800518a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	015a      	lsls	r2, r3, #5
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ec4:	461a      	mov	r2, r3
 8001ec6:	2310      	movs	r3, #16
 8001ec8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001eca:	6879      	ldr	r1, [r7, #4]
 8001ecc:	68fa      	ldr	r2, [r7, #12]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	4413      	add	r3, r2
 8001ed4:	00db      	lsls	r3, r3, #3
 8001ed6:	440b      	add	r3, r1
 8001ed8:	335d      	adds	r3, #93	; 0x5d
 8001eda:	2208      	movs	r2, #8
 8001edc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	015a      	lsls	r2, r3, #5
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	4413      	add	r3, r2
 8001ee6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eea:	461a      	mov	r2, r3
 8001eec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ef0:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	015a      	lsls	r2, r3, #5
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	4413      	add	r3, r2
 8001efa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f08:	d123      	bne.n	8001f52 <HCD_HC_IN_IRQHandler+0x26a>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	015a      	lsls	r2, r3, #5
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	4413      	add	r3, r2
 8001f12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f16:	4619      	mov	r1, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	015a      	lsls	r2, r3, #5
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	4413      	add	r3, r2
 8001f20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	f043 0302 	orr.w	r3, r3, #2
 8001f2a:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	68fa      	ldr	r2, [r7, #12]
 8001f32:	b2d2      	uxtb	r2, r2
 8001f34:	4611      	mov	r1, r2
 8001f36:	4618      	mov	r0, r3
 8001f38:	f003 f927 	bl	800518a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	015a      	lsls	r2, r3, #5
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	4413      	add	r3, r2
 8001f44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f48:	461a      	mov	r2, r3
 8001f4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f4e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001f50:	e306      	b.n	8002560 <HCD_HC_IN_IRQHandler+0x878>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	015a      	lsls	r2, r3, #5
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	4413      	add	r3, r2
 8001f5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	f003 0301 	and.w	r3, r3, #1
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	f040 80ff 	bne.w	8002168 <HCD_HC_IN_IRQHandler+0x480>
    if (hhcd->Init.dma_enable != 0U)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d01b      	beq.n	8001faa <HCD_HC_IN_IRQHandler+0x2c2>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001f72:	6879      	ldr	r1, [r7, #4]
 8001f74:	68fa      	ldr	r2, [r7, #12]
 8001f76:	4613      	mov	r3, r2
 8001f78:	009b      	lsls	r3, r3, #2
 8001f7a:	4413      	add	r3, r2
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	440b      	add	r3, r1
 8001f80:	3348      	adds	r3, #72	; 0x48
 8001f82:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	0159      	lsls	r1, r3, #5
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	440b      	add	r3, r1
 8001f8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8001f96:	1ad1      	subs	r1, r2, r3
 8001f98:	6878      	ldr	r0, [r7, #4]
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	00db      	lsls	r3, r3, #3
 8001fa4:	4403      	add	r3, r0
 8001fa6:	334c      	adds	r3, #76	; 0x4c
 8001fa8:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	68fa      	ldr	r2, [r7, #12]
 8001fae:	4613      	mov	r3, r2
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4413      	add	r3, r2
 8001fb4:	00db      	lsls	r3, r3, #3
 8001fb6:	440b      	add	r3, r1
 8001fb8:	335d      	adds	r3, #93	; 0x5d
 8001fba:	2201      	movs	r2, #1
 8001fbc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001fbe:	6879      	ldr	r1, [r7, #4]
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	440b      	add	r3, r1
 8001fcc:	3358      	adds	r3, #88	; 0x58
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	015a      	lsls	r2, r3, #5
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	4413      	add	r3, r2
 8001fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fde:	461a      	mov	r2, r3
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001fe4:	6879      	ldr	r1, [r7, #4]
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	4613      	mov	r3, r2
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	4413      	add	r3, r2
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	440b      	add	r3, r1
 8001ff2:	333f      	adds	r3, #63	; 0x3f
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d00a      	beq.n	8002010 <HCD_HC_IN_IRQHandler+0x328>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001ffa:	6879      	ldr	r1, [r7, #4]
 8001ffc:	68fa      	ldr	r2, [r7, #12]
 8001ffe:	4613      	mov	r3, r2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	4413      	add	r3, r2
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	440b      	add	r3, r1
 8002008:	333f      	adds	r3, #63	; 0x3f
 800200a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800200c:	2b02      	cmp	r3, #2
 800200e:	d122      	bne.n	8002056 <HCD_HC_IN_IRQHandler+0x36e>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	015a      	lsls	r2, r3, #5
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	4413      	add	r3, r2
 8002018:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800201c:	4619      	mov	r1, r3
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	015a      	lsls	r2, r3, #5
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	4413      	add	r3, r2
 8002026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	f043 0302 	orr.w	r3, r3, #2
 8002030:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68fa      	ldr	r2, [r7, #12]
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	4611      	mov	r1, r2
 800203c:	4618      	mov	r0, r3
 800203e:	f003 f8a4 	bl	800518a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	015a      	lsls	r2, r3, #5
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	4413      	add	r3, r2
 800204a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800204e:	461a      	mov	r2, r3
 8002050:	2310      	movs	r3, #16
 8002052:	6093      	str	r3, [r2, #8]
 8002054:	e071      	b.n	800213a <HCD_HC_IN_IRQHandler+0x452>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002056:	6879      	ldr	r1, [r7, #4]
 8002058:	68fa      	ldr	r2, [r7, #12]
 800205a:	4613      	mov	r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4413      	add	r3, r2
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	440b      	add	r3, r1
 8002064:	333f      	adds	r3, #63	; 0x3f
 8002066:	781b      	ldrb	r3, [r3, #0]
 8002068:	2b03      	cmp	r3, #3
 800206a:	d12b      	bne.n	80020c4 <HCD_HC_IN_IRQHandler+0x3dc>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	015a      	lsls	r2, r3, #5
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	4413      	add	r3, r2
 8002074:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002078:	4619      	mov	r1, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	015a      	lsls	r2, r3, #5
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	4413      	add	r3, r2
 8002082:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800208c:	600b      	str	r3, [r1, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800208e:	6879      	ldr	r1, [r7, #4]
 8002090:	68fa      	ldr	r2, [r7, #12]
 8002092:	4613      	mov	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	4413      	add	r3, r2
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	440b      	add	r3, r1
 800209c:	335c      	adds	r3, #92	; 0x5c
 800209e:	2201      	movs	r2, #1
 80020a0:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	b2d8      	uxtb	r0, r3
 80020a6:	6879      	ldr	r1, [r7, #4]
 80020a8:	68fa      	ldr	r2, [r7, #12]
 80020aa:	4613      	mov	r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	4413      	add	r3, r2
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	440b      	add	r3, r1
 80020b4:	335c      	adds	r3, #92	; 0x5c
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	461a      	mov	r2, r3
 80020ba:	4601      	mov	r1, r0
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f005 fa13 	bl	80074e8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80020c2:	e03a      	b.n	800213a <HCD_HC_IN_IRQHandler+0x452>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 80020c4:	6879      	ldr	r1, [r7, #4]
 80020c6:	68fa      	ldr	r2, [r7, #12]
 80020c8:	4613      	mov	r3, r2
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	4413      	add	r3, r2
 80020ce:	00db      	lsls	r3, r3, #3
 80020d0:	440b      	add	r3, r1
 80020d2:	333f      	adds	r3, #63	; 0x3f
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d12f      	bne.n	800213a <HCD_HC_IN_IRQHandler+0x452>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	68fa      	ldr	r2, [r7, #12]
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	00db      	lsls	r3, r3, #3
 80020e6:	440b      	add	r3, r1
 80020e8:	335c      	adds	r3, #92	; 0x5c
 80020ea:	2201      	movs	r2, #1
 80020ec:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 80020ee:	6879      	ldr	r1, [r7, #4]
 80020f0:	68fa      	ldr	r2, [r7, #12]
 80020f2:	4613      	mov	r3, r2
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4413      	add	r3, r2
 80020f8:	00db      	lsls	r3, r3, #3
 80020fa:	440b      	add	r3, r1
 80020fc:	3350      	adds	r3, #80	; 0x50
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	f083 0301 	eor.w	r3, r3, #1
 8002104:	b2d8      	uxtb	r0, r3
 8002106:	6879      	ldr	r1, [r7, #4]
 8002108:	68fa      	ldr	r2, [r7, #12]
 800210a:	4613      	mov	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	00db      	lsls	r3, r3, #3
 8002112:	440b      	add	r3, r1
 8002114:	3350      	adds	r3, #80	; 0x50
 8002116:	4602      	mov	r2, r0
 8002118:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	b2d8      	uxtb	r0, r3
 800211e:	6879      	ldr	r1, [r7, #4]
 8002120:	68fa      	ldr	r2, [r7, #12]
 8002122:	4613      	mov	r3, r2
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	4413      	add	r3, r2
 8002128:	00db      	lsls	r3, r3, #3
 800212a:	440b      	add	r3, r1
 800212c:	335c      	adds	r3, #92	; 0x5c
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	461a      	mov	r2, r3
 8002132:	4601      	mov	r1, r0
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f005 f9d7 	bl	80074e8 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 800213a:	6879      	ldr	r1, [r7, #4]
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	4613      	mov	r3, r2
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4413      	add	r3, r2
 8002144:	00db      	lsls	r3, r3, #3
 8002146:	440b      	add	r3, r1
 8002148:	3350      	adds	r3, #80	; 0x50
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	f083 0301 	eor.w	r3, r3, #1
 8002150:	b2d8      	uxtb	r0, r3
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	68fa      	ldr	r2, [r7, #12]
 8002156:	4613      	mov	r3, r2
 8002158:	009b      	lsls	r3, r3, #2
 800215a:	4413      	add	r3, r2
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	440b      	add	r3, r1
 8002160:	3350      	adds	r3, #80	; 0x50
 8002162:	4602      	mov	r2, r0
 8002164:	701a      	strb	r2, [r3, #0]
}
 8002166:	e1fb      	b.n	8002560 <HCD_HC_IN_IRQHandler+0x878>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	015a      	lsls	r2, r3, #5
 800216c:	693b      	ldr	r3, [r7, #16]
 800216e:	4413      	add	r3, r2
 8002170:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 0302 	and.w	r3, r3, #2
 800217a:	2b02      	cmp	r3, #2
 800217c:	f040 811b 	bne.w	80023b6 <HCD_HC_IN_IRQHandler+0x6ce>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	015a      	lsls	r2, r3, #5
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	4413      	add	r3, r2
 8002188:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800218c:	4619      	mov	r1, r3
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	015a      	lsls	r2, r3, #5
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	4413      	add	r3, r2
 8002196:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	f023 0302 	bic.w	r3, r3, #2
 80021a0:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80021a2:	6879      	ldr	r1, [r7, #4]
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	4613      	mov	r3, r2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	4413      	add	r3, r2
 80021ac:	00db      	lsls	r3, r3, #3
 80021ae:	440b      	add	r3, r1
 80021b0:	335d      	adds	r3, #93	; 0x5d
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d10a      	bne.n	80021ce <HCD_HC_IN_IRQHandler+0x4e6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80021b8:	6879      	ldr	r1, [r7, #4]
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	4613      	mov	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	00db      	lsls	r3, r3, #3
 80021c4:	440b      	add	r3, r1
 80021c6:	335c      	adds	r3, #92	; 0x5c
 80021c8:	2201      	movs	r2, #1
 80021ca:	701a      	strb	r2, [r3, #0]
 80021cc:	e0d9      	b.n	8002382 <HCD_HC_IN_IRQHandler+0x69a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	68fa      	ldr	r2, [r7, #12]
 80021d2:	4613      	mov	r3, r2
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	00db      	lsls	r3, r3, #3
 80021da:	440b      	add	r3, r1
 80021dc:	335d      	adds	r3, #93	; 0x5d
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b05      	cmp	r3, #5
 80021e2:	d10a      	bne.n	80021fa <HCD_HC_IN_IRQHandler+0x512>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80021e4:	6879      	ldr	r1, [r7, #4]
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	4613      	mov	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4413      	add	r3, r2
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	440b      	add	r3, r1
 80021f2:	335c      	adds	r3, #92	; 0x5c
 80021f4:	2205      	movs	r2, #5
 80021f6:	701a      	strb	r2, [r3, #0]
 80021f8:	e0c3      	b.n	8002382 <HCD_HC_IN_IRQHandler+0x69a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	68fa      	ldr	r2, [r7, #12]
 80021fe:	4613      	mov	r3, r2
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	4413      	add	r3, r2
 8002204:	00db      	lsls	r3, r3, #3
 8002206:	440b      	add	r3, r1
 8002208:	335d      	adds	r3, #93	; 0x5d
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	2b06      	cmp	r3, #6
 800220e:	d00a      	beq.n	8002226 <HCD_HC_IN_IRQHandler+0x53e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002210:	6879      	ldr	r1, [r7, #4]
 8002212:	68fa      	ldr	r2, [r7, #12]
 8002214:	4613      	mov	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	00db      	lsls	r3, r3, #3
 800221c:	440b      	add	r3, r1
 800221e:	335d      	adds	r3, #93	; 0x5d
 8002220:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002222:	2b08      	cmp	r3, #8
 8002224:	d156      	bne.n	80022d4 <HCD_HC_IN_IRQHandler+0x5ec>
      hhcd->hc[ch_num].ErrCnt++;
 8002226:	6879      	ldr	r1, [r7, #4]
 8002228:	68fa      	ldr	r2, [r7, #12]
 800222a:	4613      	mov	r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	4413      	add	r3, r2
 8002230:	00db      	lsls	r3, r3, #3
 8002232:	440b      	add	r3, r1
 8002234:	3358      	adds	r3, #88	; 0x58
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	1c59      	adds	r1, r3, #1
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	68fa      	ldr	r2, [r7, #12]
 800223e:	4613      	mov	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	4403      	add	r3, r0
 8002248:	3358      	adds	r3, #88	; 0x58
 800224a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 800224c:	6879      	ldr	r1, [r7, #4]
 800224e:	68fa      	ldr	r2, [r7, #12]
 8002250:	4613      	mov	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	440b      	add	r3, r1
 800225a:	3358      	adds	r3, #88	; 0x58
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2b03      	cmp	r3, #3
 8002260:	d914      	bls.n	800228c <HCD_HC_IN_IRQHandler+0x5a4>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	4613      	mov	r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	4413      	add	r3, r2
 800226c:	00db      	lsls	r3, r3, #3
 800226e:	440b      	add	r3, r1
 8002270:	3358      	adds	r3, #88	; 0x58
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	68fa      	ldr	r2, [r7, #12]
 800227a:	4613      	mov	r3, r2
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	4413      	add	r3, r2
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	440b      	add	r3, r1
 8002284:	335c      	adds	r3, #92	; 0x5c
 8002286:	2204      	movs	r2, #4
 8002288:	701a      	strb	r2, [r3, #0]
 800228a:	e009      	b.n	80022a0 <HCD_HC_IN_IRQHandler+0x5b8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800228c:	6879      	ldr	r1, [r7, #4]
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	4613      	mov	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	4413      	add	r3, r2
 8002296:	00db      	lsls	r3, r3, #3
 8002298:	440b      	add	r3, r1
 800229a:	335c      	adds	r3, #92	; 0x5c
 800229c:	2202      	movs	r2, #2
 800229e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	015a      	lsls	r2, r3, #5
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	4413      	add	r3, r2
 80022a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80022b6:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022be:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	015a      	lsls	r2, r3, #5
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	4413      	add	r3, r2
 80022c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022cc:	461a      	mov	r2, r3
 80022ce:	68bb      	ldr	r3, [r7, #8]
 80022d0:	6013      	str	r3, [r2, #0]
 80022d2:	e056      	b.n	8002382 <HCD_HC_IN_IRQHandler+0x69a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	4613      	mov	r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	4413      	add	r3, r2
 80022de:	00db      	lsls	r3, r3, #3
 80022e0:	440b      	add	r3, r1
 80022e2:	335d      	adds	r3, #93	; 0x5d
 80022e4:	781b      	ldrb	r3, [r3, #0]
 80022e6:	2b03      	cmp	r3, #3
 80022e8:	d123      	bne.n	8002332 <HCD_HC_IN_IRQHandler+0x64a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80022ea:	6879      	ldr	r1, [r7, #4]
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	4613      	mov	r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	4413      	add	r3, r2
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	440b      	add	r3, r1
 80022f8:	335c      	adds	r3, #92	; 0x5c
 80022fa:	2202      	movs	r2, #2
 80022fc:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	015a      	lsls	r2, r3, #5
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	4413      	add	r3, r2
 8002306:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002314:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800231c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	015a      	lsls	r2, r3, #5
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	4413      	add	r3, r2
 8002326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800232a:	461a      	mov	r2, r3
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	6013      	str	r3, [r2, #0]
 8002330:	e027      	b.n	8002382 <HCD_HC_IN_IRQHandler+0x69a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002332:	6879      	ldr	r1, [r7, #4]
 8002334:	68fa      	ldr	r2, [r7, #12]
 8002336:	4613      	mov	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	4413      	add	r3, r2
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	440b      	add	r3, r1
 8002340:	335d      	adds	r3, #93	; 0x5d
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b07      	cmp	r3, #7
 8002346:	d11c      	bne.n	8002382 <HCD_HC_IN_IRQHandler+0x69a>
      hhcd->hc[ch_num].ErrCnt++;
 8002348:	6879      	ldr	r1, [r7, #4]
 800234a:	68fa      	ldr	r2, [r7, #12]
 800234c:	4613      	mov	r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	4413      	add	r3, r2
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	440b      	add	r3, r1
 8002356:	3358      	adds	r3, #88	; 0x58
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	1c59      	adds	r1, r3, #1
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	68fa      	ldr	r2, [r7, #12]
 8002360:	4613      	mov	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4413      	add	r3, r2
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	4403      	add	r3, r0
 800236a:	3358      	adds	r3, #88	; 0x58
 800236c:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800236e:	6879      	ldr	r1, [r7, #4]
 8002370:	68fa      	ldr	r2, [r7, #12]
 8002372:	4613      	mov	r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	4413      	add	r3, r2
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	440b      	add	r3, r1
 800237c:	335c      	adds	r3, #92	; 0x5c
 800237e:	2204      	movs	r2, #4
 8002380:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	015a      	lsls	r2, r3, #5
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	4413      	add	r3, r2
 800238a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800238e:	461a      	mov	r2, r3
 8002390:	2302      	movs	r3, #2
 8002392:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	b2d8      	uxtb	r0, r3
 8002398:	6879      	ldr	r1, [r7, #4]
 800239a:	68fa      	ldr	r2, [r7, #12]
 800239c:	4613      	mov	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	4413      	add	r3, r2
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	440b      	add	r3, r1
 80023a6:	335c      	adds	r3, #92	; 0x5c
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	461a      	mov	r2, r3
 80023ac:	4601      	mov	r1, r0
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f005 f89a 	bl	80074e8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80023b4:	e0d4      	b.n	8002560 <HCD_HC_IN_IRQHandler+0x878>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	015a      	lsls	r2, r3, #5
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	4413      	add	r3, r2
 80023be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023c8:	2b80      	cmp	r3, #128	; 0x80
 80023ca:	d13f      	bne.n	800244c <HCD_HC_IN_IRQHandler+0x764>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	015a      	lsls	r2, r3, #5
 80023d0:	693b      	ldr	r3, [r7, #16]
 80023d2:	4413      	add	r3, r2
 80023d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023d8:	4619      	mov	r1, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	015a      	lsls	r2, r3, #5
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	4413      	add	r3, r2
 80023e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	f043 0302 	orr.w	r3, r3, #2
 80023ec:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	4613      	mov	r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	4413      	add	r3, r2
 80023f8:	00db      	lsls	r3, r3, #3
 80023fa:	440b      	add	r3, r1
 80023fc:	3358      	adds	r3, #88	; 0x58
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	1c59      	adds	r1, r3, #1
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	68fa      	ldr	r2, [r7, #12]
 8002406:	4613      	mov	r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	00db      	lsls	r3, r3, #3
 800240e:	4403      	add	r3, r0
 8002410:	3358      	adds	r3, #88	; 0x58
 8002412:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002414:	6879      	ldr	r1, [r7, #4]
 8002416:	68fa      	ldr	r2, [r7, #12]
 8002418:	4613      	mov	r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	4413      	add	r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	440b      	add	r3, r1
 8002422:	335d      	adds	r3, #93	; 0x5d
 8002424:	2206      	movs	r2, #6
 8002426:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68fa      	ldr	r2, [r7, #12]
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	4611      	mov	r1, r2
 8002432:	4618      	mov	r0, r3
 8002434:	f002 fea9 	bl	800518a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	015a      	lsls	r2, r3, #5
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	4413      	add	r3, r2
 8002440:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002444:	461a      	mov	r2, r3
 8002446:	2380      	movs	r3, #128	; 0x80
 8002448:	6093      	str	r3, [r2, #8]
}
 800244a:	e089      	b.n	8002560 <HCD_HC_IN_IRQHandler+0x878>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	015a      	lsls	r2, r3, #5
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	4413      	add	r3, r2
 8002454:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f003 0310 	and.w	r3, r3, #16
 800245e:	2b10      	cmp	r3, #16
 8002460:	d17e      	bne.n	8002560 <HCD_HC_IN_IRQHandler+0x878>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002462:	6879      	ldr	r1, [r7, #4]
 8002464:	68fa      	ldr	r2, [r7, #12]
 8002466:	4613      	mov	r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	4413      	add	r3, r2
 800246c:	00db      	lsls	r3, r3, #3
 800246e:	440b      	add	r3, r1
 8002470:	333f      	adds	r3, #63	; 0x3f
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b03      	cmp	r3, #3
 8002476:	d123      	bne.n	80024c0 <HCD_HC_IN_IRQHandler+0x7d8>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	68fa      	ldr	r2, [r7, #12]
 800247c:	4613      	mov	r3, r2
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4413      	add	r3, r2
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	440b      	add	r3, r1
 8002486:	3358      	adds	r3, #88	; 0x58
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	015a      	lsls	r2, r3, #5
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	4413      	add	r3, r2
 8002494:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002498:	4619      	mov	r1, r3
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	015a      	lsls	r2, r3, #5
 800249e:	693b      	ldr	r3, [r7, #16]
 80024a0:	4413      	add	r3, r2
 80024a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	f043 0302 	orr.w	r3, r3, #2
 80024ac:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	b2d2      	uxtb	r2, r2
 80024b6:	4611      	mov	r1, r2
 80024b8:	4618      	mov	r0, r3
 80024ba:	f002 fe66 	bl	800518a <USB_HC_Halt>
 80024be:	e046      	b.n	800254e <HCD_HC_IN_IRQHandler+0x866>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80024c0:	6879      	ldr	r1, [r7, #4]
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	4613      	mov	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	4413      	add	r3, r2
 80024ca:	00db      	lsls	r3, r3, #3
 80024cc:	440b      	add	r3, r1
 80024ce:	333f      	adds	r3, #63	; 0x3f
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d00a      	beq.n	80024ec <HCD_HC_IN_IRQHandler+0x804>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80024d6:	6879      	ldr	r1, [r7, #4]
 80024d8:	68fa      	ldr	r2, [r7, #12]
 80024da:	4613      	mov	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4413      	add	r3, r2
 80024e0:	00db      	lsls	r3, r3, #3
 80024e2:	440b      	add	r3, r1
 80024e4:	333f      	adds	r3, #63	; 0x3f
 80024e6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d130      	bne.n	800254e <HCD_HC_IN_IRQHandler+0x866>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80024ec:	6879      	ldr	r1, [r7, #4]
 80024ee:	68fa      	ldr	r2, [r7, #12]
 80024f0:	4613      	mov	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	4413      	add	r3, r2
 80024f6:	00db      	lsls	r3, r3, #3
 80024f8:	440b      	add	r3, r1
 80024fa:	3358      	adds	r3, #88	; 0x58
 80024fc:	2200      	movs	r2, #0
 80024fe:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d122      	bne.n	800254e <HCD_HC_IN_IRQHandler+0x866>
        hhcd->hc[ch_num].state = HC_NAK;
 8002508:	6879      	ldr	r1, [r7, #4]
 800250a:	68fa      	ldr	r2, [r7, #12]
 800250c:	4613      	mov	r3, r2
 800250e:	009b      	lsls	r3, r3, #2
 8002510:	4413      	add	r3, r2
 8002512:	00db      	lsls	r3, r3, #3
 8002514:	440b      	add	r3, r1
 8002516:	335d      	adds	r3, #93	; 0x5d
 8002518:	2203      	movs	r2, #3
 800251a:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	015a      	lsls	r2, r3, #5
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	4413      	add	r3, r2
 8002524:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002528:	4619      	mov	r1, r3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	015a      	lsls	r2, r3, #5
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	4413      	add	r3, r2
 8002532:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	f043 0302 	orr.w	r3, r3, #2
 800253c:	60cb      	str	r3, [r1, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68fa      	ldr	r2, [r7, #12]
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	4611      	mov	r1, r2
 8002548:	4618      	mov	r0, r3
 800254a:	f002 fe1e 	bl	800518a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	015a      	lsls	r2, r3, #5
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	4413      	add	r3, r2
 8002556:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800255a:	461a      	mov	r2, r3
 800255c:	2310      	movs	r3, #16
 800255e:	6093      	str	r3, [r2, #8]
}
 8002560:	bf00      	nop
 8002562:	3718      	adds	r7, #24
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b086      	sub	sp, #24
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	460b      	mov	r3, r1
 8002572:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 800257e:	78fb      	ldrb	r3, [r7, #3]
 8002580:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	015a      	lsls	r2, r3, #5
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	4413      	add	r3, r2
 800258a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	f003 0304 	and.w	r3, r3, #4
 8002594:	2b04      	cmp	r3, #4
 8002596:	d11a      	bne.n	80025ce <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	015a      	lsls	r2, r3, #5
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	4413      	add	r3, r2
 80025a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025a4:	461a      	mov	r2, r3
 80025a6:	2304      	movs	r3, #4
 80025a8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	015a      	lsls	r2, r3, #5
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	4413      	add	r3, r2
 80025b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025b6:	4619      	mov	r1, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	015a      	lsls	r2, r3, #5
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	4413      	add	r3, r2
 80025c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	f043 0302 	orr.w	r3, r3, #2
 80025ca:	60cb      	str	r3, [r1, #12]
  }
  else
  {
    /* ... */
  }
}
 80025cc:	e347      	b.n	8002c5e <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	015a      	lsls	r2, r3, #5
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	4413      	add	r3, r2
 80025d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 0320 	and.w	r3, r3, #32
 80025e0:	2b20      	cmp	r3, #32
 80025e2:	d142      	bne.n	800266a <HCD_HC_OUT_IRQHandler+0x102>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	015a      	lsls	r2, r3, #5
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	4413      	add	r3, r2
 80025ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025f0:	461a      	mov	r2, r3
 80025f2:	2320      	movs	r3, #32
 80025f4:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80025f6:	6879      	ldr	r1, [r7, #4]
 80025f8:	68fa      	ldr	r2, [r7, #12]
 80025fa:	4613      	mov	r3, r2
 80025fc:	009b      	lsls	r3, r3, #2
 80025fe:	4413      	add	r3, r2
 8002600:	00db      	lsls	r3, r3, #3
 8002602:	440b      	add	r3, r1
 8002604:	333d      	adds	r3, #61	; 0x3d
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b01      	cmp	r3, #1
 800260a:	f040 8328 	bne.w	8002c5e <HCD_HC_OUT_IRQHandler+0x6f6>
      hhcd->hc[ch_num].do_ping = 0U;
 800260e:	6879      	ldr	r1, [r7, #4]
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	4613      	mov	r3, r2
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	4413      	add	r3, r2
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	440b      	add	r3, r1
 800261c:	333d      	adds	r3, #61	; 0x3d
 800261e:	2200      	movs	r2, #0
 8002620:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002622:	6879      	ldr	r1, [r7, #4]
 8002624:	68fa      	ldr	r2, [r7, #12]
 8002626:	4613      	mov	r3, r2
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	4413      	add	r3, r2
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	440b      	add	r3, r1
 8002630:	335c      	adds	r3, #92	; 0x5c
 8002632:	2202      	movs	r2, #2
 8002634:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	015a      	lsls	r2, r3, #5
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	4413      	add	r3, r2
 800263e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002642:	4619      	mov	r1, r3
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	015a      	lsls	r2, r3, #5
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	4413      	add	r3, r2
 800264c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	f043 0302 	orr.w	r3, r3, #2
 8002656:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68fa      	ldr	r2, [r7, #12]
 800265e:	b2d2      	uxtb	r2, r2
 8002660:	4611      	mov	r1, r2
 8002662:	4618      	mov	r0, r3
 8002664:	f002 fd91 	bl	800518a <USB_HC_Halt>
}
 8002668:	e2f9      	b.n	8002c5e <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	015a      	lsls	r2, r3, #5
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	4413      	add	r3, r2
 8002672:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800267c:	2b40      	cmp	r3, #64	; 0x40
 800267e:	d140      	bne.n	8002702 <HCD_HC_OUT_IRQHandler+0x19a>
    hhcd->hc[ch_num].state = HC_NYET;
 8002680:	6879      	ldr	r1, [r7, #4]
 8002682:	68fa      	ldr	r2, [r7, #12]
 8002684:	4613      	mov	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	00db      	lsls	r3, r3, #3
 800268c:	440b      	add	r3, r1
 800268e:	335d      	adds	r3, #93	; 0x5d
 8002690:	2204      	movs	r2, #4
 8002692:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8002694:	6879      	ldr	r1, [r7, #4]
 8002696:	68fa      	ldr	r2, [r7, #12]
 8002698:	4613      	mov	r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	4413      	add	r3, r2
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	440b      	add	r3, r1
 80026a2:	333d      	adds	r3, #61	; 0x3d
 80026a4:	2201      	movs	r2, #1
 80026a6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80026a8:	6879      	ldr	r1, [r7, #4]
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	4613      	mov	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	4413      	add	r3, r2
 80026b2:	00db      	lsls	r3, r3, #3
 80026b4:	440b      	add	r3, r1
 80026b6:	3358      	adds	r3, #88	; 0x58
 80026b8:	2200      	movs	r2, #0
 80026ba:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	015a      	lsls	r2, r3, #5
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	4413      	add	r3, r2
 80026c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026c8:	4619      	mov	r1, r3
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	015a      	lsls	r2, r3, #5
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	4413      	add	r3, r2
 80026d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026d6:	68db      	ldr	r3, [r3, #12]
 80026d8:	f043 0302 	orr.w	r3, r3, #2
 80026dc:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	68fa      	ldr	r2, [r7, #12]
 80026e4:	b2d2      	uxtb	r2, r2
 80026e6:	4611      	mov	r1, r2
 80026e8:	4618      	mov	r0, r3
 80026ea:	f002 fd4e 	bl	800518a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	015a      	lsls	r2, r3, #5
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	4413      	add	r3, r2
 80026f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026fa:	461a      	mov	r2, r3
 80026fc:	2340      	movs	r3, #64	; 0x40
 80026fe:	6093      	str	r3, [r2, #8]
}
 8002700:	e2ad      	b.n	8002c5e <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	015a      	lsls	r2, r3, #5
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	4413      	add	r3, r2
 800270a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002714:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002718:	d123      	bne.n	8002762 <HCD_HC_OUT_IRQHandler+0x1fa>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	015a      	lsls	r2, r3, #5
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	4413      	add	r3, r2
 8002722:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002726:	4619      	mov	r1, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	015a      	lsls	r2, r3, #5
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	4413      	add	r3, r2
 8002730:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	f043 0302 	orr.w	r3, r3, #2
 800273a:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	b2d2      	uxtb	r2, r2
 8002744:	4611      	mov	r1, r2
 8002746:	4618      	mov	r0, r3
 8002748:	f002 fd1f 	bl	800518a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	015a      	lsls	r2, r3, #5
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	4413      	add	r3, r2
 8002754:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002758:	461a      	mov	r2, r3
 800275a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800275e:	6093      	str	r3, [r2, #8]
}
 8002760:	e27d      	b.n	8002c5e <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	015a      	lsls	r2, r3, #5
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	4413      	add	r3, r2
 800276a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b01      	cmp	r3, #1
 8002776:	d136      	bne.n	80027e6 <HCD_HC_OUT_IRQHandler+0x27e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002778:	6879      	ldr	r1, [r7, #4]
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	4613      	mov	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	00db      	lsls	r3, r3, #3
 8002784:	440b      	add	r3, r1
 8002786:	3358      	adds	r3, #88	; 0x58
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	015a      	lsls	r2, r3, #5
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	4413      	add	r3, r2
 8002794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002798:	4619      	mov	r1, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	015a      	lsls	r2, r3, #5
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	4413      	add	r3, r2
 80027a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f043 0302 	orr.w	r3, r3, #2
 80027ac:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	b2d2      	uxtb	r2, r2
 80027b6:	4611      	mov	r1, r2
 80027b8:	4618      	mov	r0, r3
 80027ba:	f002 fce6 	bl	800518a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	015a      	lsls	r2, r3, #5
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	4413      	add	r3, r2
 80027c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027ca:	461a      	mov	r2, r3
 80027cc:	2301      	movs	r3, #1
 80027ce:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80027d0:	6879      	ldr	r1, [r7, #4]
 80027d2:	68fa      	ldr	r2, [r7, #12]
 80027d4:	4613      	mov	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	4413      	add	r3, r2
 80027da:	00db      	lsls	r3, r3, #3
 80027dc:	440b      	add	r3, r1
 80027de:	335d      	adds	r3, #93	; 0x5d
 80027e0:	2201      	movs	r2, #1
 80027e2:	701a      	strb	r2, [r3, #0]
}
 80027e4:	e23b      	b.n	8002c5e <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	015a      	lsls	r2, r3, #5
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	4413      	add	r3, r2
 80027ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f003 0308 	and.w	r3, r3, #8
 80027f8:	2b08      	cmp	r3, #8
 80027fa:	d12c      	bne.n	8002856 <HCD_HC_OUT_IRQHandler+0x2ee>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	015a      	lsls	r2, r3, #5
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	4413      	add	r3, r2
 8002804:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002808:	461a      	mov	r2, r3
 800280a:	2308      	movs	r3, #8
 800280c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	015a      	lsls	r2, r3, #5
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	4413      	add	r3, r2
 8002816:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800281a:	4619      	mov	r1, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	015a      	lsls	r2, r3, #5
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	4413      	add	r3, r2
 8002824:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	f043 0302 	orr.w	r3, r3, #2
 800282e:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	b2d2      	uxtb	r2, r2
 8002838:	4611      	mov	r1, r2
 800283a:	4618      	mov	r0, r3
 800283c:	f002 fca5 	bl	800518a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8002840:	6879      	ldr	r1, [r7, #4]
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	4613      	mov	r3, r2
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	4413      	add	r3, r2
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	440b      	add	r3, r1
 800284e:	335d      	adds	r3, #93	; 0x5d
 8002850:	2205      	movs	r2, #5
 8002852:	701a      	strb	r2, [r3, #0]
}
 8002854:	e203      	b.n	8002c5e <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	015a      	lsls	r2, r3, #5
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	4413      	add	r3, r2
 800285e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f003 0310 	and.w	r3, r3, #16
 8002868:	2b10      	cmp	r3, #16
 800286a:	d156      	bne.n	800291a <HCD_HC_OUT_IRQHandler+0x3b2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800286c:	6879      	ldr	r1, [r7, #4]
 800286e:	68fa      	ldr	r2, [r7, #12]
 8002870:	4613      	mov	r3, r2
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	4413      	add	r3, r2
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	440b      	add	r3, r1
 800287a:	3358      	adds	r3, #88	; 0x58
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	68fa      	ldr	r2, [r7, #12]
 8002884:	4613      	mov	r3, r2
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	4413      	add	r3, r2
 800288a:	00db      	lsls	r3, r3, #3
 800288c:	440b      	add	r3, r1
 800288e:	335d      	adds	r3, #93	; 0x5d
 8002890:	2203      	movs	r2, #3
 8002892:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8002894:	6879      	ldr	r1, [r7, #4]
 8002896:	68fa      	ldr	r2, [r7, #12]
 8002898:	4613      	mov	r3, r2
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	4413      	add	r3, r2
 800289e:	00db      	lsls	r3, r3, #3
 80028a0:	440b      	add	r3, r1
 80028a2:	333d      	adds	r3, #61	; 0x3d
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d114      	bne.n	80028d4 <HCD_HC_OUT_IRQHandler+0x36c>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	68fa      	ldr	r2, [r7, #12]
 80028ae:	4613      	mov	r3, r2
 80028b0:	009b      	lsls	r3, r3, #2
 80028b2:	4413      	add	r3, r2
 80028b4:	00db      	lsls	r3, r3, #3
 80028b6:	440b      	add	r3, r1
 80028b8:	333c      	adds	r3, #60	; 0x3c
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d109      	bne.n	80028d4 <HCD_HC_OUT_IRQHandler+0x36c>
        hhcd->hc[ch_num].do_ping = 1U;
 80028c0:	6879      	ldr	r1, [r7, #4]
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	4613      	mov	r3, r2
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	4413      	add	r3, r2
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	440b      	add	r3, r1
 80028ce:	333d      	adds	r3, #61	; 0x3d
 80028d0:	2201      	movs	r2, #1
 80028d2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	015a      	lsls	r2, r3, #5
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	4413      	add	r3, r2
 80028dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028e0:	4619      	mov	r1, r3
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	015a      	lsls	r2, r3, #5
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	4413      	add	r3, r2
 80028ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	f043 0302 	orr.w	r3, r3, #2
 80028f4:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	b2d2      	uxtb	r2, r2
 80028fe:	4611      	mov	r1, r2
 8002900:	4618      	mov	r0, r3
 8002902:	f002 fc42 	bl	800518a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	015a      	lsls	r2, r3, #5
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	4413      	add	r3, r2
 800290e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002912:	461a      	mov	r2, r3
 8002914:	2310      	movs	r3, #16
 8002916:	6093      	str	r3, [r2, #8]
}
 8002918:	e1a1      	b.n	8002c5e <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	015a      	lsls	r2, r3, #5
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	4413      	add	r3, r2
 8002922:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800292c:	2b80      	cmp	r3, #128	; 0x80
 800292e:	d12c      	bne.n	800298a <HCD_HC_OUT_IRQHandler+0x422>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	015a      	lsls	r2, r3, #5
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	4413      	add	r3, r2
 8002938:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800293c:	4619      	mov	r1, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	015a      	lsls	r2, r3, #5
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	4413      	add	r3, r2
 8002946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800294a:	68db      	ldr	r3, [r3, #12]
 800294c:	f043 0302 	orr.w	r3, r3, #2
 8002950:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	b2d2      	uxtb	r2, r2
 800295a:	4611      	mov	r1, r2
 800295c:	4618      	mov	r0, r3
 800295e:	f002 fc14 	bl	800518a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002962:	6879      	ldr	r1, [r7, #4]
 8002964:	68fa      	ldr	r2, [r7, #12]
 8002966:	4613      	mov	r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	4413      	add	r3, r2
 800296c:	00db      	lsls	r3, r3, #3
 800296e:	440b      	add	r3, r1
 8002970:	335d      	adds	r3, #93	; 0x5d
 8002972:	2206      	movs	r2, #6
 8002974:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	015a      	lsls	r2, r3, #5
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	4413      	add	r3, r2
 800297e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002982:	461a      	mov	r2, r3
 8002984:	2380      	movs	r3, #128	; 0x80
 8002986:	6093      	str	r3, [r2, #8]
}
 8002988:	e169      	b.n	8002c5e <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	015a      	lsls	r2, r3, #5
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	4413      	add	r3, r2
 8002992:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800299c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029a0:	d136      	bne.n	8002a10 <HCD_HC_OUT_IRQHandler+0x4a8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	015a      	lsls	r2, r3, #5
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	4413      	add	r3, r2
 80029aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029ae:	4619      	mov	r1, r3
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	015a      	lsls	r2, r3, #5
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	4413      	add	r3, r2
 80029b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	f043 0302 	orr.w	r3, r3, #2
 80029c2:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	b2d2      	uxtb	r2, r2
 80029cc:	4611      	mov	r1, r2
 80029ce:	4618      	mov	r0, r3
 80029d0:	f002 fbdb 	bl	800518a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	015a      	lsls	r2, r3, #5
 80029d8:	693b      	ldr	r3, [r7, #16]
 80029da:	4413      	add	r3, r2
 80029dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029e0:	461a      	mov	r2, r3
 80029e2:	2310      	movs	r3, #16
 80029e4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	015a      	lsls	r2, r3, #5
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	4413      	add	r3, r2
 80029ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80029f2:	461a      	mov	r2, r3
 80029f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029f8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	4613      	mov	r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	4413      	add	r3, r2
 8002a04:	00db      	lsls	r3, r3, #3
 8002a06:	440b      	add	r3, r1
 8002a08:	335d      	adds	r3, #93	; 0x5d
 8002a0a:	2208      	movs	r2, #8
 8002a0c:	701a      	strb	r2, [r3, #0]
}
 8002a0e:	e126      	b.n	8002c5e <HCD_HC_OUT_IRQHandler+0x6f6>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	015a      	lsls	r2, r3, #5
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	4413      	add	r3, r2
 8002a18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	f040 811b 	bne.w	8002c5e <HCD_HC_OUT_IRQHandler+0x6f6>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	015a      	lsls	r2, r3, #5
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	4413      	add	r3, r2
 8002a30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a34:	4619      	mov	r1, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	015a      	lsls	r2, r3, #5
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	f023 0302 	bic.w	r3, r3, #2
 8002a48:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002a4a:	6879      	ldr	r1, [r7, #4]
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	4413      	add	r3, r2
 8002a54:	00db      	lsls	r3, r3, #3
 8002a56:	440b      	add	r3, r1
 8002a58:	335d      	adds	r3, #93	; 0x5d
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d137      	bne.n	8002ad0 <HCD_HC_OUT_IRQHandler+0x568>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002a60:	6879      	ldr	r1, [r7, #4]
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	4613      	mov	r3, r2
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4413      	add	r3, r2
 8002a6a:	00db      	lsls	r3, r3, #3
 8002a6c:	440b      	add	r3, r1
 8002a6e:	335c      	adds	r3, #92	; 0x5c
 8002a70:	2201      	movs	r2, #1
 8002a72:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002a74:	6879      	ldr	r1, [r7, #4]
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	4413      	add	r3, r2
 8002a7e:	00db      	lsls	r3, r3, #3
 8002a80:	440b      	add	r3, r1
 8002a82:	333f      	adds	r3, #63	; 0x3f
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d00b      	beq.n	8002aa2 <HCD_HC_OUT_IRQHandler+0x53a>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	68fa      	ldr	r2, [r7, #12]
 8002a8e:	4613      	mov	r3, r2
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	4413      	add	r3, r2
 8002a94:	00db      	lsls	r3, r3, #3
 8002a96:	440b      	add	r3, r1
 8002a98:	333f      	adds	r3, #63	; 0x3f
 8002a9a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002a9c:	2b03      	cmp	r3, #3
 8002a9e:	f040 80c5 	bne.w	8002c2c <HCD_HC_OUT_IRQHandler+0x6c4>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8002aa2:	6879      	ldr	r1, [r7, #4]
 8002aa4:	68fa      	ldr	r2, [r7, #12]
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	4413      	add	r3, r2
 8002aac:	00db      	lsls	r3, r3, #3
 8002aae:	440b      	add	r3, r1
 8002ab0:	3351      	adds	r3, #81	; 0x51
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	f083 0301 	eor.w	r3, r3, #1
 8002ab8:	b2d8      	uxtb	r0, r3
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	4413      	add	r3, r2
 8002ac4:	00db      	lsls	r3, r3, #3
 8002ac6:	440b      	add	r3, r1
 8002ac8:	3351      	adds	r3, #81	; 0x51
 8002aca:	4602      	mov	r2, r0
 8002acc:	701a      	strb	r2, [r3, #0]
 8002ace:	e0ad      	b.n	8002c2c <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002ad0:	6879      	ldr	r1, [r7, #4]
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	4413      	add	r3, r2
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	440b      	add	r3, r1
 8002ade:	335d      	adds	r3, #93	; 0x5d
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	2b03      	cmp	r3, #3
 8002ae4:	d10a      	bne.n	8002afc <HCD_HC_OUT_IRQHandler+0x594>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002ae6:	6879      	ldr	r1, [r7, #4]
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	4613      	mov	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	4413      	add	r3, r2
 8002af0:	00db      	lsls	r3, r3, #3
 8002af2:	440b      	add	r3, r1
 8002af4:	335c      	adds	r3, #92	; 0x5c
 8002af6:	2202      	movs	r2, #2
 8002af8:	701a      	strb	r2, [r3, #0]
 8002afa:	e097      	b.n	8002c2c <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002afc:	6879      	ldr	r1, [r7, #4]
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	4613      	mov	r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	00db      	lsls	r3, r3, #3
 8002b08:	440b      	add	r3, r1
 8002b0a:	335d      	adds	r3, #93	; 0x5d
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	2b04      	cmp	r3, #4
 8002b10:	d10a      	bne.n	8002b28 <HCD_HC_OUT_IRQHandler+0x5c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8002b12:	6879      	ldr	r1, [r7, #4]
 8002b14:	68fa      	ldr	r2, [r7, #12]
 8002b16:	4613      	mov	r3, r2
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	4413      	add	r3, r2
 8002b1c:	00db      	lsls	r3, r3, #3
 8002b1e:	440b      	add	r3, r1
 8002b20:	335c      	adds	r3, #92	; 0x5c
 8002b22:	2202      	movs	r2, #2
 8002b24:	701a      	strb	r2, [r3, #0]
 8002b26:	e081      	b.n	8002c2c <HCD_HC_OUT_IRQHandler+0x6c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002b28:	6879      	ldr	r1, [r7, #4]
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	4413      	add	r3, r2
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	440b      	add	r3, r1
 8002b36:	335d      	adds	r3, #93	; 0x5d
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	2b05      	cmp	r3, #5
 8002b3c:	d10a      	bne.n	8002b54 <HCD_HC_OUT_IRQHandler+0x5ec>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002b3e:	6879      	ldr	r1, [r7, #4]
 8002b40:	68fa      	ldr	r2, [r7, #12]
 8002b42:	4613      	mov	r3, r2
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	4413      	add	r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	440b      	add	r3, r1
 8002b4c:	335c      	adds	r3, #92	; 0x5c
 8002b4e:	2205      	movs	r2, #5
 8002b50:	701a      	strb	r2, [r3, #0]
 8002b52:	e06b      	b.n	8002c2c <HCD_HC_OUT_IRQHandler+0x6c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002b54:	6879      	ldr	r1, [r7, #4]
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	4613      	mov	r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	4413      	add	r3, r2
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	440b      	add	r3, r1
 8002b62:	335d      	adds	r3, #93	; 0x5d
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b06      	cmp	r3, #6
 8002b68:	d00a      	beq.n	8002b80 <HCD_HC_OUT_IRQHandler+0x618>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8002b6a:	6879      	ldr	r1, [r7, #4]
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	440b      	add	r3, r1
 8002b78:	335d      	adds	r3, #93	; 0x5d
 8002b7a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002b7c:	2b08      	cmp	r3, #8
 8002b7e:	d155      	bne.n	8002c2c <HCD_HC_OUT_IRQHandler+0x6c4>
      hhcd->hc[ch_num].ErrCnt++;
 8002b80:	6879      	ldr	r1, [r7, #4]
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	4613      	mov	r3, r2
 8002b86:	009b      	lsls	r3, r3, #2
 8002b88:	4413      	add	r3, r2
 8002b8a:	00db      	lsls	r3, r3, #3
 8002b8c:	440b      	add	r3, r1
 8002b8e:	3358      	adds	r3, #88	; 0x58
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	1c59      	adds	r1, r3, #1
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	68fa      	ldr	r2, [r7, #12]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	009b      	lsls	r3, r3, #2
 8002b9c:	4413      	add	r3, r2
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	4403      	add	r3, r0
 8002ba2:	3358      	adds	r3, #88	; 0x58
 8002ba4:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8002ba6:	6879      	ldr	r1, [r7, #4]
 8002ba8:	68fa      	ldr	r2, [r7, #12]
 8002baa:	4613      	mov	r3, r2
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	4413      	add	r3, r2
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	440b      	add	r3, r1
 8002bb4:	3358      	adds	r3, #88	; 0x58
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2b03      	cmp	r3, #3
 8002bba:	d914      	bls.n	8002be6 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002bbc:	6879      	ldr	r1, [r7, #4]
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	00db      	lsls	r3, r3, #3
 8002bc8:	440b      	add	r3, r1
 8002bca:	3358      	adds	r3, #88	; 0x58
 8002bcc:	2200      	movs	r2, #0
 8002bce:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002bd0:	6879      	ldr	r1, [r7, #4]
 8002bd2:	68fa      	ldr	r2, [r7, #12]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	440b      	add	r3, r1
 8002bde:	335c      	adds	r3, #92	; 0x5c
 8002be0:	2204      	movs	r2, #4
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	e009      	b.n	8002bfa <HCD_HC_OUT_IRQHandler+0x692>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002be6:	6879      	ldr	r1, [r7, #4]
 8002be8:	68fa      	ldr	r2, [r7, #12]
 8002bea:	4613      	mov	r3, r2
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	440b      	add	r3, r1
 8002bf4:	335c      	adds	r3, #92	; 0x5c
 8002bf6:	2202      	movs	r2, #2
 8002bf8:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	015a      	lsls	r2, r3, #5
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	4413      	add	r3, r2
 8002c02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c10:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c18:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	015a      	lsls	r2, r3, #5
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	4413      	add	r3, r2
 8002c22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c26:	461a      	mov	r2, r3
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	015a      	lsls	r2, r3, #5
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c38:	461a      	mov	r2, r3
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	b2d8      	uxtb	r0, r3
 8002c42:	6879      	ldr	r1, [r7, #4]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	4613      	mov	r3, r2
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4413      	add	r3, r2
 8002c4c:	00db      	lsls	r3, r3, #3
 8002c4e:	440b      	add	r3, r1
 8002c50:	335c      	adds	r3, #92	; 0x5c
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	461a      	mov	r2, r3
 8002c56:	4601      	mov	r1, r0
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f004 fc45 	bl	80074e8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002c5e:	bf00      	nop
 8002c60:	3718      	adds	r7, #24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
	...

08002c68 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08a      	sub	sp, #40	; 0x28
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c78:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	f003 030f 	and.w	r3, r3, #15
 8002c88:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	0c5b      	lsrs	r3, r3, #17
 8002c8e:	f003 030f 	and.w	r3, r3, #15
 8002c92:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	091b      	lsrs	r3, r3, #4
 8002c98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002c9c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d003      	beq.n	8002cac <HCD_RXQLVL_IRQHandler+0x44>
 8002ca4:	2b05      	cmp	r3, #5
 8002ca6:	f000 8082 	beq.w	8002dae <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002caa:	e083      	b.n	8002db4 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d07f      	beq.n	8002db2 <HCD_RXQLVL_IRQHandler+0x14a>
 8002cb2:	6879      	ldr	r1, [r7, #4]
 8002cb4:	69ba      	ldr	r2, [r7, #24]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4413      	add	r3, r2
 8002cbc:	00db      	lsls	r3, r3, #3
 8002cbe:	440b      	add	r3, r1
 8002cc0:	3344      	adds	r3, #68	; 0x44
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d074      	beq.n	8002db2 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6818      	ldr	r0, [r3, #0]
 8002ccc:	6879      	ldr	r1, [r7, #4]
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	4613      	mov	r3, r2
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	4413      	add	r3, r2
 8002cd6:	00db      	lsls	r3, r3, #3
 8002cd8:	440b      	add	r3, r1
 8002cda:	3344      	adds	r3, #68	; 0x44
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	b292      	uxth	r2, r2
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	f001 fddb 	bl	800489e <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002ce8:	6879      	ldr	r1, [r7, #4]
 8002cea:	69ba      	ldr	r2, [r7, #24]
 8002cec:	4613      	mov	r3, r2
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	4413      	add	r3, r2
 8002cf2:	00db      	lsls	r3, r3, #3
 8002cf4:	440b      	add	r3, r1
 8002cf6:	3344      	adds	r3, #68	; 0x44
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	18d1      	adds	r1, r2, r3
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	69ba      	ldr	r2, [r7, #24]
 8002d02:	4613      	mov	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	4413      	add	r3, r2
 8002d08:	00db      	lsls	r3, r3, #3
 8002d0a:	4403      	add	r3, r0
 8002d0c:	3344      	adds	r3, #68	; 0x44
 8002d0e:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8002d10:	6879      	ldr	r1, [r7, #4]
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4613      	mov	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4413      	add	r3, r2
 8002d1a:	00db      	lsls	r3, r3, #3
 8002d1c:	440b      	add	r3, r1
 8002d1e:	334c      	adds	r3, #76	; 0x4c
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	18d1      	adds	r1, r2, r3
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	4413      	add	r3, r2
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	4403      	add	r3, r0
 8002d34:	334c      	adds	r3, #76	; 0x4c
 8002d36:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	015a      	lsls	r2, r3, #5
 8002d3c:	6a3b      	ldr	r3, [r7, #32]
 8002d3e:	4413      	add	r3, r2
 8002d40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d44:	691a      	ldr	r2, [r3, #16]
 8002d46:	4b1d      	ldr	r3, [pc, #116]	; (8002dbc <HCD_RXQLVL_IRQHandler+0x154>)
 8002d48:	4013      	ands	r3, r2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d031      	beq.n	8002db2 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	015a      	lsls	r2, r3, #5
 8002d52:	6a3b      	ldr	r3, [r7, #32]
 8002d54:	4413      	add	r3, r2
 8002d56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002d64:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002d6c:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	015a      	lsls	r2, r3, #5
 8002d72:	6a3b      	ldr	r3, [r7, #32]
 8002d74:	4413      	add	r3, r2
 8002d76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8002d80:	6879      	ldr	r1, [r7, #4]
 8002d82:	69ba      	ldr	r2, [r7, #24]
 8002d84:	4613      	mov	r3, r2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	4413      	add	r3, r2
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	440b      	add	r3, r1
 8002d8e:	3350      	adds	r3, #80	; 0x50
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	f083 0301 	eor.w	r3, r3, #1
 8002d96:	b2d8      	uxtb	r0, r3
 8002d98:	6879      	ldr	r1, [r7, #4]
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	009b      	lsls	r3, r3, #2
 8002da0:	4413      	add	r3, r2
 8002da2:	00db      	lsls	r3, r3, #3
 8002da4:	440b      	add	r3, r1
 8002da6:	3350      	adds	r3, #80	; 0x50
 8002da8:	4602      	mov	r2, r0
 8002daa:	701a      	strb	r2, [r3, #0]
      break;
 8002dac:	e001      	b.n	8002db2 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8002dae:	bf00      	nop
 8002db0:	e000      	b.n	8002db4 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8002db2:	bf00      	nop
  }
}
 8002db4:	bf00      	nop
 8002db6:	3728      	adds	r7, #40	; 0x28
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	1ff80000 	.word	0x1ff80000

08002dc0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002dec:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f003 0302 	and.w	r3, r3, #2
 8002df4:	2b02      	cmp	r3, #2
 8002df6:	d10b      	bne.n	8002e10 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d102      	bne.n	8002e08 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f004 fb54 	bl	80074b0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	f043 0302 	orr.w	r3, r3, #2
 8002e0e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	2b08      	cmp	r3, #8
 8002e18:	d132      	bne.n	8002e80 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002e1a:	68bb      	ldr	r3, [r7, #8]
 8002e1c:	f043 0308 	orr.w	r3, r3, #8
 8002e20:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	f003 0304 	and.w	r3, r3, #4
 8002e28:	2b04      	cmp	r3, #4
 8002e2a:	d126      	bne.n	8002e7a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	699b      	ldr	r3, [r3, #24]
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d113      	bne.n	8002e5c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002e3a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002e3e:	d106      	bne.n	8002e4e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2102      	movs	r1, #2
 8002e46:	4618      	mov	r0, r3
 8002e48:	f001 fe66 	bl	8004b18 <USB_InitFSLSPClkSel>
 8002e4c:	e011      	b.n	8002e72 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	2101      	movs	r1, #1
 8002e54:	4618      	mov	r0, r3
 8002e56:	f001 fe5f 	bl	8004b18 <USB_InitFSLSPClkSel>
 8002e5a:	e00a      	b.n	8002e72 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d106      	bne.n	8002e72 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002e6a:	461a      	mov	r2, r3
 8002e6c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002e70:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f004 fb46 	bl	8007504 <HAL_HCD_PortEnabled_Callback>
 8002e78:	e002      	b.n	8002e80 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f004 fb50 	bl	8007520 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f003 0320 	and.w	r3, r3, #32
 8002e86:	2b20      	cmp	r3, #32
 8002e88:	d103      	bne.n	8002e92 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	f043 0320 	orr.w	r3, r3, #32
 8002e90:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002e98:	461a      	mov	r2, r3
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	6013      	str	r3, [r2, #0]
}
 8002e9e:	bf00      	nop
 8002ea0:	3718      	adds	r7, #24
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
	...

08002ea8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ea8:	b590      	push	{r4, r7, lr}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d101      	bne.n	8002eba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e11f      	b.n	80030fa <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d106      	bne.n	8002ed4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f7fd fda8 	bl	8000a24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2224      	movs	r2, #36	; 0x24
 8002ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6812      	ldr	r2, [r2, #0]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	f022 0201 	bic.w	r2, r2, #1
 8002eea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6812      	ldr	r2, [r2, #0]
 8002ef4:	6812      	ldr	r2, [r2, #0]
 8002ef6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002efa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	687a      	ldr	r2, [r7, #4]
 8002f02:	6812      	ldr	r2, [r2, #0]
 8002f04:	6812      	ldr	r2, [r2, #0]
 8002f06:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f0a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f0c:	f001 f9dc 	bl	80042c8 <HAL_RCC_GetPCLK1Freq>
 8002f10:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	4a7b      	ldr	r2, [pc, #492]	; (8003104 <HAL_I2C_Init+0x25c>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d807      	bhi.n	8002f2c <HAL_I2C_Init+0x84>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	4a7a      	ldr	r2, [pc, #488]	; (8003108 <HAL_I2C_Init+0x260>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	bf94      	ite	ls
 8002f24:	2301      	movls	r3, #1
 8002f26:	2300      	movhi	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	e006      	b.n	8002f3a <HAL_I2C_Init+0x92>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4a77      	ldr	r2, [pc, #476]	; (800310c <HAL_I2C_Init+0x264>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	bf94      	ite	ls
 8002f34:	2301      	movls	r3, #1
 8002f36:	2300      	movhi	r3, #0
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e0db      	b.n	80030fa <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	4a72      	ldr	r2, [pc, #456]	; (8003110 <HAL_I2C_Init+0x268>)
 8002f46:	fba2 2303 	umull	r2, r3, r2, r3
 8002f4a:	0c9b      	lsrs	r3, r3, #18
 8002f4c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	6812      	ldr	r2, [r2, #0]
 8002f56:	6852      	ldr	r2, [r2, #4]
 8002f58:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8002f5c:	68ba      	ldr	r2, [r7, #8]
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	4863      	ldr	r0, [pc, #396]	; (8003104 <HAL_I2C_Init+0x25c>)
 8002f76:	4283      	cmp	r3, r0
 8002f78:	d802      	bhi.n	8002f80 <HAL_I2C_Init+0xd8>
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	e009      	b.n	8002f94 <HAL_I2C_Init+0xec>
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002f86:	fb00 f303 	mul.w	r3, r0, r3
 8002f8a:	4862      	ldr	r0, [pc, #392]	; (8003114 <HAL_I2C_Init+0x26c>)
 8002f8c:	fba0 0303 	umull	r0, r3, r0, r3
 8002f90:	099b      	lsrs	r3, r3, #6
 8002f92:	3301      	adds	r3, #1
 8002f94:	430b      	orrs	r3, r1
 8002f96:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6818      	ldr	r0, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	69db      	ldr	r3, [r3, #28]
 8002fa2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002fa6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	4955      	ldr	r1, [pc, #340]	; (8003104 <HAL_I2C_Init+0x25c>)
 8002fb0:	428b      	cmp	r3, r1
 8002fb2:	d80d      	bhi.n	8002fd0 <HAL_I2C_Init+0x128>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	1e59      	subs	r1, r3, #1
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc8:	2b04      	cmp	r3, #4
 8002fca:	bf38      	it	cc
 8002fcc:	2304      	movcc	r3, #4
 8002fce:	e04f      	b.n	8003070 <HAL_I2C_Init+0x1c8>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d111      	bne.n	8002ffc <HAL_I2C_Init+0x154>
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	1e5c      	subs	r4, r3, #1
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6859      	ldr	r1, [r3, #4]
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	440b      	add	r3, r1
 8002fe6:	fbb4 f3f3 	udiv	r3, r4, r3
 8002fea:	3301      	adds	r3, #1
 8002fec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	bf0c      	ite	eq
 8002ff4:	2301      	moveq	r3, #1
 8002ff6:	2300      	movne	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	e012      	b.n	8003022 <HAL_I2C_Init+0x17a>
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	1e5c      	subs	r4, r3, #1
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	6859      	ldr	r1, [r3, #4]
 8003004:	460b      	mov	r3, r1
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	440b      	add	r3, r1
 800300a:	0099      	lsls	r1, r3, #2
 800300c:	440b      	add	r3, r1
 800300e:	fbb4 f3f3 	udiv	r3, r4, r3
 8003012:	3301      	adds	r3, #1
 8003014:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003018:	2b00      	cmp	r3, #0
 800301a:	bf0c      	ite	eq
 800301c:	2301      	moveq	r3, #1
 800301e:	2300      	movne	r3, #0
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_I2C_Init+0x182>
 8003026:	2301      	movs	r3, #1
 8003028:	e022      	b.n	8003070 <HAL_I2C_Init+0x1c8>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10e      	bne.n	8003050 <HAL_I2C_Init+0x1a8>
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	1e5c      	subs	r4, r3, #1
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6859      	ldr	r1, [r3, #4]
 800303a:	460b      	mov	r3, r1
 800303c:	005b      	lsls	r3, r3, #1
 800303e:	440b      	add	r3, r1
 8003040:	fbb4 f3f3 	udiv	r3, r4, r3
 8003044:	3301      	adds	r3, #1
 8003046:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800304a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800304e:	e00f      	b.n	8003070 <HAL_I2C_Init+0x1c8>
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	1e5c      	subs	r4, r3, #1
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6859      	ldr	r1, [r3, #4]
 8003058:	460b      	mov	r3, r1
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	440b      	add	r3, r1
 800305e:	0099      	lsls	r1, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	fbb4 f3f3 	udiv	r3, r4, r3
 8003066:	3301      	adds	r3, #1
 8003068:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800306c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003070:	4313      	orrs	r3, r2
 8003072:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	6812      	ldr	r2, [r2, #0]
 800307c:	6812      	ldr	r2, [r2, #0]
 800307e:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8003082:	687a      	ldr	r2, [r7, #4]
 8003084:	69d0      	ldr	r0, [r2, #28]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6a12      	ldr	r2, [r2, #32]
 800308a:	4302      	orrs	r2, r0
 800308c:	430a      	orrs	r2, r1
 800308e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800309e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030a2:	6879      	ldr	r1, [r7, #4]
 80030a4:	6908      	ldr	r0, [r1, #16]
 80030a6:	6879      	ldr	r1, [r7, #4]
 80030a8:	68c9      	ldr	r1, [r1, #12]
 80030aa:	4301      	orrs	r1, r0
 80030ac:	430b      	orrs	r3, r1
 80030ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6812      	ldr	r2, [r2, #0]
 80030b8:	68d2      	ldr	r2, [r2, #12]
 80030ba:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	6950      	ldr	r0, [r2, #20]
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	6992      	ldr	r2, [r2, #24]
 80030c6:	4302      	orrs	r2, r0
 80030c8:	430a      	orrs	r2, r1
 80030ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	6812      	ldr	r2, [r2, #0]
 80030d4:	6812      	ldr	r2, [r2, #0]
 80030d6:	f042 0201 	orr.w	r2, r2, #1
 80030da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2220      	movs	r2, #32
 80030e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3714      	adds	r7, #20
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd90      	pop	{r4, r7, pc}
 8003102:	bf00      	nop
 8003104:	000186a0 	.word	0x000186a0
 8003108:	001e847f 	.word	0x001e847f
 800310c:	003d08ff 	.word	0x003d08ff
 8003110:	431bde83 	.word	0x431bde83
 8003114:	10624dd3 	.word	0x10624dd3

08003118 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b088      	sub	sp, #32
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e127      	b.n	800337a <HAL_I2S_Init+0x262>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d109      	bne.n	800314a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	4a90      	ldr	r2, [pc, #576]	; (8003384 <HAL_I2S_Init+0x26c>)
 8003142:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003144:	6878      	ldr	r0, [r7, #4]
 8003146:	f7fd fcb5 	bl	8000ab4 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2202      	movs	r2, #2
 800314e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	69db      	ldr	r3, [r3, #28]
 800315c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003160:	f023 030f 	bic.w	r3, r3, #15
 8003164:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2202      	movs	r2, #2
 800316c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	695b      	ldr	r3, [r3, #20]
 8003172:	2b02      	cmp	r3, #2
 8003174:	d060      	beq.n	8003238 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	68db      	ldr	r3, [r3, #12]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d102      	bne.n	8003184 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800317e:	2310      	movs	r3, #16
 8003180:	617b      	str	r3, [r7, #20]
 8003182:	e001      	b.n	8003188 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003184:	2320      	movs	r3, #32
 8003186:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	2b20      	cmp	r3, #32
 800318e:	d802      	bhi.n	8003196 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	005b      	lsls	r3, r3, #1
 8003194:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003196:	2001      	movs	r0, #1
 8003198:	f001 f998 	bl	80044cc <HAL_RCCEx_GetPeriphCLKFreq>
 800319c:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	691b      	ldr	r3, [r3, #16]
 80031a2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031a6:	d125      	bne.n	80031f4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d010      	beq.n	80031d2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	009b      	lsls	r3, r3, #2
 80031b4:	68fa      	ldr	r2, [r7, #12]
 80031b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80031ba:	4613      	mov	r3, r2
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	4413      	add	r3, r2
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	461a      	mov	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	695b      	ldr	r3, [r3, #20]
 80031c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80031cc:	3305      	adds	r3, #5
 80031ce:	613b      	str	r3, [r7, #16]
 80031d0:	e01f      	b.n	8003212 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	00db      	lsls	r3, r3, #3
 80031d6:	68fa      	ldr	r2, [r7, #12]
 80031d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80031dc:	4613      	mov	r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	4413      	add	r3, r2
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	461a      	mov	r2, r3
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ee:	3305      	adds	r3, #5
 80031f0:	613b      	str	r3, [r7, #16]
 80031f2:	e00e      	b.n	8003212 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80031f4:	68fa      	ldr	r2, [r7, #12]
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80031fc:	4613      	mov	r3, r2
 80031fe:	009b      	lsls	r3, r3, #2
 8003200:	4413      	add	r3, r2
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	461a      	mov	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	695b      	ldr	r3, [r3, #20]
 800320a:	fbb2 f3f3 	udiv	r3, r2, r3
 800320e:	3305      	adds	r3, #5
 8003210:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	4a5c      	ldr	r2, [pc, #368]	; (8003388 <HAL_I2S_Init+0x270>)
 8003216:	fba2 2303 	umull	r2, r3, r2, r3
 800321a:	08db      	lsrs	r3, r3, #3
 800321c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003226:	693a      	ldr	r2, [r7, #16]
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	085b      	lsrs	r3, r3, #1
 800322e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	021b      	lsls	r3, r3, #8
 8003234:	61bb      	str	r3, [r7, #24]
 8003236:	e003      	b.n	8003240 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003238:	2302      	movs	r3, #2
 800323a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d902      	bls.n	800324c <HAL_I2S_Init+0x134>
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	2bff      	cmp	r3, #255	; 0xff
 800324a:	d907      	bls.n	800325c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003250:	f043 0210 	orr.w	r2, r3, #16
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e08e      	b.n	800337a <HAL_I2S_Init+0x262>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6911      	ldr	r1, [r2, #16]
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	4311      	orrs	r1, r2
 8003268:	69fa      	ldr	r2, [r7, #28]
 800326a:	430a      	orrs	r2, r1
 800326c:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	69db      	ldr	r3, [r3, #28]
 8003278:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800327c:	f023 030f 	bic.w	r3, r3, #15
 8003280:	6879      	ldr	r1, [r7, #4]
 8003282:	6848      	ldr	r0, [r1, #4]
 8003284:	6879      	ldr	r1, [r7, #4]
 8003286:	6889      	ldr	r1, [r1, #8]
 8003288:	4308      	orrs	r0, r1
 800328a:	6879      	ldr	r1, [r7, #4]
 800328c:	68c9      	ldr	r1, [r1, #12]
 800328e:	4308      	orrs	r0, r1
 8003290:	6879      	ldr	r1, [r7, #4]
 8003292:	6989      	ldr	r1, [r1, #24]
 8003294:	4301      	orrs	r1, r0
 8003296:	430b      	orrs	r3, r1
 8003298:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800329c:	61d3      	str	r3, [r2, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a1b      	ldr	r3, [r3, #32]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d161      	bne.n	800336a <HAL_I2S_Init+0x252>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4a38      	ldr	r2, [pc, #224]	; (800338c <HAL_I2S_Init+0x274>)
 80032aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a37      	ldr	r2, [pc, #220]	; (8003390 <HAL_I2S_Init+0x278>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d101      	bne.n	80032ba <HAL_I2S_Init+0x1a2>
 80032b6:	4a37      	ldr	r2, [pc, #220]	; (8003394 <HAL_I2S_Init+0x27c>)
 80032b8:	e001      	b.n	80032be <HAL_I2S_Init+0x1a6>
 80032ba:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4933      	ldr	r1, [pc, #204]	; (8003390 <HAL_I2S_Init+0x278>)
 80032c4:	428b      	cmp	r3, r1
 80032c6:	d101      	bne.n	80032cc <HAL_I2S_Init+0x1b4>
 80032c8:	4b32      	ldr	r3, [pc, #200]	; (8003394 <HAL_I2S_Init+0x27c>)
 80032ca:	e001      	b.n	80032d0 <HAL_I2S_Init+0x1b8>
 80032cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032d0:	69db      	ldr	r3, [r3, #28]
 80032d2:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80032d6:	f023 030f 	bic.w	r3, r3, #15
 80032da:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4a2b      	ldr	r2, [pc, #172]	; (8003390 <HAL_I2S_Init+0x278>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d101      	bne.n	80032ea <HAL_I2S_Init+0x1d2>
 80032e6:	4b2b      	ldr	r3, [pc, #172]	; (8003394 <HAL_I2S_Init+0x27c>)
 80032e8:	e001      	b.n	80032ee <HAL_I2S_Init+0x1d6>
 80032ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032ee:	2202      	movs	r2, #2
 80032f0:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a26      	ldr	r2, [pc, #152]	; (8003390 <HAL_I2S_Init+0x278>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d101      	bne.n	8003300 <HAL_I2S_Init+0x1e8>
 80032fc:	4b25      	ldr	r3, [pc, #148]	; (8003394 <HAL_I2S_Init+0x27c>)
 80032fe:	e001      	b.n	8003304 <HAL_I2S_Init+0x1ec>
 8003300:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003304:	69db      	ldr	r3, [r3, #28]
 8003306:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003310:	d003      	beq.n	800331a <HAL_I2S_Init+0x202>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d103      	bne.n	8003322 <HAL_I2S_Init+0x20a>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800331a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800331e:	613b      	str	r3, [r7, #16]
 8003320:	e001      	b.n	8003326 <HAL_I2S_Init+0x20e>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003322:	2300      	movs	r3, #0
 8003324:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	b299      	uxth	r1, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	699b      	ldr	r3, [r3, #24]
 800333a:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800333c:	4303      	orrs	r3, r0
 800333e:	b29b      	uxth	r3, r3
 8003340:	430b      	orrs	r3, r1
 8003342:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8003344:	4313      	orrs	r3, r2
 8003346:	b29a      	uxth	r2, r3
 8003348:	897b      	ldrh	r3, [r7, #10]
 800334a:	4313      	orrs	r3, r2
 800334c:	b29b      	uxth	r3, r3
 800334e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003352:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a0d      	ldr	r2, [pc, #52]	; (8003390 <HAL_I2S_Init+0x278>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d101      	bne.n	8003362 <HAL_I2S_Init+0x24a>
 800335e:	4b0d      	ldr	r3, [pc, #52]	; (8003394 <HAL_I2S_Init+0x27c>)
 8003360:	e001      	b.n	8003366 <HAL_I2S_Init+0x24e>
 8003362:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003366:	897a      	ldrh	r2, [r7, #10]
 8003368:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3720      	adds	r7, #32
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	0800348f 	.word	0x0800348f
 8003388:	cccccccd 	.word	0xcccccccd
 800338c:	080035a5 	.word	0x080035a5
 8003390:	40003800 	.word	0x40003800
 8003394:	40003400 	.word	0x40003400

08003398 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80033c8:	bf00      	nop
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80033e4:	8812      	ldrh	r2, [r2, #0]
 80033e6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ec:	1c9a      	adds	r2, r3, #2
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	3b01      	subs	r3, #1
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003404:	b29b      	uxth	r3, r3
 8003406:	2b00      	cmp	r3, #0
 8003408:	d10e      	bne.n	8003428 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	687a      	ldr	r2, [r7, #4]
 8003410:	6812      	ldr	r2, [r2, #0]
 8003412:	6852      	ldr	r2, [r2, #4]
 8003414:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003418:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2201      	movs	r2, #1
 800341e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7ff ffb8 	bl	8003398 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003428:	bf00      	nop
 800342a:	3708      	adds	r7, #8
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	6812      	ldr	r2, [r2, #0]
 8003440:	68d2      	ldr	r2, [r2, #12]
 8003442:	b292      	uxth	r2, r2
 8003444:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800344a:	1c9a      	adds	r2, r3, #2
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003454:	b29b      	uxth	r3, r3
 8003456:	3b01      	subs	r3, #1
 8003458:	b29a      	uxth	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003462:	b29b      	uxth	r3, r3
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10e      	bne.n	8003486 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	687a      	ldr	r2, [r7, #4]
 800346e:	6812      	ldr	r2, [r2, #0]
 8003470:	6852      	ldr	r2, [r2, #4]
 8003472:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003476:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f7ff ff93 	bl	80033ac <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003486:	bf00      	nop
 8003488:	3708      	adds	r7, #8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b086      	sub	sp, #24
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2b04      	cmp	r3, #4
 80034a8:	d13a      	bne.n	8003520 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f003 0301 	and.w	r3, r3, #1
 80034b0:	2b01      	cmp	r3, #1
 80034b2:	d109      	bne.n	80034c8 <I2S_IRQHandler+0x3a>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034be:	2b40      	cmp	r3, #64	; 0x40
 80034c0:	d102      	bne.n	80034c8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f7ff ffb4 	bl	8003430 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034ce:	2b40      	cmp	r3, #64	; 0x40
 80034d0:	d126      	bne.n	8003520 <I2S_IRQHandler+0x92>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f003 0320 	and.w	r3, r3, #32
 80034dc:	2b20      	cmp	r3, #32
 80034de:	d11f      	bne.n	8003520 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	6812      	ldr	r2, [r2, #0]
 80034e8:	6852      	ldr	r2, [r2, #4]
 80034ea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80034ee:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80034f0:	2300      	movs	r3, #0
 80034f2:	613b      	str	r3, [r7, #16]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	68db      	ldr	r3, [r3, #12]
 80034fa:	613b      	str	r3, [r7, #16]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	613b      	str	r3, [r7, #16]
 8003504:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2201      	movs	r2, #1
 800350a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003512:	f043 0202 	orr.w	r2, r3, #2
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7ff ff50 	bl	80033c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003526:	b2db      	uxtb	r3, r3
 8003528:	2b03      	cmp	r3, #3
 800352a:	d136      	bne.n	800359a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	f003 0302 	and.w	r3, r3, #2
 8003532:	2b02      	cmp	r3, #2
 8003534:	d109      	bne.n	800354a <I2S_IRQHandler+0xbc>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003540:	2b80      	cmp	r3, #128	; 0x80
 8003542:	d102      	bne.n	800354a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7ff ff45 	bl	80033d4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800354a:	697b      	ldr	r3, [r7, #20]
 800354c:	f003 0308 	and.w	r3, r3, #8
 8003550:	2b08      	cmp	r3, #8
 8003552:	d122      	bne.n	800359a <I2S_IRQHandler+0x10c>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f003 0320 	and.w	r3, r3, #32
 800355e:	2b20      	cmp	r3, #32
 8003560:	d11b      	bne.n	800359a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	687a      	ldr	r2, [r7, #4]
 8003568:	6812      	ldr	r2, [r2, #0]
 800356a:	6852      	ldr	r2, [r2, #4]
 800356c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003570:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003572:	2300      	movs	r3, #0
 8003574:	60fb      	str	r3, [r7, #12]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	60fb      	str	r3, [r7, #12]
 800357e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2201      	movs	r2, #1
 8003584:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358c:	f043 0204 	orr.w	r2, r3, #4
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f7ff ff13 	bl	80033c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800359a:	bf00      	nop
 800359c:	3718      	adds	r7, #24
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
	...

080035a4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b088      	sub	sp, #32
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4aa2      	ldr	r2, [pc, #648]	; (8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d101      	bne.n	80035c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80035be:	4ba2      	ldr	r3, [pc, #648]	; (8003848 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80035c0:	e001      	b.n	80035c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80035c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a9b      	ldr	r2, [pc, #620]	; (8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d101      	bne.n	80035e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80035dc:	4b9a      	ldr	r3, [pc, #616]	; (8003848 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80035de:	e001      	b.n	80035e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80035e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035f0:	d004      	beq.n	80035fc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	f040 8099 	bne.w	800372e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b02      	cmp	r3, #2
 8003604:	d107      	bne.n	8003616 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800360c:	2b00      	cmp	r3, #0
 800360e:	d002      	beq.n	8003616 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f000 f925 	bl	8003860 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003616:	69bb      	ldr	r3, [r7, #24]
 8003618:	f003 0301 	and.w	r3, r3, #1
 800361c:	2b01      	cmp	r3, #1
 800361e:	d107      	bne.n	8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003626:	2b00      	cmp	r3, #0
 8003628:	d002      	beq.n	8003630 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f9c6 	bl	80039bc <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003636:	2b40      	cmp	r3, #64	; 0x40
 8003638:	d13a      	bne.n	80036b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	f003 0320 	and.w	r3, r3, #32
 8003640:	2b00      	cmp	r3, #0
 8003642:	d035      	beq.n	80036b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a7e      	ldr	r2, [pc, #504]	; (8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d101      	bne.n	8003652 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800364e:	4b7e      	ldr	r3, [pc, #504]	; (8003848 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003650:	e001      	b.n	8003656 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003652:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	6812      	ldr	r2, [r2, #0]
 800365a:	497a      	ldr	r1, [pc, #488]	; (8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800365c:	428a      	cmp	r2, r1
 800365e:	d101      	bne.n	8003664 <HAL_I2SEx_FullDuplex_IRQHandler+0xc0>
 8003660:	4a79      	ldr	r2, [pc, #484]	; (8003848 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003662:	e001      	b.n	8003668 <HAL_I2SEx_FullDuplex_IRQHandler+0xc4>
 8003664:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003668:	6852      	ldr	r2, [r2, #4]
 800366a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800366e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	687a      	ldr	r2, [r7, #4]
 8003676:	6812      	ldr	r2, [r2, #0]
 8003678:	6852      	ldr	r2, [r2, #4]
 800367a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800367e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003680:	2300      	movs	r3, #0
 8003682:	60fb      	str	r3, [r7, #12]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	60fb      	str	r3, [r7, #12]
 8003694:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a2:	f043 0202 	orr.w	r2, r3, #2
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036aa:	6878      	ldr	r0, [r7, #4]
 80036ac:	f7ff fe88 	bl	80033c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b08      	cmp	r3, #8
 80036b8:	f040 80be 	bne.w	8003838 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	f003 0320 	and.w	r3, r3, #32
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	f000 80b8 	beq.w	8003838 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	6812      	ldr	r2, [r2, #0]
 80036d0:	6852      	ldr	r2, [r2, #4]
 80036d2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80036d6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a59      	ldr	r2, [pc, #356]	; (8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d101      	bne.n	80036e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80036e2:	4b59      	ldr	r3, [pc, #356]	; (8003848 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80036e4:	e001      	b.n	80036ea <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80036e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036ea:	687a      	ldr	r2, [r7, #4]
 80036ec:	6812      	ldr	r2, [r2, #0]
 80036ee:	4955      	ldr	r1, [pc, #340]	; (8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80036f0:	428a      	cmp	r2, r1
 80036f2:	d101      	bne.n	80036f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x154>
 80036f4:	4a54      	ldr	r2, [pc, #336]	; (8003848 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80036f6:	e001      	b.n	80036fc <HAL_I2SEx_FullDuplex_IRQHandler+0x158>
 80036f8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80036fc:	6852      	ldr	r2, [r2, #4]
 80036fe:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003702:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003704:	2300      	movs	r3, #0
 8003706:	60bb      	str	r3, [r7, #8]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	60bb      	str	r3, [r7, #8]
 8003710:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800371e:	f043 0204 	orr.w	r2, r3, #4
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f7ff fe4a 	bl	80033c0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800372c:	e084      	b.n	8003838 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b02      	cmp	r3, #2
 8003736:	d107      	bne.n	8003748 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800373e:	2b00      	cmp	r3, #0
 8003740:	d002      	beq.n	8003748 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 f8be 	bl	80038c4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	f003 0301 	and.w	r3, r3, #1
 800374e:	2b01      	cmp	r3, #1
 8003750:	d107      	bne.n	8003762 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003758:	2b00      	cmp	r3, #0
 800375a:	d002      	beq.n	8003762 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	f000 f8fb 	bl	8003958 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003768:	2b40      	cmp	r3, #64	; 0x40
 800376a:	d12f      	bne.n	80037cc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f003 0320 	and.w	r3, r3, #32
 8003772:	2b00      	cmp	r3, #0
 8003774:	d02a      	beq.n	80037cc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	6812      	ldr	r2, [r2, #0]
 800377e:	6852      	ldr	r2, [r2, #4]
 8003780:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003784:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a2e      	ldr	r2, [pc, #184]	; (8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d101      	bne.n	8003794 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003790:	4b2d      	ldr	r3, [pc, #180]	; (8003848 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8003792:	e001      	b.n	8003798 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003794:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6812      	ldr	r2, [r2, #0]
 800379c:	4929      	ldr	r1, [pc, #164]	; (8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800379e:	428a      	cmp	r2, r1
 80037a0:	d101      	bne.n	80037a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x202>
 80037a2:	4a29      	ldr	r2, [pc, #164]	; (8003848 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80037a4:	e001      	b.n	80037aa <HAL_I2SEx_FullDuplex_IRQHandler+0x206>
 80037a6:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80037aa:	6852      	ldr	r2, [r2, #4]
 80037ac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80037b0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037be:	f043 0202 	orr.w	r2, r3, #2
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f7ff fdfa 	bl	80033c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	f003 0308 	and.w	r3, r3, #8
 80037d2:	2b08      	cmp	r3, #8
 80037d4:	d131      	bne.n	800383a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	f003 0320 	and.w	r3, r3, #32
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d02c      	beq.n	800383a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a17      	ldr	r2, [pc, #92]	; (8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d101      	bne.n	80037ee <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80037ea:	4b17      	ldr	r3, [pc, #92]	; (8003848 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80037ec:	e001      	b.n	80037f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80037ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	6812      	ldr	r2, [r2, #0]
 80037f6:	4913      	ldr	r1, [pc, #76]	; (8003844 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80037f8:	428a      	cmp	r2, r1
 80037fa:	d101      	bne.n	8003800 <HAL_I2SEx_FullDuplex_IRQHandler+0x25c>
 80037fc:	4a12      	ldr	r2, [pc, #72]	; (8003848 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80037fe:	e001      	b.n	8003804 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>
 8003800:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003804:	6852      	ldr	r2, [r2, #4]
 8003806:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800380a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	687a      	ldr	r2, [r7, #4]
 8003812:	6812      	ldr	r2, [r2, #0]
 8003814:	6852      	ldr	r2, [r2, #4]
 8003816:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800381a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003828:	f043 0204 	orr.w	r2, r3, #4
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003830:	6878      	ldr	r0, [r7, #4]
 8003832:	f7ff fdc5 	bl	80033c0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003836:	e000      	b.n	800383a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003838:	bf00      	nop
}
 800383a:	bf00      	nop
 800383c:	3720      	adds	r7, #32
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40003800 	.word	0x40003800
 8003848:	40003400 	.word	0x40003400

0800384c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003854:	bf00      	nop
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003870:	1c98      	adds	r0, r3, #2
 8003872:	6879      	ldr	r1, [r7, #4]
 8003874:	6248      	str	r0, [r1, #36]	; 0x24
 8003876:	881b      	ldrh	r3, [r3, #0]
 8003878:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800387e:	b29b      	uxth	r3, r3
 8003880:	3b01      	subs	r3, #1
 8003882:	b29a      	uxth	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388c:	b29b      	uxth	r3, r3
 800388e:	2b00      	cmp	r3, #0
 8003890:	d113      	bne.n	80038ba <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	687a      	ldr	r2, [r7, #4]
 8003898:	6812      	ldr	r2, [r2, #0]
 800389a:	6852      	ldr	r2, [r2, #4]
 800389c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038a0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d106      	bne.n	80038ba <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f7ff ffc9 	bl	800384c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038ba:	bf00      	nop
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
	...

080038c4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a1f      	ldr	r2, [pc, #124]	; (8003950 <I2SEx_TxISR_I2SExt+0x8c>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d101      	bne.n	80038da <I2SEx_TxISR_I2SExt+0x16>
 80038d6:	4a1f      	ldr	r2, [pc, #124]	; (8003954 <I2SEx_TxISR_I2SExt+0x90>)
 80038d8:	e001      	b.n	80038de <I2SEx_TxISR_I2SExt+0x1a>
 80038da:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e2:	1c98      	adds	r0, r3, #2
 80038e4:	6879      	ldr	r1, [r7, #4]
 80038e6:	6248      	str	r0, [r1, #36]	; 0x24
 80038e8:	881b      	ldrh	r3, [r3, #0]
 80038ea:	60d3      	str	r3, [r2, #12]
  hi2s->TxXferCount--;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	3b01      	subs	r3, #1
 80038f4:	b29a      	uxth	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038fe:	b29b      	uxth	r3, r3
 8003900:	2b00      	cmp	r3, #0
 8003902:	d121      	bne.n	8003948 <I2SEx_TxISR_I2SExt+0x84>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a11      	ldr	r2, [pc, #68]	; (8003950 <I2SEx_TxISR_I2SExt+0x8c>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d101      	bne.n	8003912 <I2SEx_TxISR_I2SExt+0x4e>
 800390e:	4b11      	ldr	r3, [pc, #68]	; (8003954 <I2SEx_TxISR_I2SExt+0x90>)
 8003910:	e001      	b.n	8003916 <I2SEx_TxISR_I2SExt+0x52>
 8003912:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	6812      	ldr	r2, [r2, #0]
 800391a:	490d      	ldr	r1, [pc, #52]	; (8003950 <I2SEx_TxISR_I2SExt+0x8c>)
 800391c:	428a      	cmp	r2, r1
 800391e:	d101      	bne.n	8003924 <I2SEx_TxISR_I2SExt+0x60>
 8003920:	4a0c      	ldr	r2, [pc, #48]	; (8003954 <I2SEx_TxISR_I2SExt+0x90>)
 8003922:	e001      	b.n	8003928 <I2SEx_TxISR_I2SExt+0x64>
 8003924:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003928:	6852      	ldr	r2, [r2, #4]
 800392a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800392e:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003934:	b29b      	uxth	r3, r3
 8003936:	2b00      	cmp	r3, #0
 8003938:	d106      	bne.n	8003948 <I2SEx_TxISR_I2SExt+0x84>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f7ff ff82 	bl	800384c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003948:	bf00      	nop
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40003800 	.word	0x40003800
 8003954:	40003400 	.word	0x40003400

08003958 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003964:	1c99      	adds	r1, r3, #2
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	62d1      	str	r1, [r2, #44]	; 0x2c
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6812      	ldr	r2, [r2, #0]
 800396e:	68d2      	ldr	r2, [r2, #12]
 8003970:	b292      	uxth	r2, r2
 8003972:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003978:	b29b      	uxth	r3, r3
 800397a:	3b01      	subs	r3, #1
 800397c:	b29a      	uxth	r2, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003986:	b29b      	uxth	r3, r3
 8003988:	2b00      	cmp	r3, #0
 800398a:	d113      	bne.n	80039b4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	6812      	ldr	r2, [r2, #0]
 8003994:	6852      	ldr	r2, [r2, #4]
 8003996:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800399a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d106      	bne.n	80039b4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f7ff ff4c 	bl	800384c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80039b4:	bf00      	nop
 80039b6:	3708      	adds	r7, #8
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c8:	1c99      	adds	r1, r3, #2
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	62d1      	str	r1, [r2, #44]	; 0x2c
 80039ce:	687a      	ldr	r2, [r7, #4]
 80039d0:	6812      	ldr	r2, [r2, #0]
 80039d2:	491e      	ldr	r1, [pc, #120]	; (8003a4c <I2SEx_RxISR_I2SExt+0x90>)
 80039d4:	428a      	cmp	r2, r1
 80039d6:	d101      	bne.n	80039dc <I2SEx_RxISR_I2SExt+0x20>
 80039d8:	4a1d      	ldr	r2, [pc, #116]	; (8003a50 <I2SEx_RxISR_I2SExt+0x94>)
 80039da:	e001      	b.n	80039e0 <I2SEx_RxISR_I2SExt+0x24>
 80039dc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80039e0:	68d2      	ldr	r2, [r2, #12]
 80039e2:	b292      	uxth	r2, r2
 80039e4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	3b01      	subs	r3, #1
 80039ee:	b29a      	uxth	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d121      	bne.n	8003a42 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a12      	ldr	r2, [pc, #72]	; (8003a4c <I2SEx_RxISR_I2SExt+0x90>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d101      	bne.n	8003a0c <I2SEx_RxISR_I2SExt+0x50>
 8003a08:	4b11      	ldr	r3, [pc, #68]	; (8003a50 <I2SEx_RxISR_I2SExt+0x94>)
 8003a0a:	e001      	b.n	8003a10 <I2SEx_RxISR_I2SExt+0x54>
 8003a0c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	6812      	ldr	r2, [r2, #0]
 8003a14:	490d      	ldr	r1, [pc, #52]	; (8003a4c <I2SEx_RxISR_I2SExt+0x90>)
 8003a16:	428a      	cmp	r2, r1
 8003a18:	d101      	bne.n	8003a1e <I2SEx_RxISR_I2SExt+0x62>
 8003a1a:	4a0d      	ldr	r2, [pc, #52]	; (8003a50 <I2SEx_RxISR_I2SExt+0x94>)
 8003a1c:	e001      	b.n	8003a22 <I2SEx_RxISR_I2SExt+0x66>
 8003a1e:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003a22:	6852      	ldr	r2, [r2, #4]
 8003a24:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003a28:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d106      	bne.n	8003a42 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f7ff ff05 	bl	800384c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a42:	bf00      	nop
 8003a44:	3708      	adds	r7, #8
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}
 8003a4a:	bf00      	nop
 8003a4c:	40003800 	.word	0x40003800
 8003a50:	40003400 	.word	0x40003400

08003a54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e25b      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0301 	and.w	r3, r3, #1
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d075      	beq.n	8003b5e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a72:	4ba3      	ldr	r3, [pc, #652]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f003 030c 	and.w	r3, r3, #12
 8003a7a:	2b04      	cmp	r3, #4
 8003a7c:	d00c      	beq.n	8003a98 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a7e:	4ba0      	ldr	r3, [pc, #640]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a86:	2b08      	cmp	r3, #8
 8003a88:	d112      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a8a:	4b9d      	ldr	r3, [pc, #628]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a92:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a96:	d10b      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a98:	4b99      	ldr	r3, [pc, #612]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d05b      	beq.n	8003b5c <HAL_RCC_OscConfig+0x108>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d157      	bne.n	8003b5c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e236      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ab8:	d106      	bne.n	8003ac8 <HAL_RCC_OscConfig+0x74>
 8003aba:	4a91      	ldr	r2, [pc, #580]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003abc:	4b90      	ldr	r3, [pc, #576]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ac4:	6013      	str	r3, [r2, #0]
 8003ac6:	e01d      	b.n	8003b04 <HAL_RCC_OscConfig+0xb0>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ad0:	d10c      	bne.n	8003aec <HAL_RCC_OscConfig+0x98>
 8003ad2:	4a8b      	ldr	r2, [pc, #556]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003ad4:	4b8a      	ldr	r3, [pc, #552]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003adc:	6013      	str	r3, [r2, #0]
 8003ade:	4a88      	ldr	r2, [pc, #544]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003ae0:	4b87      	ldr	r3, [pc, #540]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ae8:	6013      	str	r3, [r2, #0]
 8003aea:	e00b      	b.n	8003b04 <HAL_RCC_OscConfig+0xb0>
 8003aec:	4a84      	ldr	r2, [pc, #528]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003aee:	4b84      	ldr	r3, [pc, #528]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003af6:	6013      	str	r3, [r2, #0]
 8003af8:	4a81      	ldr	r2, [pc, #516]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003afa:	4b81      	ldr	r3, [pc, #516]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d013      	beq.n	8003b34 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b0c:	f7fd f9b8 	bl	8000e80 <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b14:	f7fd f9b4 	bl	8000e80 <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b64      	cmp	r3, #100	; 0x64
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e1fb      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b26:	4b76      	ldr	r3, [pc, #472]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d0f0      	beq.n	8003b14 <HAL_RCC_OscConfig+0xc0>
 8003b32:	e014      	b.n	8003b5e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b34:	f7fd f9a4 	bl	8000e80 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b3c:	f7fd f9a0 	bl	8000e80 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b64      	cmp	r3, #100	; 0x64
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e1e7      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b4e:	4b6c      	ldr	r3, [pc, #432]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d1f0      	bne.n	8003b3c <HAL_RCC_OscConfig+0xe8>
 8003b5a:	e000      	b.n	8003b5e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d063      	beq.n	8003c32 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b6a:	4b65      	ldr	r3, [pc, #404]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003b6c:	689b      	ldr	r3, [r3, #8]
 8003b6e:	f003 030c 	and.w	r3, r3, #12
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00b      	beq.n	8003b8e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b76:	4b62      	ldr	r3, [pc, #392]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b7e:	2b08      	cmp	r3, #8
 8003b80:	d11c      	bne.n	8003bbc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b82:	4b5f      	ldr	r3, [pc, #380]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d116      	bne.n	8003bbc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b8e:	4b5c      	ldr	r3, [pc, #368]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 0302 	and.w	r3, r3, #2
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d005      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x152>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d001      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e1bb      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba6:	4956      	ldr	r1, [pc, #344]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003ba8:	4b55      	ldr	r3, [pc, #340]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	00db      	lsls	r3, r3, #3
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bba:	e03a      	b.n	8003c32 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d020      	beq.n	8003c06 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bc4:	4b4f      	ldr	r3, [pc, #316]	; (8003d04 <HAL_RCC_OscConfig+0x2b0>)
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bca:	f7fd f959 	bl	8000e80 <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bd0:	e008      	b.n	8003be4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bd2:	f7fd f955 	bl	8000e80 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d901      	bls.n	8003be4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003be0:	2303      	movs	r3, #3
 8003be2:	e19c      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003be4:	4b46      	ldr	r3, [pc, #280]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0302 	and.w	r3, r3, #2
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d0f0      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bf0:	4943      	ldr	r1, [pc, #268]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003bf2:	4b43      	ldr	r3, [pc, #268]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691b      	ldr	r3, [r3, #16]
 8003bfe:	00db      	lsls	r3, r3, #3
 8003c00:	4313      	orrs	r3, r2
 8003c02:	600b      	str	r3, [r1, #0]
 8003c04:	e015      	b.n	8003c32 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c06:	4b3f      	ldr	r3, [pc, #252]	; (8003d04 <HAL_RCC_OscConfig+0x2b0>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c0c:	f7fd f938 	bl	8000e80 <HAL_GetTick>
 8003c10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c12:	e008      	b.n	8003c26 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c14:	f7fd f934 	bl	8000e80 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e17b      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c26:	4b36      	ldr	r3, [pc, #216]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d1f0      	bne.n	8003c14 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0308 	and.w	r3, r3, #8
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d030      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	695b      	ldr	r3, [r3, #20]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d016      	beq.n	8003c74 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c46:	4b30      	ldr	r3, [pc, #192]	; (8003d08 <HAL_RCC_OscConfig+0x2b4>)
 8003c48:	2201      	movs	r2, #1
 8003c4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c4c:	f7fd f918 	bl	8000e80 <HAL_GetTick>
 8003c50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c52:	e008      	b.n	8003c66 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c54:	f7fd f914 	bl	8000e80 <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d901      	bls.n	8003c66 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e15b      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c66:	4b26      	ldr	r3, [pc, #152]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003c68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c6a:	f003 0302 	and.w	r3, r3, #2
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d0f0      	beq.n	8003c54 <HAL_RCC_OscConfig+0x200>
 8003c72:	e015      	b.n	8003ca0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c74:	4b24      	ldr	r3, [pc, #144]	; (8003d08 <HAL_RCC_OscConfig+0x2b4>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c7a:	f7fd f901 	bl	8000e80 <HAL_GetTick>
 8003c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c80:	e008      	b.n	8003c94 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c82:	f7fd f8fd 	bl	8000e80 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d901      	bls.n	8003c94 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e144      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c94:	4b1a      	ldr	r3, [pc, #104]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003c96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1f0      	bne.n	8003c82 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0304 	and.w	r3, r3, #4
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	f000 80a0 	beq.w	8003dee <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cb2:	4b13      	ldr	r3, [pc, #76]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d10f      	bne.n	8003cde <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	60bb      	str	r3, [r7, #8]
 8003cc2:	4a0f      	ldr	r2, [pc, #60]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003cc4:	4b0e      	ldr	r3, [pc, #56]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003cc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ccc:	6413      	str	r3, [r2, #64]	; 0x40
 8003cce:	4b0c      	ldr	r3, [pc, #48]	; (8003d00 <HAL_RCC_OscConfig+0x2ac>)
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cd6:	60bb      	str	r3, [r7, #8]
 8003cd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cde:	4b0b      	ldr	r3, [pc, #44]	; (8003d0c <HAL_RCC_OscConfig+0x2b8>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d121      	bne.n	8003d2e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cea:	4a08      	ldr	r2, [pc, #32]	; (8003d0c <HAL_RCC_OscConfig+0x2b8>)
 8003cec:	4b07      	ldr	r3, [pc, #28]	; (8003d0c <HAL_RCC_OscConfig+0x2b8>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cf4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cf6:	f7fd f8c3 	bl	8000e80 <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cfc:	e011      	b.n	8003d22 <HAL_RCC_OscConfig+0x2ce>
 8003cfe:	bf00      	nop
 8003d00:	40023800 	.word	0x40023800
 8003d04:	42470000 	.word	0x42470000
 8003d08:	42470e80 	.word	0x42470e80
 8003d0c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d10:	f7fd f8b6 	bl	8000e80 <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d901      	bls.n	8003d22 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e0fd      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d22:	4b81      	ldr	r3, [pc, #516]	; (8003f28 <HAL_RCC_OscConfig+0x4d4>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d0f0      	beq.n	8003d10 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d106      	bne.n	8003d44 <HAL_RCC_OscConfig+0x2f0>
 8003d36:	4a7d      	ldr	r2, [pc, #500]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003d38:	4b7c      	ldr	r3, [pc, #496]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d3c:	f043 0301 	orr.w	r3, r3, #1
 8003d40:	6713      	str	r3, [r2, #112]	; 0x70
 8003d42:	e01c      	b.n	8003d7e <HAL_RCC_OscConfig+0x32a>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2b05      	cmp	r3, #5
 8003d4a:	d10c      	bne.n	8003d66 <HAL_RCC_OscConfig+0x312>
 8003d4c:	4a77      	ldr	r2, [pc, #476]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003d4e:	4b77      	ldr	r3, [pc, #476]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d52:	f043 0304 	orr.w	r3, r3, #4
 8003d56:	6713      	str	r3, [r2, #112]	; 0x70
 8003d58:	4a74      	ldr	r2, [pc, #464]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003d5a:	4b74      	ldr	r3, [pc, #464]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d5e:	f043 0301 	orr.w	r3, r3, #1
 8003d62:	6713      	str	r3, [r2, #112]	; 0x70
 8003d64:	e00b      	b.n	8003d7e <HAL_RCC_OscConfig+0x32a>
 8003d66:	4a71      	ldr	r2, [pc, #452]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003d68:	4b70      	ldr	r3, [pc, #448]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d6c:	f023 0301 	bic.w	r3, r3, #1
 8003d70:	6713      	str	r3, [r2, #112]	; 0x70
 8003d72:	4a6e      	ldr	r2, [pc, #440]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003d74:	4b6d      	ldr	r3, [pc, #436]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003d76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d78:	f023 0304 	bic.w	r3, r3, #4
 8003d7c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d015      	beq.n	8003db2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d86:	f7fd f87b 	bl	8000e80 <HAL_GetTick>
 8003d8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d8c:	e00a      	b.n	8003da4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d8e:	f7fd f877 	bl	8000e80 <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e0bc      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003da4:	4b61      	ldr	r3, [pc, #388]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003da8:	f003 0302 	and.w	r3, r3, #2
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d0ee      	beq.n	8003d8e <HAL_RCC_OscConfig+0x33a>
 8003db0:	e014      	b.n	8003ddc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003db2:	f7fd f865 	bl	8000e80 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003db8:	e00a      	b.n	8003dd0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dba:	f7fd f861 	bl	8000e80 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d901      	bls.n	8003dd0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e0a6      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dd0:	4b56      	ldr	r3, [pc, #344]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1ee      	bne.n	8003dba <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ddc:	7dfb      	ldrb	r3, [r7, #23]
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d105      	bne.n	8003dee <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003de2:	4a52      	ldr	r2, [pc, #328]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003de4:	4b51      	ldr	r3, [pc, #324]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dec:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f000 8092 	beq.w	8003f1c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003df8:	4b4c      	ldr	r3, [pc, #304]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f003 030c 	and.w	r3, r3, #12
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d05c      	beq.n	8003ebe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	699b      	ldr	r3, [r3, #24]
 8003e08:	2b02      	cmp	r3, #2
 8003e0a:	d141      	bne.n	8003e90 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e0c:	4b48      	ldr	r3, [pc, #288]	; (8003f30 <HAL_RCC_OscConfig+0x4dc>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e12:	f7fd f835 	bl	8000e80 <HAL_GetTick>
 8003e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e18:	e008      	b.n	8003e2c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e1a:	f7fd f831 	bl	8000e80 <HAL_GetTick>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	2b02      	cmp	r3, #2
 8003e26:	d901      	bls.n	8003e2c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e078      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e2c:	4b3f      	ldr	r3, [pc, #252]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1f0      	bne.n	8003e1a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e38:	493c      	ldr	r1, [pc, #240]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	69da      	ldr	r2, [r3, #28]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a1b      	ldr	r3, [r3, #32]
 8003e42:	431a      	orrs	r2, r3
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e48:	019b      	lsls	r3, r3, #6
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e50:	085b      	lsrs	r3, r3, #1
 8003e52:	3b01      	subs	r3, #1
 8003e54:	041b      	lsls	r3, r3, #16
 8003e56:	431a      	orrs	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e5c:	061b      	lsls	r3, r3, #24
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e62:	4b33      	ldr	r3, [pc, #204]	; (8003f30 <HAL_RCC_OscConfig+0x4dc>)
 8003e64:	2201      	movs	r2, #1
 8003e66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e68:	f7fd f80a 	bl	8000e80 <HAL_GetTick>
 8003e6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e6e:	e008      	b.n	8003e82 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e70:	f7fd f806 	bl	8000e80 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e04d      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e82:	4b2a      	ldr	r3, [pc, #168]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d0f0      	beq.n	8003e70 <HAL_RCC_OscConfig+0x41c>
 8003e8e:	e045      	b.n	8003f1c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e90:	4b27      	ldr	r3, [pc, #156]	; (8003f30 <HAL_RCC_OscConfig+0x4dc>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e96:	f7fc fff3 	bl	8000e80 <HAL_GetTick>
 8003e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e9c:	e008      	b.n	8003eb0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e9e:	f7fc ffef 	bl	8000e80 <HAL_GetTick>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	1ad3      	subs	r3, r2, r3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d901      	bls.n	8003eb0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003eac:	2303      	movs	r3, #3
 8003eae:	e036      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eb0:	4b1e      	ldr	r3, [pc, #120]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d1f0      	bne.n	8003e9e <HAL_RCC_OscConfig+0x44a>
 8003ebc:	e02e      	b.n	8003f1c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d101      	bne.n	8003eca <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e029      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003eca:	4b18      	ldr	r3, [pc, #96]	; (8003f2c <HAL_RCC_OscConfig+0x4d8>)
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	69db      	ldr	r3, [r3, #28]
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d11c      	bne.n	8003f18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d115      	bne.n	8003f18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003eec:	68fa      	ldr	r2, [r7, #12]
 8003eee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ef2:	4013      	ands	r3, r2
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d10d      	bne.n	8003f18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d106      	bne.n	8003f18 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d001      	beq.n	8003f1c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e000      	b.n	8003f1e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003f1c:	2300      	movs	r3, #0
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3718      	adds	r7, #24
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	40007000 	.word	0x40007000
 8003f2c:	40023800 	.word	0x40023800
 8003f30:	42470060 	.word	0x42470060

08003f34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
 8003f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d101      	bne.n	8003f48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e0cc      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f48:	4b68      	ldr	r3, [pc, #416]	; (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 020f 	and.w	r2, r3, #15
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d20c      	bcs.n	8003f70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f56:	4b65      	ldr	r3, [pc, #404]	; (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f5e:	4b63      	ldr	r3, [pc, #396]	; (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 020f 	and.w	r2, r3, #15
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d001      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e0b8      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0302 	and.w	r3, r3, #2
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d020      	beq.n	8003fbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f003 0304 	and.w	r3, r3, #4
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d005      	beq.n	8003f94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f88:	4a59      	ldr	r2, [pc, #356]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	4b59      	ldr	r3, [pc, #356]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0308 	and.w	r3, r3, #8
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d005      	beq.n	8003fac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fa0:	4a53      	ldr	r2, [pc, #332]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa2:	4b53      	ldr	r3, [pc, #332]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003faa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fac:	4950      	ldr	r1, [pc, #320]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fae:	4b50      	ldr	r3, [pc, #320]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d044      	beq.n	8004054 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d107      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fd2:	4b47      	ldr	r3, [pc, #284]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d119      	bne.n	8004012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e07f      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d003      	beq.n	8003ff2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fee:	2b03      	cmp	r3, #3
 8003ff0:	d107      	bne.n	8004002 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ff2:	4b3f      	ldr	r3, [pc, #252]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d109      	bne.n	8004012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e06f      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004002:	4b3b      	ldr	r3, [pc, #236]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d101      	bne.n	8004012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e067      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004012:	4937      	ldr	r1, [pc, #220]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004014:	4b36      	ldr	r3, [pc, #216]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f023 0203 	bic.w	r2, r3, #3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	4313      	orrs	r3, r2
 8004022:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004024:	f7fc ff2c 	bl	8000e80 <HAL_GetTick>
 8004028:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800402a:	e00a      	b.n	8004042 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800402c:	f7fc ff28 	bl	8000e80 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	f241 3288 	movw	r2, #5000	; 0x1388
 800403a:	4293      	cmp	r3, r2
 800403c:	d901      	bls.n	8004042 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800403e:	2303      	movs	r3, #3
 8004040:	e04f      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004042:	4b2b      	ldr	r3, [pc, #172]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 020c 	and.w	r2, r3, #12
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	429a      	cmp	r2, r3
 8004052:	d1eb      	bne.n	800402c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004054:	4b25      	ldr	r3, [pc, #148]	; (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 020f 	and.w	r2, r3, #15
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	429a      	cmp	r2, r3
 8004060:	d90c      	bls.n	800407c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004062:	4b22      	ldr	r3, [pc, #136]	; (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	b2d2      	uxtb	r2, r2
 8004068:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800406a:	4b20      	ldr	r3, [pc, #128]	; (80040ec <HAL_RCC_ClockConfig+0x1b8>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 020f 	and.w	r2, r3, #15
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	429a      	cmp	r2, r3
 8004076:	d001      	beq.n	800407c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e032      	b.n	80040e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0304 	and.w	r3, r3, #4
 8004084:	2b00      	cmp	r3, #0
 8004086:	d008      	beq.n	800409a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004088:	4919      	ldr	r1, [pc, #100]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 800408a:	4b19      	ldr	r3, [pc, #100]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	4313      	orrs	r3, r2
 8004098:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d009      	beq.n	80040ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040a6:	4912      	ldr	r1, [pc, #72]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040a8:	4b11      	ldr	r3, [pc, #68]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	00db      	lsls	r3, r3, #3
 80040b6:	4313      	orrs	r3, r2
 80040b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040ba:	f000 f821 	bl	8004100 <HAL_RCC_GetSysClockFreq>
 80040be:	4601      	mov	r1, r0
 80040c0:	4b0b      	ldr	r3, [pc, #44]	; (80040f0 <HAL_RCC_ClockConfig+0x1bc>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	091b      	lsrs	r3, r3, #4
 80040c6:	f003 030f 	and.w	r3, r3, #15
 80040ca:	4a0a      	ldr	r2, [pc, #40]	; (80040f4 <HAL_RCC_ClockConfig+0x1c0>)
 80040cc:	5cd3      	ldrb	r3, [r2, r3]
 80040ce:	fa21 f303 	lsr.w	r3, r1, r3
 80040d2:	4a09      	ldr	r2, [pc, #36]	; (80040f8 <HAL_RCC_ClockConfig+0x1c4>)
 80040d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040d6:	4b09      	ldr	r3, [pc, #36]	; (80040fc <HAL_RCC_ClockConfig+0x1c8>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4618      	mov	r0, r3
 80040dc:	f7fc fe8c 	bl	8000df8 <HAL_InitTick>

  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	40023c00 	.word	0x40023c00
 80040f0:	40023800 	.word	0x40023800
 80040f4:	08007b94 	.word	0x08007b94
 80040f8:	20000000 	.word	0x20000000
 80040fc:	20000004 	.word	0x20000004

08004100 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004104:	b08f      	sub	sp, #60	; 0x3c
 8004106:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800410c:	2300      	movs	r3, #0
 800410e:	637b      	str	r3, [r7, #52]	; 0x34
 8004110:	2300      	movs	r3, #0
 8004112:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t sysclockfreq = 0U;
 8004114:	2300      	movs	r3, #0
 8004116:	633b      	str	r3, [r7, #48]	; 0x30

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004118:	4b62      	ldr	r3, [pc, #392]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	f003 030c 	and.w	r3, r3, #12
 8004120:	2b04      	cmp	r3, #4
 8004122:	d007      	beq.n	8004134 <HAL_RCC_GetSysClockFreq+0x34>
 8004124:	2b08      	cmp	r3, #8
 8004126:	d008      	beq.n	800413a <HAL_RCC_GetSysClockFreq+0x3a>
 8004128:	2b00      	cmp	r3, #0
 800412a:	f040 80b2 	bne.w	8004292 <HAL_RCC_GetSysClockFreq+0x192>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800412e:	4b5e      	ldr	r3, [pc, #376]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004130:	633b      	str	r3, [r7, #48]	; 0x30
       break;
 8004132:	e0b1      	b.n	8004298 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004134:	4b5d      	ldr	r3, [pc, #372]	; (80042ac <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004136:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004138:	e0ae      	b.n	8004298 <HAL_RCC_GetSysClockFreq+0x198>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800413a:	4b5a      	ldr	r3, [pc, #360]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004142:	62fb      	str	r3, [r7, #44]	; 0x2c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004144:	4b57      	ldr	r3, [pc, #348]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800414c:	2b00      	cmp	r3, #0
 800414e:	d04e      	beq.n	80041ee <HAL_RCC_GetSysClockFreq+0xee>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004150:	4b54      	ldr	r3, [pc, #336]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	099b      	lsrs	r3, r3, #6
 8004156:	f04f 0400 	mov.w	r4, #0
 800415a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800415e:	f04f 0200 	mov.w	r2, #0
 8004162:	ea01 0103 	and.w	r1, r1, r3
 8004166:	ea02 0204 	and.w	r2, r2, r4
 800416a:	460b      	mov	r3, r1
 800416c:	4614      	mov	r4, r2
 800416e:	0160      	lsls	r0, r4, #5
 8004170:	6278      	str	r0, [r7, #36]	; 0x24
 8004172:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004174:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8004178:	6278      	str	r0, [r7, #36]	; 0x24
 800417a:	015b      	lsls	r3, r3, #5
 800417c:	623b      	str	r3, [r7, #32]
 800417e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8004182:	1a5b      	subs	r3, r3, r1
 8004184:	eb64 0402 	sbc.w	r4, r4, r2
 8004188:	ea4f 1984 	mov.w	r9, r4, lsl #6
 800418c:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8004190:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8004194:	ebb8 0803 	subs.w	r8, r8, r3
 8004198:	eb69 0904 	sbc.w	r9, r9, r4
 800419c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80041a0:	61fb      	str	r3, [r7, #28]
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80041a8:	61fb      	str	r3, [r7, #28]
 80041aa:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 80041ae:	61bb      	str	r3, [r7, #24]
 80041b0:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80041b4:	eb18 0801 	adds.w	r8, r8, r1
 80041b8:	eb49 0902 	adc.w	r9, r9, r2
 80041bc:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80041c0:	617b      	str	r3, [r7, #20]
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80041c8:	617b      	str	r3, [r7, #20]
 80041ca:	ea4f 2348 	mov.w	r3, r8, lsl #9
 80041ce:	613b      	str	r3, [r7, #16]
 80041d0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80041d4:	4640      	mov	r0, r8
 80041d6:	4649      	mov	r1, r9
 80041d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041da:	f04f 0400 	mov.w	r4, #0
 80041de:	461a      	mov	r2, r3
 80041e0:	4623      	mov	r3, r4
 80041e2:	f7fb fff7 	bl	80001d4 <__aeabi_uldivmod>
 80041e6:	4603      	mov	r3, r0
 80041e8:	460c      	mov	r4, r1
 80041ea:	637b      	str	r3, [r7, #52]	; 0x34
 80041ec:	e043      	b.n	8004276 <HAL_RCC_GetSysClockFreq+0x176>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041ee:	4b2d      	ldr	r3, [pc, #180]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	099b      	lsrs	r3, r3, #6
 80041f4:	f04f 0400 	mov.w	r4, #0
 80041f8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80041fc:	f04f 0200 	mov.w	r2, #0
 8004200:	ea01 0103 	and.w	r1, r1, r3
 8004204:	ea02 0204 	and.w	r2, r2, r4
 8004208:	460b      	mov	r3, r1
 800420a:	4614      	mov	r4, r2
 800420c:	0160      	lsls	r0, r4, #5
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	015b      	lsls	r3, r3, #5
 800421a:	60bb      	str	r3, [r7, #8]
 800421c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8004220:	1a5b      	subs	r3, r3, r1
 8004222:	eb64 0402 	sbc.w	r4, r4, r2
 8004226:	01a6      	lsls	r6, r4, #6
 8004228:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 800422c:	019d      	lsls	r5, r3, #6
 800422e:	1aed      	subs	r5, r5, r3
 8004230:	eb66 0604 	sbc.w	r6, r6, r4
 8004234:	00f3      	lsls	r3, r6, #3
 8004236:	607b      	str	r3, [r7, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 800423e:	607b      	str	r3, [r7, #4]
 8004240:	00eb      	lsls	r3, r5, #3
 8004242:	603b      	str	r3, [r7, #0]
 8004244:	e897 0060 	ldmia.w	r7, {r5, r6}
 8004248:	186d      	adds	r5, r5, r1
 800424a:	eb46 0602 	adc.w	r6, r6, r2
 800424e:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 8004252:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 8004256:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 800425a:	4655      	mov	r5, sl
 800425c:	465e      	mov	r6, fp
 800425e:	4628      	mov	r0, r5
 8004260:	4631      	mov	r1, r6
 8004262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004264:	f04f 0400 	mov.w	r4, #0
 8004268:	461a      	mov	r2, r3
 800426a:	4623      	mov	r3, r4
 800426c:	f7fb ffb2 	bl	80001d4 <__aeabi_uldivmod>
 8004270:	4603      	mov	r3, r0
 8004272:	460c      	mov	r4, r1
 8004274:	637b      	str	r3, [r7, #52]	; 0x34
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004276:	4b0b      	ldr	r3, [pc, #44]	; (80042a4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	0c1b      	lsrs	r3, r3, #16
 800427c:	f003 0303 	and.w	r3, r3, #3
 8004280:	3301      	adds	r3, #1
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	62bb      	str	r3, [r7, #40]	; 0x28

      sysclockfreq = pllvco/pllp;
 8004286:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800428a:	fbb2 f3f3 	udiv	r3, r2, r3
 800428e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004290:	e002      	b.n	8004298 <HAL_RCC_GetSysClockFreq+0x198>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004292:	4b05      	ldr	r3, [pc, #20]	; (80042a8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004294:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004296:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800429a:	4618      	mov	r0, r3
 800429c:	373c      	adds	r7, #60	; 0x3c
 800429e:	46bd      	mov	sp, r7
 80042a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042a4:	40023800 	.word	0x40023800
 80042a8:	00f42400 	.word	0x00f42400
 80042ac:	007a1200 	.word	0x007a1200

080042b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042b4:	4b03      	ldr	r3, [pc, #12]	; (80042c4 <HAL_RCC_GetHCLKFreq+0x14>)
 80042b6:	681b      	ldr	r3, [r3, #0]
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	46bd      	mov	sp, r7
 80042bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	20000000 	.word	0x20000000

080042c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042cc:	f7ff fff0 	bl	80042b0 <HAL_RCC_GetHCLKFreq>
 80042d0:	4601      	mov	r1, r0
 80042d2:	4b05      	ldr	r3, [pc, #20]	; (80042e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	0a9b      	lsrs	r3, r3, #10
 80042d8:	f003 0307 	and.w	r3, r3, #7
 80042dc:	4a03      	ldr	r2, [pc, #12]	; (80042ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80042de:	5cd3      	ldrb	r3, [r2, r3]
 80042e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40023800 	.word	0x40023800
 80042ec:	08007ba4 	.word	0x08007ba4

080042f0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042f8:	2300      	movs	r3, #0
 80042fa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80042fc:	2300      	movs	r3, #0
 80042fe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0301 	and.w	r3, r3, #1
 8004308:	2b00      	cmp	r3, #0
 800430a:	d105      	bne.n	8004318 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004314:	2b00      	cmp	r3, #0
 8004316:	d035      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004318:	4b67      	ldr	r3, [pc, #412]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800431a:	2200      	movs	r2, #0
 800431c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800431e:	f7fc fdaf 	bl	8000e80 <HAL_GetTick>
 8004322:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004324:	e008      	b.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004326:	f7fc fdab 	bl	8000e80 <HAL_GetTick>
 800432a:	4602      	mov	r2, r0
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	1ad3      	subs	r3, r2, r3
 8004330:	2b02      	cmp	r3, #2
 8004332:	d901      	bls.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e0ba      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004338:	4b60      	ldr	r3, [pc, #384]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d1f0      	bne.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004344:	495d      	ldr	r1, [pc, #372]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	019a      	lsls	r2, r3, #6
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	071b      	lsls	r3, r3, #28
 8004352:	4313      	orrs	r3, r2
 8004354:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004358:	4b57      	ldr	r3, [pc, #348]	; (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800435a:	2201      	movs	r2, #1
 800435c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800435e:	f7fc fd8f 	bl	8000e80 <HAL_GetTick>
 8004362:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004364:	e008      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004366:	f7fc fd8b 	bl	8000e80 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b02      	cmp	r3, #2
 8004372:	d901      	bls.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e09a      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004378:	4b50      	ldr	r3, [pc, #320]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0f0      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0302 	and.w	r3, r3, #2
 800438c:	2b00      	cmp	r3, #0
 800438e:	f000 8083 	beq.w	8004498 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004392:	2300      	movs	r3, #0
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	4a49      	ldr	r2, [pc, #292]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004398:	4b48      	ldr	r3, [pc, #288]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800439a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043a0:	6413      	str	r3, [r2, #64]	; 0x40
 80043a2:	4b46      	ldr	r3, [pc, #280]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043aa:	60fb      	str	r3, [r7, #12]
 80043ac:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80043ae:	4a44      	ldr	r2, [pc, #272]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043b0:	4b43      	ldr	r3, [pc, #268]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043b8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80043ba:	f7fc fd61 	bl	8000e80 <HAL_GetTick>
 80043be:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80043c0:	e008      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80043c2:	f7fc fd5d 	bl	8000e80 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d901      	bls.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80043d0:	2303      	movs	r3, #3
 80043d2:	e06c      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80043d4:	4b3a      	ldr	r3, [pc, #232]	; (80044c0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d0f0      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043e0:	4b36      	ldr	r3, [pc, #216]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80043e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043e8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d02f      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d028      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043fe:	4b2f      	ldr	r3, [pc, #188]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004402:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004406:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004408:	4b2e      	ldr	r3, [pc, #184]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800440a:	2201      	movs	r2, #1
 800440c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800440e:	4b2d      	ldr	r3, [pc, #180]	; (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004410:	2200      	movs	r2, #0
 8004412:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004414:	4a29      	ldr	r2, [pc, #164]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800441a:	4b28      	ldr	r3, [pc, #160]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800441c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b01      	cmp	r3, #1
 8004424:	d114      	bne.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004426:	f7fc fd2b 	bl	8000e80 <HAL_GetTick>
 800442a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800442c:	e00a      	b.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800442e:	f7fc fd27 	bl	8000e80 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	f241 3288 	movw	r2, #5000	; 0x1388
 800443c:	4293      	cmp	r3, r2
 800443e:	d901      	bls.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e034      	b.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004444:	4b1d      	ldr	r3, [pc, #116]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d0ee      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004458:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800445c:	d10d      	bne.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800445e:	4917      	ldr	r1, [pc, #92]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004460:	4b16      	ldr	r3, [pc, #88]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004470:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004474:	4313      	orrs	r3, r2
 8004476:	608b      	str	r3, [r1, #8]
 8004478:	e005      	b.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800447a:	4a10      	ldr	r2, [pc, #64]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800447c:	4b0f      	ldr	r3, [pc, #60]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004484:	6093      	str	r3, [r2, #8]
 8004486:	490d      	ldr	r1, [pc, #52]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004488:	4b0c      	ldr	r3, [pc, #48]	; (80044bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800448a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004494:	4313      	orrs	r3, r2
 8004496:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0308 	and.w	r3, r3, #8
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d003      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80044a4:	4a08      	ldr	r2, [pc, #32]	; (80044c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	7c1b      	ldrb	r3, [r3, #16]
 80044aa:	6013      	str	r3, [r2, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	42470068 	.word	0x42470068
 80044bc:	40023800 	.word	0x40023800
 80044c0:	40007000 	.word	0x40007000
 80044c4:	42470e40 	.word	0x42470e40
 80044c8:	424711e0 	.word	0x424711e0

080044cc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b087      	sub	sp, #28
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80044d4:	2300      	movs	r3, #0
 80044d6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80044d8:	2300      	movs	r3, #0
 80044da:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80044dc:	2300      	movs	r3, #0
 80044de:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80044e0:	2300      	movs	r3, #0
 80044e2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d13d      	bne.n	8004566 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80044ea:	4b22      	ldr	r3, [pc, #136]	; (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80044f2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d004      	beq.n	8004504 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d12f      	bne.n	800455e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80044fe:	4b1e      	ldr	r3, [pc, #120]	; (8004578 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004500:	617b      	str	r3, [r7, #20]
          break;
 8004502:	e02f      	b.n	8004564 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004504:	4b1b      	ldr	r3, [pc, #108]	; (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800450c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004510:	d108      	bne.n	8004524 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004512:	4b18      	ldr	r3, [pc, #96]	; (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800451a:	4a18      	ldr	r2, [pc, #96]	; (800457c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800451c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004520:	613b      	str	r3, [r7, #16]
 8004522:	e007      	b.n	8004534 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004524:	4b13      	ldr	r3, [pc, #76]	; (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800452c:	4a14      	ldr	r2, [pc, #80]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800452e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004532:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004534:	4b0f      	ldr	r3, [pc, #60]	; (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8004536:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800453a:	099b      	lsrs	r3, r3, #6
 800453c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004540:	693a      	ldr	r2, [r7, #16]
 8004542:	fb02 f303 	mul.w	r3, r2, r3
 8004546:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004548:	4b0a      	ldr	r3, [pc, #40]	; (8004574 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800454a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800454e:	0f1b      	lsrs	r3, r3, #28
 8004550:	f003 0307 	and.w	r3, r3, #7
 8004554:	68ba      	ldr	r2, [r7, #8]
 8004556:	fbb2 f3f3 	udiv	r3, r2, r3
 800455a:	617b      	str	r3, [r7, #20]
          break;
 800455c:	e002      	b.n	8004564 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800455e:	2300      	movs	r3, #0
 8004560:	617b      	str	r3, [r7, #20]
          break;
 8004562:	bf00      	nop
        }
      }
      break;
 8004564:	bf00      	nop
    }
  }
  return frequency;
 8004566:	697b      	ldr	r3, [r7, #20]
}
 8004568:	4618      	mov	r0, r3
 800456a:	371c      	adds	r7, #28
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr
 8004574:	40023800 	.word	0x40023800
 8004578:	00bb8000 	.word	0x00bb8000
 800457c:	007a1200 	.word	0x007a1200
 8004580:	00f42400 	.word	0x00f42400

08004584 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d101      	bne.n	8004596 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e055      	b.n	8004642 <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2200      	movs	r2, #0
 800459a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d106      	bne.n	80045b6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f7fc fb3d 	bl	8000c30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2202      	movs	r2, #2
 80045ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	687a      	ldr	r2, [r7, #4]
 80045c4:	6812      	ldr	r2, [r2, #0]
 80045c6:	6812      	ldr	r2, [r2, #0]
 80045c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045cc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	6851      	ldr	r1, [r2, #4]
 80045d6:	687a      	ldr	r2, [r7, #4]
 80045d8:	6892      	ldr	r2, [r2, #8]
 80045da:	4311      	orrs	r1, r2
 80045dc:	687a      	ldr	r2, [r7, #4]
 80045de:	68d2      	ldr	r2, [r2, #12]
 80045e0:	4311      	orrs	r1, r2
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	6912      	ldr	r2, [r2, #16]
 80045e6:	4311      	orrs	r1, r2
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	6952      	ldr	r2, [r2, #20]
 80045ec:	4311      	orrs	r1, r2
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	6992      	ldr	r2, [r2, #24]
 80045f2:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80045f6:	4311      	orrs	r1, r2
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	69d2      	ldr	r2, [r2, #28]
 80045fc:	4311      	orrs	r1, r2
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	6a12      	ldr	r2, [r2, #32]
 8004602:	4311      	orrs	r1, r2
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004608:	430a      	orrs	r2, r1
 800460a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	6992      	ldr	r2, [r2, #24]
 8004614:	0c12      	lsrs	r2, r2, #16
 8004616:	f002 0104 	and.w	r1, r2, #4
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800461e:	430a      	orrs	r2, r1
 8004620:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	6812      	ldr	r2, [r2, #0]
 800462a:	69d2      	ldr	r2, [r2, #28]
 800462c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004630:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	3708      	adds	r7, #8
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800464a:	b084      	sub	sp, #16
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	f107 001c 	add.w	r0, r7, #28
 8004658:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800465c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800465e:	2b01      	cmp	r3, #1
 8004660:	d122      	bne.n	80046a8 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004666:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68db      	ldr	r3, [r3, #12]
 8004672:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004676:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800468a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800468c:	2b01      	cmp	r3, #1
 800468e:	d105      	bne.n	800469c <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f000 f949 	bl	8004934 <USB_CoreReset>
 80046a2:	4603      	mov	r3, r0
 80046a4:	73fb      	strb	r3, [r7, #15]
 80046a6:	e01a      	b.n	80046de <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80046b4:	6878      	ldr	r0, [r7, #4]
 80046b6:	f000 f93d 	bl	8004934 <USB_CoreReset>
 80046ba:	4603      	mov	r3, r0
 80046bc:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80046be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d106      	bne.n	80046d2 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	639a      	str	r2, [r3, #56]	; 0x38
 80046d0:	e005      	b.n	80046de <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80046de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d10b      	bne.n	80046fc <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f043 0206 	orr.w	r2, r3, #6
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f043 0220 	orr.w	r2, r3, #32
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80046fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004708:	b004      	add	sp, #16
 800470a:	4770      	bx	lr

0800470c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f043 0201 	orr.w	r2, r3, #1
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004720:	2300      	movs	r3, #0
}
 8004722:	4618      	mov	r0, r3
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr

0800472e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800472e:	b480      	push	{r7}
 8004730:	b083      	sub	sp, #12
 8004732:	af00      	add	r7, sp, #0
 8004734:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f023 0201 	bic.w	r2, r3, #1
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr

08004750 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
 8004758:	460b      	mov	r3, r1
 800475a:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	68db      	ldr	r3, [r3, #12]
 8004760:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004768:	78fb      	ldrb	r3, [r7, #3]
 800476a:	2b01      	cmp	r3, #1
 800476c:	d106      	bne.n	800477c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	60da      	str	r2, [r3, #12]
 800477a:	e00b      	b.n	8004794 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800477c:	78fb      	ldrb	r3, [r7, #3]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d106      	bne.n	8004790 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	60da      	str	r2, [r3, #12]
 800478e:	e001      	b.n	8004794 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e003      	b.n	800479c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004794:	2032      	movs	r0, #50	; 0x32
 8004796:	f7fc fb7f 	bl	8000e98 <HAL_Delay>

  return HAL_OK;
 800479a:	2300      	movs	r3, #0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3708      	adds	r7, #8
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b085      	sub	sp, #20
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80047ae:	2300      	movs	r3, #0
 80047b0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	019b      	lsls	r3, r3, #6
 80047b6:	f043 0220 	orr.w	r2, r3, #32
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	3301      	adds	r3, #1
 80047c2:	60fb      	str	r3, [r7, #12]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	4a09      	ldr	r2, [pc, #36]	; (80047ec <USB_FlushTxFifo+0x48>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d901      	bls.n	80047d0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80047cc:	2303      	movs	r3, #3
 80047ce:	e006      	b.n	80047de <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	f003 0320 	and.w	r3, r3, #32
 80047d8:	2b20      	cmp	r3, #32
 80047da:	d0f0      	beq.n	80047be <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80047dc:	2300      	movs	r3, #0
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3714      	adds	r7, #20
 80047e2:	46bd      	mov	sp, r7
 80047e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop
 80047ec:	00030d40 	.word	0x00030d40

080047f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 80047f8:	2300      	movs	r3, #0
 80047fa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2210      	movs	r2, #16
 8004800:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	3301      	adds	r3, #1
 8004806:	60fb      	str	r3, [r7, #12]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	4a09      	ldr	r2, [pc, #36]	; (8004830 <USB_FlushRxFifo+0x40>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d901      	bls.n	8004814 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e006      	b.n	8004822 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	691b      	ldr	r3, [r3, #16]
 8004818:	f003 0310 	and.w	r3, r3, #16
 800481c:	2b10      	cmp	r3, #16
 800481e:	d0f0      	beq.n	8004802 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004820:	2300      	movs	r3, #0
}
 8004822:	4618      	mov	r0, r3
 8004824:	3714      	adds	r7, #20
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	00030d40 	.word	0x00030d40

08004834 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004834:	b480      	push	{r7}
 8004836:	b089      	sub	sp, #36	; 0x24
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	4611      	mov	r1, r2
 8004840:	461a      	mov	r2, r3
 8004842:	460b      	mov	r3, r1
 8004844:	71fb      	strb	r3, [r7, #7]
 8004846:	4613      	mov	r3, r2
 8004848:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800484e:	68bb      	ldr	r3, [r7, #8]
 8004850:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8004852:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004856:	2b00      	cmp	r3, #0
 8004858:	d11a      	bne.n	8004890 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800485a:	88bb      	ldrh	r3, [r7, #4]
 800485c:	3303      	adds	r3, #3
 800485e:	089b      	lsrs	r3, r3, #2
 8004860:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004862:	2300      	movs	r3, #0
 8004864:	61bb      	str	r3, [r7, #24]
 8004866:	e00f      	b.n	8004888 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004868:	79fb      	ldrb	r3, [r7, #7]
 800486a:	031a      	lsls	r2, r3, #12
 800486c:	697b      	ldr	r3, [r7, #20]
 800486e:	4413      	add	r3, r2
 8004870:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004874:	461a      	mov	r2, r3
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800487c:	69fb      	ldr	r3, [r7, #28]
 800487e:	3304      	adds	r3, #4
 8004880:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	3301      	adds	r3, #1
 8004886:	61bb      	str	r3, [r7, #24]
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	429a      	cmp	r2, r3
 800488e:	d3eb      	bcc.n	8004868 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004890:	2300      	movs	r3, #0
}
 8004892:	4618      	mov	r0, r3
 8004894:	3724      	adds	r7, #36	; 0x24
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr

0800489e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800489e:	b480      	push	{r7}
 80048a0:	b089      	sub	sp, #36	; 0x24
 80048a2:	af00      	add	r7, sp, #0
 80048a4:	60f8      	str	r0, [r7, #12]
 80048a6:	60b9      	str	r1, [r7, #8]
 80048a8:	4613      	mov	r3, r2
 80048aa:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80048b4:	88fb      	ldrh	r3, [r7, #6]
 80048b6:	3303      	adds	r3, #3
 80048b8:	089b      	lsrs	r3, r3, #2
 80048ba:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80048bc:	2300      	movs	r3, #0
 80048be:	61bb      	str	r3, [r7, #24]
 80048c0:	e00b      	b.n	80048da <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	601a      	str	r2, [r3, #0]
    pDest++;
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	3304      	adds	r3, #4
 80048d2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	3301      	adds	r3, #1
 80048d8:	61bb      	str	r3, [r7, #24]
 80048da:	69ba      	ldr	r2, [r7, #24]
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d3ef      	bcc.n	80048c2 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80048e2:	69fb      	ldr	r3, [r7, #28]
}
 80048e4:	4618      	mov	r0, r3
 80048e6:	3724      	adds	r7, #36	; 0x24
 80048e8:	46bd      	mov	sp, r7
 80048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ee:	4770      	bx	lr

080048f0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	695b      	ldr	r3, [r3, #20]
 80048fc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	4013      	ands	r3, r2
 8004906:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004908:	68fb      	ldr	r3, [r7, #12]
}
 800490a:	4618      	mov	r0, r3
 800490c:	3714      	adds	r7, #20
 800490e:	46bd      	mov	sp, r7
 8004910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004914:	4770      	bx	lr

08004916 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004916:	b480      	push	{r7}
 8004918:	b083      	sub	sp, #12
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	f003 0301 	and.w	r3, r3, #1
}
 8004926:	4618      	mov	r0, r3
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
	...

08004934 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800493c:	2300      	movs	r3, #0
 800493e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	3301      	adds	r3, #1
 8004944:	60fb      	str	r3, [r7, #12]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	4a13      	ldr	r2, [pc, #76]	; (8004998 <USB_CoreReset+0x64>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d901      	bls.n	8004952 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e01b      	b.n	800498a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	2b00      	cmp	r3, #0
 8004958:	daf2      	bge.n	8004940 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800495a:	2300      	movs	r3, #0
 800495c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	f043 0201 	orr.w	r2, r3, #1
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	3301      	adds	r3, #1
 800496e:	60fb      	str	r3, [r7, #12]
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	4a09      	ldr	r2, [pc, #36]	; (8004998 <USB_CoreReset+0x64>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d901      	bls.n	800497c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004978:	2303      	movs	r3, #3
 800497a:	e006      	b.n	800498a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	691b      	ldr	r3, [r3, #16]
 8004980:	f003 0301 	and.w	r3, r3, #1
 8004984:	2b01      	cmp	r3, #1
 8004986:	d0f0      	beq.n	800496a <USB_CoreReset+0x36>

  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3714      	adds	r7, #20
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	00030d40 	.word	0x00030d40

0800499c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800499c:	b084      	sub	sp, #16
 800499e:	b580      	push	{r7, lr}
 80049a0:	b084      	sub	sp, #16
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
 80049a6:	f107 001c 	add.w	r0, r7, #28
 80049aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80049b8:	461a      	mov	r2, r3
 80049ba:	2300      	movs	r3, #0
 80049bc:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ce:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049da:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d01a      	beq.n	8004a24 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80049ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d10b      	bne.n	8004a0c <USB_HostInit+0x70>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049fa:	461a      	mov	r2, r3
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f043 0304 	orr.w	r3, r3, #4
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	e016      	b.n	8004a3a <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a12:	461a      	mov	r2, r3
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f023 0304 	bic.w	r3, r3, #4
 8004a20:	6013      	str	r3, [r2, #0]
 8004a22:	e00a      	b.n	8004a3a <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f023 0304 	bic.w	r3, r3, #4
 8004a38:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8004a3a:	2110      	movs	r1, #16
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f7ff feb1 	bl	80047a4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f7ff fed4 	bl	80047f0 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004a48:	2300      	movs	r3, #0
 8004a4a:	60fb      	str	r3, [r7, #12]
 8004a4c:	e015      	b.n	8004a7a <USB_HostInit+0xde>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	015a      	lsls	r2, r3, #5
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	4413      	add	r3, r2
 8004a56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a5a:	461a      	mov	r2, r3
 8004a5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a60:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	015a      	lsls	r2, r3, #5
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	4413      	add	r3, r2
 8004a6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a6e:	461a      	mov	r2, r3
 8004a70:	2300      	movs	r3, #0
 8004a72:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	3301      	adds	r3, #1
 8004a78:	60fb      	str	r3, [r7, #12]
 8004a7a:	6a3a      	ldr	r2, [r7, #32]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d8e5      	bhi.n	8004a4e <USB_HostInit+0xb2>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 8004a82:	2101      	movs	r1, #1
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f8af 	bl	8004be8 <USB_DriveVbus>

  HAL_Delay(200U);
 8004a8a:	20c8      	movs	r0, #200	; 0xc8
 8004a8c:	f7fc fa04 	bl	8000e98 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2200      	movs	r2, #0
 8004a94:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004a9c:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00b      	beq.n	8004ac2 <USB_HostInit+0x126>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ab0:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a13      	ldr	r2, [pc, #76]	; (8004b04 <USB_HostInit+0x168>)
 8004ab6:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a13      	ldr	r2, [pc, #76]	; (8004b08 <USB_HostInit+0x16c>)
 8004abc:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004ac0:	e009      	b.n	8004ad6 <USB_HostInit+0x13a>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2280      	movs	r2, #128	; 0x80
 8004ac6:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a10      	ldr	r2, [pc, #64]	; (8004b0c <USB_HostInit+0x170>)
 8004acc:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a0f      	ldr	r2, [pc, #60]	; (8004b10 <USB_HostInit+0x174>)
 8004ad2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d105      	bne.n	8004ae8 <USB_HostInit+0x14c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	f043 0210 	orr.w	r2, r3, #16
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	699a      	ldr	r2, [r3, #24]
 8004aec:	4b09      	ldr	r3, [pc, #36]	; (8004b14 <USB_HostInit+0x178>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004b00:	b004      	add	sp, #16
 8004b02:	4770      	bx	lr
 8004b04:	01000200 	.word	0x01000200
 8004b08:	00e00300 	.word	0x00e00300
 8004b0c:	00600080 	.word	0x00600080
 8004b10:	004000e0 	.word	0x004000e0
 8004b14:	a3200008 	.word	0xa3200008

08004b18 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	460b      	mov	r3, r1
 8004b22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b2e:	461a      	mov	r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f023 0303 	bic.w	r3, r3, #3
 8004b3c:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b44:	4619      	mov	r1, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	78fb      	ldrb	r3, [r7, #3]
 8004b50:	f003 0303 	and.w	r3, r3, #3
 8004b54:	4313      	orrs	r3, r2
 8004b56:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004b58:	78fb      	ldrb	r3, [r7, #3]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d107      	bne.n	8004b6e <USB_InitFSLSPClkSel+0x56>
  {
    USBx_HOST->HFIR = 48000U;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b64:	461a      	mov	r2, r3
 8004b66:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004b6a:	6053      	str	r3, [r2, #4]
 8004b6c:	e009      	b.n	8004b82 <USB_InitFSLSPClkSel+0x6a>
  }
  else if (freq == HCFG_6_MHZ)
 8004b6e:	78fb      	ldrb	r3, [r7, #3]
 8004b70:	2b02      	cmp	r3, #2
 8004b72:	d106      	bne.n	8004b82 <USB_InitFSLSPClkSel+0x6a>
  {
    USBx_HOST->HFIR = 6000U;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	f241 7370 	movw	r3, #6000	; 0x1770
 8004b80:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3714      	adds	r7, #20
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8e:	4770      	bx	lr

08004b90 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b084      	sub	sp, #16
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004bb0:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004bb8:	461a      	mov	r2, r3
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bc0:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004bc2:	2064      	movs	r0, #100	; 0x64
 8004bc4:	f7fc f968 	bl	8000e98 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004bce:	461a      	mov	r2, r3
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bd6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004bd8:	200a      	movs	r0, #10
 8004bda:	f7fc f95d 	bl	8000e98 <HAL_Delay>

  return HAL_OK;
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	3710      	adds	r7, #16
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b085      	sub	sp, #20
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004c0c:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d10a      	bne.n	8004c2e <USB_DriveVbus+0x46>
 8004c18:	78fb      	ldrb	r3, [r7, #3]
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d107      	bne.n	8004c2e <USB_DriveVbus+0x46>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004c24:	461a      	mov	r2, r3
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c2c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c38:	d10a      	bne.n	8004c50 <USB_DriveVbus+0x68>
 8004c3a:	78fb      	ldrb	r3, [r7, #3]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d107      	bne.n	8004c50 <USB_DriveVbus+0x68>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004c46:	461a      	mov	r2, r3
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c4e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3714      	adds	r7, #20
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b085      	sub	sp, #20
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	0c5b      	lsrs	r3, r3, #17
 8004c7c:	f003 0303 	and.w	r3, r3, #3
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3714      	adds	r7, #20
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b085      	sub	sp, #20
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	b29b      	uxth	r3, r3
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
	...

08004cb0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b087      	sub	sp, #28
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	4608      	mov	r0, r1
 8004cba:	4611      	mov	r1, r2
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	70fb      	strb	r3, [r7, #3]
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	70bb      	strb	r3, [r7, #2]
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004cd2:	78fb      	ldrb	r3, [r7, #3]
 8004cd4:	015a      	lsls	r2, r3, #5
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	4413      	add	r3, r2
 8004cda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004cde:	461a      	mov	r2, r3
 8004ce0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ce4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004ce6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004cea:	2b03      	cmp	r3, #3
 8004cec:	f200 8084 	bhi.w	8004df8 <USB_HC_Init+0x148>
 8004cf0:	a201      	add	r2, pc, #4	; (adr r2, 8004cf8 <USB_HC_Init+0x48>)
 8004cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf6:	bf00      	nop
 8004cf8:	08004d09 	.word	0x08004d09
 8004cfc:	08004db9 	.word	0x08004db9
 8004d00:	08004d09 	.word	0x08004d09
 8004d04:	08004d79 	.word	0x08004d79
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004d08:	78fb      	ldrb	r3, [r7, #3]
 8004d0a:	015a      	lsls	r2, r3, #5
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	4413      	add	r3, r2
 8004d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d14:	461a      	mov	r2, r3
 8004d16:	f240 439d 	movw	r3, #1181	; 0x49d
 8004d1a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004d1c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	da11      	bge.n	8004d48 <USB_HC_Init+0x98>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004d24:	78fb      	ldrb	r3, [r7, #3]
 8004d26:	015a      	lsls	r2, r3, #5
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d30:	4619      	mov	r1, r3
 8004d32:	78fb      	ldrb	r3, [r7, #3]
 8004d34:	015a      	lsls	r2, r3, #5
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	4413      	add	r3, r2
 8004d3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d44:	60cb      	str	r3, [r1, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 8004d46:	e05a      	b.n	8004dfe <USB_HC_Init+0x14e>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d054      	beq.n	8004dfe <USB_HC_Init+0x14e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8004d54:	78fb      	ldrb	r3, [r7, #3]
 8004d56:	015a      	lsls	r2, r3, #5
 8004d58:	68bb      	ldr	r3, [r7, #8]
 8004d5a:	4413      	add	r3, r2
 8004d5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d60:	4619      	mov	r1, r3
 8004d62:	78fb      	ldrb	r3, [r7, #3]
 8004d64:	015a      	lsls	r2, r3, #5
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	4413      	add	r3, r2
 8004d6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004d74:	60cb      	str	r3, [r1, #12]
      break;
 8004d76:	e042      	b.n	8004dfe <USB_HC_Init+0x14e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004d78:	78fb      	ldrb	r3, [r7, #3]
 8004d7a:	015a      	lsls	r2, r3, #5
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	4413      	add	r3, r2
 8004d80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d84:	461a      	mov	r2, r3
 8004d86:	f240 639d 	movw	r3, #1693	; 0x69d
 8004d8a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004d8c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	da36      	bge.n	8004e02 <USB_HC_Init+0x152>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004d94:	78fb      	ldrb	r3, [r7, #3]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004da0:	4619      	mov	r1, r3
 8004da2:	78fb      	ldrb	r3, [r7, #3]
 8004da4:	015a      	lsls	r2, r3, #5
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	4413      	add	r3, r2
 8004daa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004db4:	60cb      	str	r3, [r1, #12]
      }

      break;
 8004db6:	e024      	b.n	8004e02 <USB_HC_Init+0x152>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004db8:	78fb      	ldrb	r3, [r7, #3]
 8004dba:	015a      	lsls	r2, r3, #5
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dc4:	461a      	mov	r2, r3
 8004dc6:	f240 2325 	movw	r3, #549	; 0x225
 8004dca:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004dcc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	da18      	bge.n	8004e06 <USB_HC_Init+0x156>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004dd4:	78fb      	ldrb	r3, [r7, #3]
 8004dd6:	015a      	lsls	r2, r3, #5
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	4413      	add	r3, r2
 8004ddc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004de0:	4619      	mov	r1, r3
 8004de2:	78fb      	ldrb	r3, [r7, #3]
 8004de4:	015a      	lsls	r2, r3, #5
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	4413      	add	r3, r2
 8004dea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004df4:	60cb      	str	r3, [r1, #12]
      }
      break;
 8004df6:	e006      	b.n	8004e06 <USB_HC_Init+0x156>

    default:
      ret = HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	75fb      	strb	r3, [r7, #23]
      break;
 8004dfc:	e004      	b.n	8004e08 <USB_HC_Init+0x158>
      break;
 8004dfe:	bf00      	nop
 8004e00:	e002      	b.n	8004e08 <USB_HC_Init+0x158>
      break;
 8004e02:	bf00      	nop
 8004e04:	e000      	b.n	8004e08 <USB_HC_Init+0x158>
      break;
 8004e06:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e0e:	4618      	mov	r0, r3
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e16:	699a      	ldr	r2, [r3, #24]
 8004e18:	78fb      	ldrb	r3, [r7, #3]
 8004e1a:	f003 030f 	and.w	r3, r3, #15
 8004e1e:	2101      	movs	r1, #1
 8004e20:	fa01 f303 	lsl.w	r3, r1, r3
 8004e24:	4313      	orrs	r3, r2
 8004e26:	6183      	str	r3, [r0, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004e34:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	da03      	bge.n	8004e44 <USB_HC_Init+0x194>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004e3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e40:	613b      	str	r3, [r7, #16]
 8004e42:	e001      	b.n	8004e48 <USB_HC_Init+0x198>
  }
  else
  {
    HCcharEpDir = 0U;
 8004e44:	2300      	movs	r3, #0
 8004e46:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 8004e48:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004e4c:	2b02      	cmp	r3, #2
 8004e4e:	d103      	bne.n	8004e58 <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004e50:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004e54:	60fb      	str	r3, [r7, #12]
 8004e56:	e001      	b.n	8004e5c <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e5c:	78fb      	ldrb	r3, [r7, #3]
 8004e5e:	015a      	lsls	r2, r3, #5
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	4413      	add	r3, r2
 8004e64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e68:	4619      	mov	r1, r3
 8004e6a:	787b      	ldrb	r3, [r7, #1]
 8004e6c:	059b      	lsls	r3, r3, #22
 8004e6e:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004e72:	78bb      	ldrb	r3, [r7, #2]
 8004e74:	02db      	lsls	r3, r3, #11
 8004e76:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e7a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004e7c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004e80:	049b      	lsls	r3, r3, #18
 8004e82:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004e86:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e88:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004e8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004e8e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	431a      	orrs	r2, r3
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004e98:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 8004e9a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004e9e:	2b03      	cmp	r3, #3
 8004ea0:	d110      	bne.n	8004ec4 <USB_HC_Init+0x214>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 8004ea2:	78fb      	ldrb	r3, [r7, #3]
 8004ea4:	015a      	lsls	r2, r3, #5
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004eae:	4619      	mov	r1, r3
 8004eb0:	78fb      	ldrb	r3, [r7, #3]
 8004eb2:	015a      	lsls	r2, r3, #5
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	4413      	add	r3, r2
 8004eb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004ec2:	600b      	str	r3, [r1, #0]
  }

  return ret;
 8004ec4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	371c      	adds	r7, #28
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop

08004ed4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b08c      	sub	sp, #48	; 0x30
 8004ed8:	af02      	add	r7, sp, #8
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	4613      	mov	r3, r2
 8004ee0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	785b      	ldrb	r3, [r3, #1]
 8004eea:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004eec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ef0:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d029      	beq.n	8004f52 <USB_HC_StartXfer+0x7e>
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	791b      	ldrb	r3, [r3, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d125      	bne.n	8004f52 <USB_HC_StartXfer+0x7e>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 8004f06:	79fb      	ldrb	r3, [r7, #7]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d10b      	bne.n	8004f24 <USB_HC_StartXfer+0x50>
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	795b      	ldrb	r3, [r3, #5]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d107      	bne.n	8004f24 <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	785b      	ldrb	r3, [r3, #1]
 8004f18:	4619      	mov	r1, r3
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f000 fa3e 	bl	800539c <USB_DoPing>
      return HAL_OK;
 8004f20:	2300      	movs	r3, #0
 8004f22:	e118      	b.n	8005156 <USB_HC_StartXfer+0x282>
    }
    else if (dma == 1U)
 8004f24:	79fb      	ldrb	r3, [r7, #7]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d113      	bne.n	8004f52 <USB_HC_StartXfer+0x7e>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	015a      	lsls	r2, r3, #5
 8004f2e:	6a3b      	ldr	r3, [r7, #32]
 8004f30:	4413      	add	r3, r2
 8004f32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f36:	4619      	mov	r1, r3
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	015a      	lsls	r2, r3, #5
 8004f3c:	6a3b      	ldr	r3, [r7, #32]
 8004f3e:	4413      	add	r3, r2
 8004f40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8004f4a:	60cb      	str	r3, [r1, #12]
      hc->do_ping = 0U;
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	691b      	ldr	r3, [r3, #16]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d018      	beq.n	8004f8c <USB_HC_StartXfer+0xb8>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	68ba      	ldr	r2, [r7, #8]
 8004f60:	8912      	ldrh	r2, [r2, #8]
 8004f62:	4413      	add	r3, r2
 8004f64:	3b01      	subs	r3, #1
 8004f66:	68ba      	ldr	r2, [r7, #8]
 8004f68:	8912      	ldrh	r2, [r2, #8]
 8004f6a:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f6e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8004f70:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004f72:	8b7b      	ldrh	r3, [r7, #26]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d90b      	bls.n	8004f90 <USB_HC_StartXfer+0xbc>
    {
      num_packets = max_hc_pkt_count;
 8004f78:	8b7b      	ldrh	r3, [r7, #26]
 8004f7a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8004f7c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f7e:	68ba      	ldr	r2, [r7, #8]
 8004f80:	8912      	ldrh	r2, [r2, #8]
 8004f82:	fb02 f203 	mul.w	r2, r2, r3
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	611a      	str	r2, [r3, #16]
 8004f8a:	e001      	b.n	8004f90 <USB_HC_StartXfer+0xbc>
    }
  }
  else
  {
    num_packets = 1U;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	78db      	ldrb	r3, [r3, #3]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d006      	beq.n	8004fa6 <USB_HC_StartXfer+0xd2>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 8004f98:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	8912      	ldrh	r2, [r2, #8]
 8004f9e:	fb02 f203 	mul.w	r2, r2, r3
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	015a      	lsls	r2, r3, #5
 8004faa:	6a3b      	ldr	r3, [r7, #32]
 8004fac:	4413      	add	r3, r2
 8004fae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	691b      	ldr	r3, [r3, #16]
 8004fb8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004fbc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004fbe:	04d9      	lsls	r1, r3, #19
 8004fc0:	4b67      	ldr	r3, [pc, #412]	; (8005160 <USB_HC_StartXfer+0x28c>)
 8004fc2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004fc4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	7a9b      	ldrb	r3, [r3, #10]
 8004fca:	075b      	lsls	r3, r3, #29
 8004fcc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004fd0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 8004fd2:	6103      	str	r3, [r0, #16]

  if (dma != 0U)
 8004fd4:	79fb      	ldrb	r3, [r7, #7]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d009      	beq.n	8004fee <USB_HC_StartXfer+0x11a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	015a      	lsls	r2, r3, #5
 8004fde:	6a3b      	ldr	r3, [r7, #32]
 8004fe0:	4413      	add	r3, r2
 8004fe2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	6153      	str	r3, [r2, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004fee:	6a3b      	ldr	r3, [r7, #32]
 8004ff0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f003 0301 	and.w	r3, r3, #1
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	bf0c      	ite	eq
 8004ffe:	2301      	moveq	r3, #1
 8005000:	2300      	movne	r3, #0
 8005002:	b2db      	uxtb	r3, r3
 8005004:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	015a      	lsls	r2, r3, #5
 800500a:	6a3b      	ldr	r3, [r7, #32]
 800500c:	4413      	add	r3, r2
 800500e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005012:	4619      	mov	r1, r3
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	015a      	lsls	r2, r3, #5
 8005018:	6a3b      	ldr	r3, [r7, #32]
 800501a:	4413      	add	r3, r2
 800501c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005026:	600b      	str	r3, [r1, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	015a      	lsls	r2, r3, #5
 800502c:	6a3b      	ldr	r3, [r7, #32]
 800502e:	4413      	add	r3, r2
 8005030:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005034:	4619      	mov	r1, r3
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	015a      	lsls	r2, r3, #5
 800503a:	6a3b      	ldr	r3, [r7, #32]
 800503c:	4413      	add	r3, r2
 800503e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	7e7b      	ldrb	r3, [r7, #25]
 8005046:	075b      	lsls	r3, r3, #29
 8005048:	4313      	orrs	r3, r2
 800504a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	015a      	lsls	r2, r3, #5
 8005050:	6a3b      	ldr	r3, [r7, #32]
 8005052:	4413      	add	r3, r2
 8005054:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a42      	ldr	r2, [pc, #264]	; (8005164 <USB_HC_StartXfer+0x290>)
 800505c:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800505e:	4b41      	ldr	r3, [pc, #260]	; (8005164 <USB_HC_StartXfer+0x290>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005066:	4a3f      	ldr	r2, [pc, #252]	; (8005164 <USB_HC_StartXfer+0x290>)
 8005068:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	78db      	ldrb	r3, [r3, #3]
 800506e:	2b00      	cmp	r3, #0
 8005070:	d006      	beq.n	8005080 <USB_HC_StartXfer+0x1ac>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005072:	4b3c      	ldr	r3, [pc, #240]	; (8005164 <USB_HC_StartXfer+0x290>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800507a:	4a3a      	ldr	r2, [pc, #232]	; (8005164 <USB_HC_StartXfer+0x290>)
 800507c:	6013      	str	r3, [r2, #0]
 800507e:	e005      	b.n	800508c <USB_HC_StartXfer+0x1b8>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005080:	4b38      	ldr	r3, [pc, #224]	; (8005164 <USB_HC_StartXfer+0x290>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005088:	4a36      	ldr	r2, [pc, #216]	; (8005164 <USB_HC_StartXfer+0x290>)
 800508a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800508c:	4b35      	ldr	r3, [pc, #212]	; (8005164 <USB_HC_StartXfer+0x290>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005094:	4a33      	ldr	r2, [pc, #204]	; (8005164 <USB_HC_StartXfer+0x290>)
 8005096:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	015a      	lsls	r2, r3, #5
 800509c:	6a3b      	ldr	r3, [r7, #32]
 800509e:	4413      	add	r3, r2
 80050a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050a4:	461a      	mov	r2, r3
 80050a6:	4b2f      	ldr	r3, [pc, #188]	; (8005164 <USB_HC_StartXfer+0x290>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80050ac:	79fb      	ldrb	r3, [r7, #7]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <USB_HC_StartXfer+0x1e2>
  {
    return HAL_OK;
 80050b2:	2300      	movs	r3, #0
 80050b4:	e04f      	b.n	8005156 <USB_HC_StartXfer+0x282>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	78db      	ldrb	r3, [r3, #3]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d14a      	bne.n	8005154 <USB_HC_StartXfer+0x280>
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d046      	beq.n	8005154 <USB_HC_StartXfer+0x280>
  {
    switch (hc->ep_type)
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	79db      	ldrb	r3, [r3, #7]
 80050ca:	2b03      	cmp	r3, #3
 80050cc:	d830      	bhi.n	8005130 <USB_HC_StartXfer+0x25c>
 80050ce:	a201      	add	r2, pc, #4	; (adr r2, 80050d4 <USB_HC_StartXfer+0x200>)
 80050d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050d4:	080050e5 	.word	0x080050e5
 80050d8:	08005109 	.word	0x08005109
 80050dc:	080050e5 	.word	0x080050e5
 80050e0:	08005109 	.word	0x08005109
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	691b      	ldr	r3, [r3, #16]
 80050e8:	3303      	adds	r3, #3
 80050ea:	089b      	lsrs	r3, r3, #2
 80050ec:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80050ee:	8afa      	ldrh	r2, [r7, #22]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d91c      	bls.n	8005134 <USB_HC_StartXfer+0x260>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	699b      	ldr	r3, [r3, #24]
 80050fe:	f043 0220 	orr.w	r2, r3, #32
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	619a      	str	r2, [r3, #24]
        }
        break;
 8005106:	e015      	b.n	8005134 <USB_HC_StartXfer+0x260>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	691b      	ldr	r3, [r3, #16]
 800510c:	3303      	adds	r3, #3
 800510e:	089b      	lsrs	r3, r3, #2
 8005110:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005112:	8afa      	ldrh	r2, [r7, #22]
 8005114:	6a3b      	ldr	r3, [r7, #32]
 8005116:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	b29b      	uxth	r3, r3
 800511e:	429a      	cmp	r2, r3
 8005120:	d90a      	bls.n	8005138 <USB_HC_StartXfer+0x264>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	619a      	str	r2, [r3, #24]
        }
        break;
 800512e:	e003      	b.n	8005138 <USB_HC_StartXfer+0x264>

      default:
        break;
 8005130:	bf00      	nop
 8005132:	e002      	b.n	800513a <USB_HC_StartXfer+0x266>
        break;
 8005134:	bf00      	nop
 8005136:	e000      	b.n	800513a <USB_HC_StartXfer+0x266>
        break;
 8005138:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	68d9      	ldr	r1, [r3, #12]
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	785a      	ldrb	r2, [r3, #1]
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	691b      	ldr	r3, [r3, #16]
 8005146:	b298      	uxth	r0, r3
 8005148:	2300      	movs	r3, #0
 800514a:	9300      	str	r3, [sp, #0]
 800514c:	4603      	mov	r3, r0
 800514e:	68f8      	ldr	r0, [r7, #12]
 8005150:	f7ff fb70 	bl	8004834 <USB_WritePacket>
  }

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3728      	adds	r7, #40	; 0x28
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	1ff80000 	.word	0x1ff80000
 8005164:	200000b0 	.word	0x200000b0

08005168 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005168:	b480      	push	{r7}
 800516a:	b085      	sub	sp, #20
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800517a:	695b      	ldr	r3, [r3, #20]
 800517c:	b29b      	uxth	r3, r3
}
 800517e:	4618      	mov	r0, r3
 8005180:	3714      	adds	r7, #20
 8005182:	46bd      	mov	sp, r7
 8005184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005188:	4770      	bx	lr

0800518a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800518a:	b480      	push	{r7}
 800518c:	b087      	sub	sp, #28
 800518e:	af00      	add	r7, sp, #0
 8005190:	6078      	str	r0, [r7, #4]
 8005192:	460b      	mov	r3, r1
 8005194:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800519a:	78fb      	ldrb	r3, [r7, #3]
 800519c:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800519e:	2300      	movs	r3, #0
 80051a0:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	015a      	lsls	r2, r3, #5
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	4413      	add	r3, r2
 80051aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	0c9b      	lsrs	r3, r3, #18
 80051b2:	f003 0303 	and.w	r3, r3, #3
 80051b6:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d002      	beq.n	80051c4 <USB_HC_Halt+0x3a>
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	2b02      	cmp	r3, #2
 80051c2:	d171      	bne.n	80052a8 <USB_HC_Halt+0x11e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	015a      	lsls	r2, r3, #5
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	4413      	add	r3, r2
 80051cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051d0:	4619      	mov	r1, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	015a      	lsls	r2, r3, #5
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	4413      	add	r3, r2
 80051da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051e4:	600b      	str	r3, [r1, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ea:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d146      	bne.n	8005280 <USB_HC_Halt+0xf6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	015a      	lsls	r2, r3, #5
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	4413      	add	r3, r2
 80051fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051fe:	4619      	mov	r1, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	015a      	lsls	r2, r3, #5
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	4413      	add	r3, r2
 8005208:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005212:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	015a      	lsls	r2, r3, #5
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	4413      	add	r3, r2
 800521c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005220:	4619      	mov	r1, r3
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	015a      	lsls	r2, r3, #5
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	4413      	add	r3, r2
 800522a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005234:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	015a      	lsls	r2, r3, #5
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	4413      	add	r3, r2
 800523e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005242:	4619      	mov	r1, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	015a      	lsls	r2, r3, #5
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	4413      	add	r3, r2
 800524c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005256:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	3301      	adds	r3, #1
 800525c:	617b      	str	r3, [r7, #20]
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005264:	d81e      	bhi.n	80052a4 <USB_HC_Halt+0x11a>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	015a      	lsls	r2, r3, #5
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	4413      	add	r3, r2
 800526e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005278:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800527c:	d0ec      	beq.n	8005258 <USB_HC_Halt+0xce>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800527e:	e086      	b.n	800538e <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	015a      	lsls	r2, r3, #5
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	4413      	add	r3, r2
 8005288:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800528c:	4619      	mov	r1, r3
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	015a      	lsls	r2, r3, #5
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	4413      	add	r3, r2
 8005296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80052a0:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80052a2:	e074      	b.n	800538e <USB_HC_Halt+0x204>
          break;
 80052a4:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80052a6:	e072      	b.n	800538e <USB_HC_Halt+0x204>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	015a      	lsls	r2, r3, #5
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	4413      	add	r3, r2
 80052b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052b4:	4619      	mov	r1, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	015a      	lsls	r2, r3, #5
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	4413      	add	r3, r2
 80052be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052c8:	600b      	str	r3, [r1, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d146      	bne.n	8005368 <USB_HC_Halt+0x1de>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	015a      	lsls	r2, r3, #5
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	4413      	add	r3, r2
 80052e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052e6:	4619      	mov	r1, r3
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	015a      	lsls	r2, r3, #5
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	4413      	add	r3, r2
 80052f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80052fa:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	015a      	lsls	r2, r3, #5
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	4413      	add	r3, r2
 8005304:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005308:	4619      	mov	r1, r3
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	015a      	lsls	r2, r3, #5
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	4413      	add	r3, r2
 8005312:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800531c:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	015a      	lsls	r2, r3, #5
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	4413      	add	r3, r2
 8005326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800532a:	4619      	mov	r1, r3
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	015a      	lsls	r2, r3, #5
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	4413      	add	r3, r2
 8005334:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800533e:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	3301      	adds	r3, #1
 8005344:	617b      	str	r3, [r7, #20]
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800534c:	d81e      	bhi.n	800538c <USB_HC_Halt+0x202>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	015a      	lsls	r2, r3, #5
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	4413      	add	r3, r2
 8005356:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005360:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005364:	d0ec      	beq.n	8005340 <USB_HC_Halt+0x1b6>
 8005366:	e012      	b.n	800538e <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	015a      	lsls	r2, r3, #5
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	4413      	add	r3, r2
 8005370:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005374:	4619      	mov	r1, r3
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	015a      	lsls	r2, r3, #5
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	4413      	add	r3, r2
 800537e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005388:	600b      	str	r3, [r1, #0]
 800538a:	e000      	b.n	800538e <USB_HC_Halt+0x204>
          break;
 800538c:	bf00      	nop
    }
  }

  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	371c      	adds	r7, #28
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800539c:	b480      	push	{r7}
 800539e:	b087      	sub	sp, #28
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
 80053a4:	460b      	mov	r3, r1
 80053a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80053ac:	78fb      	ldrb	r3, [r7, #3]
 80053ae:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80053b0:	2301      	movs	r3, #1
 80053b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	015a      	lsls	r2, r3, #5
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	4413      	add	r3, r2
 80053bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053c0:	4619      	mov	r1, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	04da      	lsls	r2, r3, #19
 80053c6:	4b12      	ldr	r3, [pc, #72]	; (8005410 <USB_DoPing+0x74>)
 80053c8:	4013      	ands	r3, r2
 80053ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053ce:	610b      	str	r3, [r1, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	015a      	lsls	r2, r3, #5
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	4413      	add	r3, r2
 80053d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80053e6:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053ee:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	015a      	lsls	r2, r3, #5
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	4413      	add	r3, r2
 80053f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053fc:	461a      	mov	r2, r3
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005402:	2300      	movs	r3, #0
}
 8005404:	4618      	mov	r0, r3
 8005406:	371c      	adds	r7, #28
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr
 8005410:	1ff80000 	.word	0x1ff80000

08005414 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b086      	sub	sp, #24
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8005420:	2300      	movs	r3, #0
 8005422:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f7ff f982 	bl	800472e <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800542a:	2110      	movs	r1, #16
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f7ff f9b9 	bl	80047a4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f7ff f9dc 	bl	80047f0 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005438:	2300      	movs	r3, #0
 800543a:	613b      	str	r3, [r7, #16]
 800543c:	e01f      	b.n	800547e <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800543e:	693b      	ldr	r3, [r7, #16]
 8005440:	015a      	lsls	r2, r3, #5
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	4413      	add	r3, r2
 8005446:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005454:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800545c:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005464:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	015a      	lsls	r2, r3, #5
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	4413      	add	r3, r2
 800546e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005472:	461a      	mov	r2, r3
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	3301      	adds	r3, #1
 800547c:	613b      	str	r3, [r7, #16]
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	2b0f      	cmp	r3, #15
 8005482:	d9dc      	bls.n	800543e <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005484:	2300      	movs	r3, #0
 8005486:	613b      	str	r3, [r7, #16]
 8005488:	e034      	b.n	80054f4 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	015a      	lsls	r2, r3, #5
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	4413      	add	r3, r2
 8005492:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80054a0:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80054a8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80054b0:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	015a      	lsls	r2, r3, #5
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	4413      	add	r3, r2
 80054ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054be:	461a      	mov	r2, r3
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	3301      	adds	r3, #1
 80054c8:	617b      	str	r3, [r7, #20]
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054d0:	d80c      	bhi.n	80054ec <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80054e4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80054e8:	d0ec      	beq.n	80054c4 <USB_StopHost+0xb0>
 80054ea:	e000      	b.n	80054ee <USB_StopHost+0xda>
        break;
 80054ec:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	3301      	adds	r3, #1
 80054f2:	613b      	str	r3, [r7, #16]
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	2b0f      	cmp	r3, #15
 80054f8:	d9c7      	bls.n	800548a <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005500:	461a      	mov	r2, r3
 8005502:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005506:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800550e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7ff f8fb 	bl	800470c <USB_EnableGlobalInt>

  return HAL_OK;
 8005516:	2300      	movs	r3, #0
}
 8005518:	4618      	mov	r0, r3
 800551a:	3718      	adds	r7, #24
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}

08005520 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005520:	b590      	push	{r4, r7, lr}
 8005522:	b089      	sub	sp, #36	; 0x24
 8005524:	af04      	add	r7, sp, #16
 8005526:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005528:	2301      	movs	r3, #1
 800552a:	2202      	movs	r2, #2
 800552c:	2102      	movs	r1, #2
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 fc68 	bl	8005e04 <USBH_FindInterface>
 8005534:	4603      	mov	r3, r0
 8005536:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005538:	7bfb      	ldrb	r3, [r7, #15]
 800553a:	2bff      	cmp	r3, #255	; 0xff
 800553c:	d002      	beq.n	8005544 <USBH_CDC_InterfaceInit+0x24>
 800553e:	7bfb      	ldrb	r3, [r7, #15]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d901      	bls.n	8005548 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005544:	2302      	movs	r3, #2
 8005546:	e13d      	b.n	80057c4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005548:	7bfb      	ldrb	r3, [r7, #15]
 800554a:	4619      	mov	r1, r3
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 fc3d 	bl	8005dcc <USBH_SelectInterface>
 8005552:	4603      	mov	r3, r0
 8005554:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8005556:	7bbb      	ldrb	r3, [r7, #14]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d001      	beq.n	8005560 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800555c:	2302      	movs	r3, #2
 800555e:	e131      	b.n	80057c4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8005566:	2050      	movs	r0, #80	; 0x50
 8005568:	f002 fa30 	bl	80079cc <malloc>
 800556c:	4603      	mov	r3, r0
 800556e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005576:	69db      	ldr	r3, [r3, #28]
 8005578:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d101      	bne.n	8005584 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8005580:	2302      	movs	r3, #2
 8005582:	e11f      	b.n	80057c4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005584:	2250      	movs	r2, #80	; 0x50
 8005586:	2100      	movs	r1, #0
 8005588:	68b8      	ldr	r0, [r7, #8]
 800558a:	f002 fa2f 	bl	80079ec <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800558e:	7bfb      	ldrb	r3, [r7, #15]
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	211a      	movs	r1, #26
 8005594:	fb01 f303 	mul.w	r3, r1, r3
 8005598:	4413      	add	r3, r2
 800559a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800559e:	781b      	ldrb	r3, [r3, #0]
 80055a0:	b25b      	sxtb	r3, r3
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	da15      	bge.n	80055d2 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80055a6:	7bfb      	ldrb	r3, [r7, #15]
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	211a      	movs	r1, #26
 80055ac:	fb01 f303 	mul.w	r3, r1, r3
 80055b0:	4413      	add	r3, r2
 80055b2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80055b6:	781a      	ldrb	r2, [r3, #0]
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	211a      	movs	r1, #26
 80055c2:	fb01 f303 	mul.w	r3, r1, r3
 80055c6:	4413      	add	r3, r2
 80055c8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80055cc:	881a      	ldrh	r2, [r3, #0]
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	785b      	ldrb	r3, [r3, #1]
 80055d6:	4619      	mov	r1, r3
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f001 fe36 	bl	800724a <USBH_AllocPipe>
 80055de:	4603      	mov	r3, r0
 80055e0:	461a      	mov	r2, r3
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	7819      	ldrb	r1, [r3, #0]
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	7858      	ldrb	r0, [r3, #1]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80055fa:	68ba      	ldr	r2, [r7, #8]
 80055fc:	8952      	ldrh	r2, [r2, #10]
 80055fe:	9202      	str	r2, [sp, #8]
 8005600:	2203      	movs	r2, #3
 8005602:	9201      	str	r2, [sp, #4]
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	4623      	mov	r3, r4
 8005608:	4602      	mov	r2, r0
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f001 fdee 	bl	80071ec <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	781b      	ldrb	r3, [r3, #0]
 8005614:	2200      	movs	r2, #0
 8005616:	4619      	mov	r1, r3
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f002 f8fd 	bl	8007818 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800561e:	2300      	movs	r3, #0
 8005620:	2200      	movs	r2, #0
 8005622:	210a      	movs	r1, #10
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f000 fbed 	bl	8005e04 <USBH_FindInterface>
 800562a:	4603      	mov	r3, r0
 800562c:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800562e:	7bfb      	ldrb	r3, [r7, #15]
 8005630:	2bff      	cmp	r3, #255	; 0xff
 8005632:	d002      	beq.n	800563a <USBH_CDC_InterfaceInit+0x11a>
 8005634:	7bfb      	ldrb	r3, [r7, #15]
 8005636:	2b01      	cmp	r3, #1
 8005638:	d901      	bls.n	800563e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800563a:	2302      	movs	r3, #2
 800563c:	e0c2      	b.n	80057c4 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800563e:	7bfb      	ldrb	r3, [r7, #15]
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	211a      	movs	r1, #26
 8005644:	fb01 f303 	mul.w	r3, r1, r3
 8005648:	4413      	add	r3, r2
 800564a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800564e:	781b      	ldrb	r3, [r3, #0]
 8005650:	b25b      	sxtb	r3, r3
 8005652:	2b00      	cmp	r3, #0
 8005654:	da16      	bge.n	8005684 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005656:	7bfb      	ldrb	r3, [r7, #15]
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	211a      	movs	r1, #26
 800565c:	fb01 f303 	mul.w	r3, r1, r3
 8005660:	4413      	add	r3, r2
 8005662:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005666:	781a      	ldrb	r2, [r3, #0]
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800566c:	7bfb      	ldrb	r3, [r7, #15]
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	211a      	movs	r1, #26
 8005672:	fb01 f303 	mul.w	r3, r1, r3
 8005676:	4413      	add	r3, r2
 8005678:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800567c:	881a      	ldrh	r2, [r3, #0]
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	835a      	strh	r2, [r3, #26]
 8005682:	e015      	b.n	80056b0 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005684:	7bfb      	ldrb	r3, [r7, #15]
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	211a      	movs	r1, #26
 800568a:	fb01 f303 	mul.w	r3, r1, r3
 800568e:	4413      	add	r3, r2
 8005690:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005694:	781a      	ldrb	r2, [r3, #0]
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800569a:	7bfb      	ldrb	r3, [r7, #15]
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	211a      	movs	r1, #26
 80056a0:	fb01 f303 	mul.w	r3, r1, r3
 80056a4:	4413      	add	r3, r2
 80056a6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80056aa:	881a      	ldrh	r2, [r3, #0]
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 80056b0:	7bfb      	ldrb	r3, [r7, #15]
 80056b2:	687a      	ldr	r2, [r7, #4]
 80056b4:	211a      	movs	r1, #26
 80056b6:	fb01 f303 	mul.w	r3, r1, r3
 80056ba:	4413      	add	r3, r2
 80056bc:	f203 3356 	addw	r3, r3, #854	; 0x356
 80056c0:	781b      	ldrb	r3, [r3, #0]
 80056c2:	b25b      	sxtb	r3, r3
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	da16      	bge.n	80056f6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80056c8:	7bfb      	ldrb	r3, [r7, #15]
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	211a      	movs	r1, #26
 80056ce:	fb01 f303 	mul.w	r3, r1, r3
 80056d2:	4413      	add	r3, r2
 80056d4:	f203 3356 	addw	r3, r3, #854	; 0x356
 80056d8:	781a      	ldrb	r2, [r3, #0]
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80056de:	7bfb      	ldrb	r3, [r7, #15]
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	211a      	movs	r1, #26
 80056e4:	fb01 f303 	mul.w	r3, r1, r3
 80056e8:	4413      	add	r3, r2
 80056ea:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80056ee:	881a      	ldrh	r2, [r3, #0]
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	835a      	strh	r2, [r3, #26]
 80056f4:	e015      	b.n	8005722 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80056f6:	7bfb      	ldrb	r3, [r7, #15]
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	211a      	movs	r1, #26
 80056fc:	fb01 f303 	mul.w	r3, r1, r3
 8005700:	4413      	add	r3, r2
 8005702:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005706:	781a      	ldrb	r2, [r3, #0]
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800570c:	7bfb      	ldrb	r3, [r7, #15]
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	211a      	movs	r1, #26
 8005712:	fb01 f303 	mul.w	r3, r1, r3
 8005716:	4413      	add	r3, r2
 8005718:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800571c:	881a      	ldrh	r2, [r3, #0]
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	7b9b      	ldrb	r3, [r3, #14]
 8005726:	4619      	mov	r1, r3
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f001 fd8e 	bl	800724a <USBH_AllocPipe>
 800572e:	4603      	mov	r3, r0
 8005730:	461a      	mov	r2, r3
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	7bdb      	ldrb	r3, [r3, #15]
 800573a:	4619      	mov	r1, r3
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f001 fd84 	bl	800724a <USBH_AllocPipe>
 8005742:	4603      	mov	r3, r0
 8005744:	461a      	mov	r2, r3
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	7b59      	ldrb	r1, [r3, #13]
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	7b98      	ldrb	r0, [r3, #14]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800575e:	68ba      	ldr	r2, [r7, #8]
 8005760:	8b12      	ldrh	r2, [r2, #24]
 8005762:	9202      	str	r2, [sp, #8]
 8005764:	2202      	movs	r2, #2
 8005766:	9201      	str	r2, [sp, #4]
 8005768:	9300      	str	r3, [sp, #0]
 800576a:	4623      	mov	r3, r4
 800576c:	4602      	mov	r2, r0
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f001 fd3c 	bl	80071ec <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	7b19      	ldrb	r1, [r3, #12]
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	7bd8      	ldrb	r0, [r3, #15]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005788:	68ba      	ldr	r2, [r7, #8]
 800578a:	8b52      	ldrh	r2, [r2, #26]
 800578c:	9202      	str	r2, [sp, #8]
 800578e:	2202      	movs	r2, #2
 8005790:	9201      	str	r2, [sp, #4]
 8005792:	9300      	str	r3, [sp, #0]
 8005794:	4623      	mov	r3, r4
 8005796:	4602      	mov	r2, r0
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f001 fd27 	bl	80071ec <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	7b5b      	ldrb	r3, [r3, #13]
 80057aa:	2200      	movs	r2, #0
 80057ac:	4619      	mov	r1, r3
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f002 f832 	bl	8007818 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	7b1b      	ldrb	r3, [r3, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	4619      	mov	r1, r3
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f002 f82b 	bl	8007818 <USBH_LL_SetToggle>

  return USBH_OK;
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3714      	adds	r7, #20
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd90      	pop	{r4, r7, pc}

080057cc <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80057da:	69db      	ldr	r3, [r3, #28]
 80057dc:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00e      	beq.n	8005804 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	781b      	ldrb	r3, [r3, #0]
 80057ea:	4619      	mov	r1, r3
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f001 fd1c 	bl	800722a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	4619      	mov	r1, r3
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f001 fd47 	bl	800728c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	7b1b      	ldrb	r3, [r3, #12]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d00e      	beq.n	800582a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	7b1b      	ldrb	r3, [r3, #12]
 8005810:	4619      	mov	r1, r3
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f001 fd09 	bl	800722a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	7b1b      	ldrb	r3, [r3, #12]
 800581c:	4619      	mov	r1, r3
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f001 fd34 	bl	800728c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	7b5b      	ldrb	r3, [r3, #13]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d00e      	beq.n	8005850 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	7b5b      	ldrb	r3, [r3, #13]
 8005836:	4619      	mov	r1, r3
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f001 fcf6 	bl	800722a <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	7b5b      	ldrb	r3, [r3, #13]
 8005842:	4619      	mov	r1, r3
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f001 fd21 	bl	800728c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005856:	69db      	ldr	r3, [r3, #28]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00b      	beq.n	8005874 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005862:	69db      	ldr	r3, [r3, #28]
 8005864:	4618      	mov	r0, r3
 8005866:	f002 f8b9 	bl	80079dc <free>
    phost->pActiveClass->pData = 0U;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005870:	2200      	movs	r2, #0
 8005872:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005874:	2300      	movs	r3, #0
}
 8005876:	4618      	mov	r0, r3
 8005878:	3710      	adds	r7, #16
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}

0800587e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800587e:	b580      	push	{r7, lr}
 8005880:	b084      	sub	sp, #16
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800588c:	69db      	ldr	r3, [r3, #28]
 800588e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	3340      	adds	r3, #64	; 0x40
 8005894:	4619      	mov	r1, r3
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f000 f8b1 	bl	80059fe <GetLineCoding>
 800589c:	4603      	mov	r3, r0
 800589e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80058a0:	7afb      	ldrb	r3, [r7, #11]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d105      	bne.n	80058b2 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80058ac:	2102      	movs	r1, #2
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80058b2:	7afb      	ldrb	r3, [r7, #11]
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80058c4:	2301      	movs	r3, #1
 80058c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80058c8:	2300      	movs	r3, #0
 80058ca:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80058d2:	69db      	ldr	r3, [r3, #28]
 80058d4:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80058dc:	2b04      	cmp	r3, #4
 80058de:	d877      	bhi.n	80059d0 <USBH_CDC_Process+0x114>
 80058e0:	a201      	add	r2, pc, #4	; (adr r2, 80058e8 <USBH_CDC_Process+0x2c>)
 80058e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e6:	bf00      	nop
 80058e8:	080058fd 	.word	0x080058fd
 80058ec:	08005903 	.word	0x08005903
 80058f0:	08005933 	.word	0x08005933
 80058f4:	080059a7 	.word	0x080059a7
 80058f8:	080059b5 	.word	0x080059b5
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80058fc:	2300      	movs	r3, #0
 80058fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005900:	e06d      	b.n	80059de <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005906:	4619      	mov	r1, r3
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 f897 	bl	8005a3c <SetLineCoding>
 800590e:	4603      	mov	r3, r0
 8005910:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005912:	7bbb      	ldrb	r3, [r7, #14]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d104      	bne.n	8005922 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	2202      	movs	r2, #2
 800591c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005920:	e058      	b.n	80059d4 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8005922:	7bbb      	ldrb	r3, [r7, #14]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d055      	beq.n	80059d4 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	2204      	movs	r2, #4
 800592c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005930:	e050      	b.n	80059d4 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	3340      	adds	r3, #64	; 0x40
 8005936:	4619      	mov	r1, r3
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f000 f860 	bl	80059fe <GetLineCoding>
 800593e:	4603      	mov	r3, r0
 8005940:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005942:	7bbb      	ldrb	r3, [r7, #14]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d126      	bne.n	8005996 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800595a:	791b      	ldrb	r3, [r3, #4]
 800595c:	429a      	cmp	r2, r3
 800595e:	d13b      	bne.n	80059d8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800596a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800596c:	429a      	cmp	r2, r3
 800596e:	d133      	bne.n	80059d8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005976:	68bb      	ldr	r3, [r7, #8]
 8005978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800597a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800597c:	429a      	cmp	r2, r3
 800597e:	d12b      	bne.n	80059d8 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005988:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800598a:	429a      	cmp	r2, r3
 800598c:	d124      	bne.n	80059d8 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f95a 	bl	8005c48 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005994:	e020      	b.n	80059d8 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8005996:	7bbb      	ldrb	r3, [r7, #14]
 8005998:	2b01      	cmp	r3, #1
 800599a:	d01d      	beq.n	80059d8 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800599c:	68bb      	ldr	r3, [r7, #8]
 800599e:	2204      	movs	r2, #4
 80059a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80059a4:	e018      	b.n	80059d8 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 f867 	bl	8005a7a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 f8dc 	bl	8005b6a <CDC_ProcessReception>
      break;
 80059b2:	e014      	b.n	80059de <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80059b4:	2100      	movs	r1, #0
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 ffe5 	bl	8006986 <USBH_ClrFeature>
 80059bc:	4603      	mov	r3, r0
 80059be:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80059c0:	7bbb      	ldrb	r3, [r7, #14]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10a      	bne.n	80059dc <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80059ce:	e005      	b.n	80059dc <USBH_CDC_Process+0x120>

    default:
      break;
 80059d0:	bf00      	nop
 80059d2:	e004      	b.n	80059de <USBH_CDC_Process+0x122>
      break;
 80059d4:	bf00      	nop
 80059d6:	e002      	b.n	80059de <USBH_CDC_Process+0x122>
      break;
 80059d8:	bf00      	nop
 80059da:	e000      	b.n	80059de <USBH_CDC_Process+0x122>
      break;
 80059dc:	bf00      	nop

  }

  return status;
 80059de:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3710      	adds	r7, #16
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}

080059e8 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	370c      	adds	r7, #12
 80059f6:	46bd      	mov	sp, r7
 80059f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fc:	4770      	bx	lr

080059fe <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80059fe:	b580      	push	{r7, lr}
 8005a00:	b082      	sub	sp, #8
 8005a02:	af00      	add	r7, sp, #0
 8005a04:	6078      	str	r0, [r7, #4]
 8005a06:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	22a1      	movs	r2, #161	; 0xa1
 8005a0c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2221      	movs	r2, #33	; 0x21
 8005a12:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2200      	movs	r2, #0
 8005a18:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2207      	movs	r2, #7
 8005a24:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	2207      	movs	r2, #7
 8005a2a:	4619      	mov	r1, r3
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f001 f98a 	bl	8006d46 <USBH_CtlReq>
 8005a32:	4603      	mov	r3, r0
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3708      	adds	r7, #8
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b082      	sub	sp, #8
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2221      	movs	r2, #33	; 0x21
 8005a4a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2220      	movs	r2, #32
 8005a50:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2207      	movs	r2, #7
 8005a62:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	2207      	movs	r2, #7
 8005a68:	4619      	mov	r1, r3
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f001 f96b 	bl	8006d46 <USBH_CtlReq>
 8005a70:	4603      	mov	r3, r0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3708      	adds	r7, #8
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}

08005a7a <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005a7a:	b580      	push	{r7, lr}
 8005a7c:	b086      	sub	sp, #24
 8005a7e:	af02      	add	r7, sp, #8
 8005a80:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005a88:	69db      	ldr	r3, [r3, #28]
 8005a8a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005a96:	2b01      	cmp	r3, #1
 8005a98:	d002      	beq.n	8005aa0 <CDC_ProcessTransmission+0x26>
 8005a9a:	2b02      	cmp	r3, #2
 8005a9c:	d025      	beq.n	8005aea <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 8005a9e:	e060      	b.n	8005b62 <CDC_ProcessTransmission+0xe8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aa4:	68fa      	ldr	r2, [r7, #12]
 8005aa6:	8b12      	ldrh	r2, [r2, #24]
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d90c      	bls.n	8005ac6 <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	69d9      	ldr	r1, [r3, #28]
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	8b1a      	ldrh	r2, [r3, #24]
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	7b58      	ldrb	r0, [r3, #13]
 8005ab8:	2301      	movs	r3, #1
 8005aba:	9300      	str	r3, [sp, #0]
 8005abc:	4603      	mov	r3, r0
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f001 fb51 	bl	8007166 <USBH_BulkSendData>
 8005ac4:	e00c      	b.n	8005ae0 <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 8005ace:	b29a      	uxth	r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	7b58      	ldrb	r0, [r3, #13]
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	9300      	str	r3, [sp, #0]
 8005ad8:	4603      	mov	r3, r0
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f001 fb43 	bl	8007166 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	2202      	movs	r2, #2
 8005ae4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005ae8:	e03b      	b.n	8005b62 <CDC_ProcessTransmission+0xe8>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	7b5b      	ldrb	r3, [r3, #13]
 8005aee:	4619      	mov	r1, r3
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f001 fe67 	bl	80077c4 <USBH_LL_GetURBState>
 8005af6:	4603      	mov	r3, r0
 8005af8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8005afa:	7afb      	ldrb	r3, [r7, #11]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d128      	bne.n	8005b52 <CDC_ProcessTransmission+0xd8>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b04:	68fa      	ldr	r2, [r7, #12]
 8005b06:	8b12      	ldrh	r2, [r2, #24]
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d90e      	bls.n	8005b2a <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	8b12      	ldrh	r2, [r2, #24]
 8005b14:	1a9a      	subs	r2, r3, r2
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	69db      	ldr	r3, [r3, #28]
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	8b12      	ldrh	r2, [r2, #24]
 8005b22:	441a      	add	r2, r3
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	61da      	str	r2, [r3, #28]
 8005b28:	e002      	b.n	8005b30 <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d004      	beq.n	8005b42 <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005b40:	e00e      	b.n	8005b60 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f868 	bl	8005c20 <USBH_CDC_TransmitCallback>
      break;
 8005b50:	e006      	b.n	8005b60 <CDC_ProcessTransmission+0xe6>
        if (URB_Status == USBH_URB_NOTREADY)
 8005b52:	7afb      	ldrb	r3, [r7, #11]
 8005b54:	2b02      	cmp	r3, #2
 8005b56:	d103      	bne.n	8005b60 <CDC_ProcessTransmission+0xe6>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005b60:	bf00      	nop
  }
}
 8005b62:	bf00      	nop
 8005b64:	3710      	adds	r7, #16
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}

08005b6a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005b6a:	b580      	push	{r7, lr}
 8005b6c:	b086      	sub	sp, #24
 8005b6e:	af00      	add	r7, sp, #0
 8005b70:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005b78:	69db      	ldr	r3, [r3, #28]
 8005b7a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005b86:	2b03      	cmp	r3, #3
 8005b88:	d002      	beq.n	8005b90 <CDC_ProcessReception+0x26>
 8005b8a:	2b04      	cmp	r3, #4
 8005b8c:	d00e      	beq.n	8005bac <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005b8e:	e043      	b.n	8005c18 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 8005b90:	697b      	ldr	r3, [r7, #20]
 8005b92:	6a19      	ldr	r1, [r3, #32]
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	8b5a      	ldrh	r2, [r3, #26]
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	7b1b      	ldrb	r3, [r3, #12]
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f001 fb07 	bl	80071b0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005ba2:	697b      	ldr	r3, [r7, #20]
 8005ba4:	2204      	movs	r2, #4
 8005ba6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005baa:	e035      	b.n	8005c18 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	7b1b      	ldrb	r3, [r3, #12]
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f001 fe06 	bl	80077c4 <USBH_LL_GetURBState>
 8005bb8:	4603      	mov	r3, r0
 8005bba:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005bbc:	7cfb      	ldrb	r3, [r7, #19]
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d129      	bne.n	8005c16 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	7b1b      	ldrb	r3, [r3, #12]
 8005bc6:	4619      	mov	r1, r3
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f001 fd69 	bl	80076a0 <USBH_LL_GetLastXferSize>
 8005bce:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d016      	beq.n	8005c08 <CDC_ProcessReception+0x9e>
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	8b5b      	ldrh	r3, [r3, #26]
 8005bde:	461a      	mov	r2, r3
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	429a      	cmp	r2, r3
 8005be4:	d210      	bcs.n	8005c08 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	1ad2      	subs	r2, r2, r3
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	6a1a      	ldr	r2, [r3, #32]
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	441a      	add	r2, r3
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	2203      	movs	r2, #3
 8005c02:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005c06:	e006      	b.n	8005c16 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f000 f80f 	bl	8005c34 <USBH_CDC_ReceiveCallback>
      break;
 8005c16:	bf00      	nop
  }
}
 8005c18:	bf00      	nop
 8005c1a:	3718      	adds	r7, #24
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005c28:	bf00      	nop
 8005c2a:	370c      	adds	r7, #12
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c32:	4770      	bx	lr

08005c34 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005c34:	b480      	push	{r7}
 8005c36:	b083      	sub	sp, #12
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005c3c:	bf00      	nop
 8005c3e:	370c      	adds	r7, #12
 8005c40:	46bd      	mov	sp, r7
 8005c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c46:	4770      	bx	lr

08005c48 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005c50:	bf00      	nop
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr

08005c5c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	60f8      	str	r0, [r7, #12]
 8005c64:	60b9      	str	r1, [r7, #8]
 8005c66:	4613      	mov	r3, r2
 8005c68:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d101      	bne.n	8005c74 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005c70:	2302      	movs	r3, #2
 8005c72:	e029      	b.n	8005cc8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	79fa      	ldrb	r2, [r7, #7]
 8005c78:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2200      	movs	r2, #0
 8005c88:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 8005c8c:	68f8      	ldr	r0, [r7, #12]
 8005c8e:	f000 f81f 	bl	8005cd0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d003      	beq.n	8005cc0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	68ba      	ldr	r2, [r7, #8]
 8005cbc:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f001 fc3b 	bl	800753c <USBH_LL_Init>

  return USBH_OK;
 8005cc6:	2300      	movs	r3, #0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	3710      	adds	r7, #16
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005cdc:	2300      	movs	r3, #0
 8005cde:	60fb      	str	r3, [r7, #12]
 8005ce0:	e009      	b.n	8005cf6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	33e0      	adds	r3, #224	; 0xe0
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	4413      	add	r3, r2
 8005cec:	2200      	movs	r2, #0
 8005cee:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	3301      	adds	r3, #1
 8005cf4:	60fb      	str	r3, [r7, #12]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2b0e      	cmp	r3, #14
 8005cfa:	d9f2      	bls.n	8005ce2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	60fb      	str	r3, [r7, #12]
 8005d00:	e009      	b.n	8005d16 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	4413      	add	r3, r2
 8005d08:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	3301      	adds	r3, #1
 8005d14:	60fb      	str	r3, [r7, #12]
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d1c:	d3f1      	bcc.n	8005d02 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2200      	movs	r2, #0
 8005d22:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2240      	movs	r2, #64	; 0x40
 8005d42:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2200      	movs	r2, #0
 8005d48:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8005d6a:	2300      	movs	r3, #0
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	3714      	adds	r7, #20
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr

08005d78 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005d82:	2300      	movs	r3, #0
 8005d84:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d016      	beq.n	8005dba <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10e      	bne.n	8005db4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005d9c:	1c59      	adds	r1, r3, #1
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	33de      	adds	r3, #222	; 0xde
 8005da8:	6839      	ldr	r1, [r7, #0]
 8005daa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005dae:	2300      	movs	r3, #0
 8005db0:	73fb      	strb	r3, [r7, #15]
 8005db2:	e004      	b.n	8005dbe <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005db4:	2302      	movs	r3, #2
 8005db6:	73fb      	strb	r3, [r7, #15]
 8005db8:	e001      	b.n	8005dbe <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005dba:	2302      	movs	r3, #2
 8005dbc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005dbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3714      	adds	r7, #20
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr

08005dcc <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8005dd8:	2300      	movs	r3, #0
 8005dda:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8005de2:	78fa      	ldrb	r2, [r7, #3]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d204      	bcs.n	8005df2 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	78fa      	ldrb	r2, [r7, #3]
 8005dec:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8005df0:	e001      	b.n	8005df6 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005df2:	2302      	movs	r3, #2
 8005df4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005df6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3714      	adds	r7, #20
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr

08005e04 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b087      	sub	sp, #28
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	4608      	mov	r0, r1
 8005e0e:	4611      	mov	r1, r2
 8005e10:	461a      	mov	r2, r3
 8005e12:	4603      	mov	r3, r0
 8005e14:	70fb      	strb	r3, [r7, #3]
 8005e16:	460b      	mov	r3, r1
 8005e18:	70bb      	strb	r3, [r7, #2]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 8005e22:	2300      	movs	r3, #0
 8005e24:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8005e2c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005e2e:	e025      	b.n	8005e7c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005e30:	7dfb      	ldrb	r3, [r7, #23]
 8005e32:	221a      	movs	r2, #26
 8005e34:	fb02 f303 	mul.w	r3, r2, r3
 8005e38:	3308      	adds	r3, #8
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	4413      	add	r3, r2
 8005e3e:	3302      	adds	r3, #2
 8005e40:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005e42:	693b      	ldr	r3, [r7, #16]
 8005e44:	795b      	ldrb	r3, [r3, #5]
 8005e46:	78fa      	ldrb	r2, [r7, #3]
 8005e48:	429a      	cmp	r2, r3
 8005e4a:	d002      	beq.n	8005e52 <USBH_FindInterface+0x4e>
 8005e4c:	78fb      	ldrb	r3, [r7, #3]
 8005e4e:	2bff      	cmp	r3, #255	; 0xff
 8005e50:	d111      	bne.n	8005e76 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005e56:	78ba      	ldrb	r2, [r7, #2]
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d002      	beq.n	8005e62 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005e5c:	78bb      	ldrb	r3, [r7, #2]
 8005e5e:	2bff      	cmp	r3, #255	; 0xff
 8005e60:	d109      	bne.n	8005e76 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005e66:	787a      	ldrb	r2, [r7, #1]
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	d002      	beq.n	8005e72 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005e6c:	787b      	ldrb	r3, [r7, #1]
 8005e6e:	2bff      	cmp	r3, #255	; 0xff
 8005e70:	d101      	bne.n	8005e76 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005e72:	7dfb      	ldrb	r3, [r7, #23]
 8005e74:	e006      	b.n	8005e84 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005e76:	7dfb      	ldrb	r3, [r7, #23]
 8005e78:	3301      	adds	r3, #1
 8005e7a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005e7c:	7dfb      	ldrb	r3, [r7, #23]
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d9d6      	bls.n	8005e30 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005e82:	23ff      	movs	r3, #255	; 0xff
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	371c      	adds	r7, #28
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f001 fb8b 	bl	80075b4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 8005e9e:	2101      	movs	r1, #1
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f001 fca2 	bl	80077ea <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005ea6:	2300      	movs	r3, #0
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3708      	adds	r7, #8
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}

08005eb0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005eb0:	b580      	push	{r7, lr}
 8005eb2:	b088      	sub	sp, #32
 8005eb4:	af04      	add	r7, sp, #16
 8005eb6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005eb8:	2302      	movs	r3, #2
 8005eba:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d102      	bne.n	8005ed2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2203      	movs	r2, #3
 8005ed0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	781b      	ldrb	r3, [r3, #0]
 8005ed6:	b2db      	uxtb	r3, r3
 8005ed8:	2b0b      	cmp	r3, #11
 8005eda:	f200 81b3 	bhi.w	8006244 <USBH_Process+0x394>
 8005ede:	a201      	add	r2, pc, #4	; (adr r2, 8005ee4 <USBH_Process+0x34>)
 8005ee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ee4:	08005f15 	.word	0x08005f15
 8005ee8:	08005f47 	.word	0x08005f47
 8005eec:	08005faf 	.word	0x08005faf
 8005ef0:	080061df 	.word	0x080061df
 8005ef4:	08006245 	.word	0x08006245
 8005ef8:	08006053 	.word	0x08006053
 8005efc:	08006185 	.word	0x08006185
 8005f00:	08006089 	.word	0x08006089
 8005f04:	080060a9 	.word	0x080060a9
 8005f08:	080060c9 	.word	0x080060c9
 8005f0c:	080060f7 	.word	0x080060f7
 8005f10:	080061c7 	.word	0x080061c7
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	f000 8193 	beq.w	8006248 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2201      	movs	r2, #1
 8005f26:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005f28:	20c8      	movs	r0, #200	; 0xc8
 8005f2a:	f001 fca8 	bl	800787e <USBH_Delay>
        USBH_LL_ResetPort(phost);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f001 fb9b 	bl	800766a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 8005f44:	e180      	b.n	8006248 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d107      	bne.n	8005f60 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2202      	movs	r2, #2
 8005f5c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8005f5e:	e182      	b.n	8006266 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005f66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f6a:	d914      	bls.n	8005f96 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005f72:	3301      	adds	r3, #1
 8005f74:	b2da      	uxtb	r2, r3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005f82:	2b03      	cmp	r3, #3
 8005f84:	d903      	bls.n	8005f8e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	220d      	movs	r2, #13
 8005f8a:	701a      	strb	r2, [r3, #0]
      break;
 8005f8c:	e16b      	b.n	8006266 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	701a      	strb	r2, [r3, #0]
      break;
 8005f94:	e167      	b.n	8006266 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005f9c:	f103 020a 	add.w	r2, r3, #10
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8005fa6:	200a      	movs	r0, #10
 8005fa8:	f001 fc69 	bl	800787e <USBH_Delay>
      break;
 8005fac:	e15b      	b.n	8006266 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d005      	beq.n	8005fc4 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005fbe:	2104      	movs	r1, #4
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8005fc4:	2064      	movs	r0, #100	; 0x64
 8005fc6:	f001 fc5a 	bl	800787e <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f001 fb28 	bl	8007620 <USBH_LL_GetSpeed>
 8005fd0:	4603      	mov	r3, r0
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2205      	movs	r2, #5
 8005fde:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8005fe0:	2100      	movs	r1, #0
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f001 f931 	bl	800724a <USBH_AllocPipe>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	461a      	mov	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8005ff0:	2180      	movs	r1, #128	; 0x80
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f001 f929 	bl	800724a <USBH_AllocPipe>
 8005ff8:	4603      	mov	r3, r0
 8005ffa:	461a      	mov	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	7919      	ldrb	r1, [r3, #4]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006010:	687a      	ldr	r2, [r7, #4]
 8006012:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006014:	b292      	uxth	r2, r2
 8006016:	9202      	str	r2, [sp, #8]
 8006018:	2200      	movs	r2, #0
 800601a:	9201      	str	r2, [sp, #4]
 800601c:	9300      	str	r3, [sp, #0]
 800601e:	4603      	mov	r3, r0
 8006020:	2280      	movs	r2, #128	; 0x80
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f001 f8e2 	bl	80071ec <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	7959      	ldrb	r1, [r3, #5]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800603c:	b292      	uxth	r2, r2
 800603e:	9202      	str	r2, [sp, #8]
 8006040:	2200      	movs	r2, #0
 8006042:	9201      	str	r2, [sp, #4]
 8006044:	9300      	str	r3, [sp, #0]
 8006046:	4603      	mov	r3, r0
 8006048:	2200      	movs	r2, #0
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f001 f8ce 	bl	80071ec <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006050:	e109      	b.n	8006266 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f000 f90c 	bl	8006270 <USBH_HandleEnum>
 8006058:	4603      	mov	r3, r0
 800605a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800605c:	7bbb      	ldrb	r3, [r7, #14]
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b00      	cmp	r3, #0
 8006062:	f040 80f3 	bne.w	800624c <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006074:	2b01      	cmp	r3, #1
 8006076:	d103      	bne.n	8006080 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2208      	movs	r2, #8
 800607c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800607e:	e0e5      	b.n	800624c <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2207      	movs	r2, #7
 8006084:	701a      	strb	r2, [r3, #0]
      break;
 8006086:	e0e1      	b.n	800624c <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800608e:	2b00      	cmp	r3, #0
 8006090:	f000 80de 	beq.w	8006250 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800609a:	2101      	movs	r1, #1
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2208      	movs	r2, #8
 80060a4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 80060a6:	e0d3      	b.n	8006250 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	4619      	mov	r1, r3
 80060b2:	6878      	ldr	r0, [r7, #4]
 80060b4:	f000 fc20 	bl	80068f8 <USBH_SetCfg>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f040 80ca 	bne.w	8006254 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2209      	movs	r2, #9
 80060c4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80060c6:	e0c5      	b.n	8006254 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 80060ce:	f003 0320 	and.w	r3, r3, #32
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00b      	beq.n	80060ee <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 80060d6:	2101      	movs	r1, #1
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 fc30 	bl	800693e <USBH_SetFeature>
 80060de:	4603      	mov	r3, r0
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	f040 80b9 	bne.w	8006258 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	220a      	movs	r2, #10
 80060ea:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80060ec:	e0b4      	b.n	8006258 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	220a      	movs	r2, #10
 80060f2:	701a      	strb	r2, [r3, #0]
      break;
 80060f4:	e0b0      	b.n	8006258 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	f000 80ad 	beq.w	800625c <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800610a:	2300      	movs	r3, #0
 800610c:	73fb      	strb	r3, [r7, #15]
 800610e:	e016      	b.n	800613e <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006110:	7bfa      	ldrb	r2, [r7, #15]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	32de      	adds	r2, #222	; 0xde
 8006116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800611a:	791a      	ldrb	r2, [r3, #4]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006122:	429a      	cmp	r2, r3
 8006124:	d108      	bne.n	8006138 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006126:	7bfa      	ldrb	r2, [r7, #15]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	32de      	adds	r2, #222	; 0xde
 800612c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8006136:	e005      	b.n	8006144 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006138:	7bfb      	ldrb	r3, [r7, #15]
 800613a:	3301      	adds	r3, #1
 800613c:	73fb      	strb	r3, [r7, #15]
 800613e:	7bfb      	ldrb	r3, [r7, #15]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d0e5      	beq.n	8006110 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800614a:	2b00      	cmp	r3, #0
 800614c:	d016      	beq.n	800617c <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	4798      	blx	r3
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d109      	bne.n	8006174 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2206      	movs	r2, #6
 8006164:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800616c:	2103      	movs	r1, #3
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 8006172:	e073      	b.n	800625c <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	220d      	movs	r2, #13
 8006178:	701a      	strb	r2, [r3, #0]
      break;
 800617a:	e06f      	b.n	800625c <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	220d      	movs	r2, #13
 8006180:	701a      	strb	r2, [r3, #0]
      break;
 8006182:	e06b      	b.n	800625c <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800618a:	2b00      	cmp	r3, #0
 800618c:	d017      	beq.n	80061be <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	4798      	blx	r3
 800619a:	4603      	mov	r3, r0
 800619c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800619e:	7bbb      	ldrb	r3, [r7, #14]
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d103      	bne.n	80061ae <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	220b      	movs	r2, #11
 80061aa:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 80061ac:	e058      	b.n	8006260 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 80061ae:	7bbb      	ldrb	r3, [r7, #14]
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b02      	cmp	r3, #2
 80061b4:	d154      	bne.n	8006260 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	220d      	movs	r2, #13
 80061ba:	701a      	strb	r2, [r3, #0]
      break;
 80061bc:	e050      	b.n	8006260 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	220d      	movs	r2, #13
 80061c2:	701a      	strb	r2, [r3, #0]
      break;
 80061c4:	e04c      	b.n	8006260 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d049      	beq.n	8006264 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061d6:	695b      	ldr	r3, [r3, #20]
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	4798      	blx	r3
      }
      break;
 80061dc:	e042      	b.n	8006264 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f7ff fd72 	bl	8005cd0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d009      	beq.n	800620a <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006210:	2b00      	cmp	r3, #0
 8006212:	d005      	beq.n	8006220 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800621a:	2105      	movs	r1, #5
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006226:	b2db      	uxtb	r3, r3
 8006228:	2b01      	cmp	r3, #1
 800622a:	d107      	bne.n	800623c <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f7ff fe2b 	bl	8005e90 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800623a:	e014      	b.n	8006266 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f001 f9b9 	bl	80075b4 <USBH_LL_Start>
      break;
 8006242:	e010      	b.n	8006266 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 8006244:	bf00      	nop
 8006246:	e00e      	b.n	8006266 <USBH_Process+0x3b6>
      break;
 8006248:	bf00      	nop
 800624a:	e00c      	b.n	8006266 <USBH_Process+0x3b6>
      break;
 800624c:	bf00      	nop
 800624e:	e00a      	b.n	8006266 <USBH_Process+0x3b6>
    break;
 8006250:	bf00      	nop
 8006252:	e008      	b.n	8006266 <USBH_Process+0x3b6>
      break;
 8006254:	bf00      	nop
 8006256:	e006      	b.n	8006266 <USBH_Process+0x3b6>
      break;
 8006258:	bf00      	nop
 800625a:	e004      	b.n	8006266 <USBH_Process+0x3b6>
      break;
 800625c:	bf00      	nop
 800625e:	e002      	b.n	8006266 <USBH_Process+0x3b6>
      break;
 8006260:	bf00      	nop
 8006262:	e000      	b.n	8006266 <USBH_Process+0x3b6>
      break;
 8006264:	bf00      	nop
  }
  return USBH_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3710      	adds	r7, #16
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}

08006270 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b088      	sub	sp, #32
 8006274:	af04      	add	r7, sp, #16
 8006276:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006278:	2301      	movs	r3, #1
 800627a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800627c:	2301      	movs	r3, #1
 800627e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	785b      	ldrb	r3, [r3, #1]
 8006284:	2b07      	cmp	r3, #7
 8006286:	f200 81c1 	bhi.w	800660c <USBH_HandleEnum+0x39c>
 800628a:	a201      	add	r2, pc, #4	; (adr r2, 8006290 <USBH_HandleEnum+0x20>)
 800628c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006290:	080062b1 	.word	0x080062b1
 8006294:	0800636f 	.word	0x0800636f
 8006298:	080063d9 	.word	0x080063d9
 800629c:	08006467 	.word	0x08006467
 80062a0:	080064d1 	.word	0x080064d1
 80062a4:	08006541 	.word	0x08006541
 80062a8:	08006587 	.word	0x08006587
 80062ac:	080065cd 	.word	0x080065cd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80062b0:	2108      	movs	r1, #8
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 fa50 	bl	8006758 <USBH_Get_DevDesc>
 80062b8:	4603      	mov	r3, r0
 80062ba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80062bc:	7bbb      	ldrb	r3, [r7, #14]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d130      	bne.n	8006324 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	7919      	ldrb	r1, [r3, #4]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80062e6:	b292      	uxth	r2, r2
 80062e8:	9202      	str	r2, [sp, #8]
 80062ea:	2200      	movs	r2, #0
 80062ec:	9201      	str	r2, [sp, #4]
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	4603      	mov	r3, r0
 80062f2:	2280      	movs	r2, #128	; 0x80
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f000 ff79 	bl	80071ec <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	7959      	ldrb	r1, [r3, #5]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800630e:	b292      	uxth	r2, r2
 8006310:	9202      	str	r2, [sp, #8]
 8006312:	2200      	movs	r2, #0
 8006314:	9201      	str	r2, [sp, #4]
 8006316:	9300      	str	r3, [sp, #0]
 8006318:	4603      	mov	r3, r0
 800631a:	2200      	movs	r2, #0
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f000 ff65 	bl	80071ec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006322:	e175      	b.n	8006610 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006324:	7bbb      	ldrb	r3, [r7, #14]
 8006326:	2b03      	cmp	r3, #3
 8006328:	f040 8172 	bne.w	8006610 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006332:	3301      	adds	r3, #1
 8006334:	b2da      	uxtb	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006342:	2b03      	cmp	r3, #3
 8006344:	d903      	bls.n	800634e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	220d      	movs	r2, #13
 800634a:	701a      	strb	r2, [r3, #0]
      break;
 800634c:	e160      	b.n	8006610 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	795b      	ldrb	r3, [r3, #5]
 8006352:	4619      	mov	r1, r3
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 ff99 	bl	800728c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	791b      	ldrb	r3, [r3, #4]
 800635e:	4619      	mov	r1, r3
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f000 ff93 	bl	800728c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2200      	movs	r2, #0
 800636a:	701a      	strb	r2, [r3, #0]
      break;
 800636c:	e150      	b.n	8006610 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800636e:	2112      	movs	r1, #18
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f000 f9f1 	bl	8006758 <USBH_Get_DevDesc>
 8006376:	4603      	mov	r3, r0
 8006378:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800637a:	7bbb      	ldrb	r3, [r7, #14]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d103      	bne.n	8006388 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2202      	movs	r2, #2
 8006384:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006386:	e145      	b.n	8006614 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006388:	7bbb      	ldrb	r3, [r7, #14]
 800638a:	2b03      	cmp	r3, #3
 800638c:	f040 8142 	bne.w	8006614 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006396:	3301      	adds	r3, #1
 8006398:	b2da      	uxtb	r2, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80063a6:	2b03      	cmp	r3, #3
 80063a8:	d903      	bls.n	80063b2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	220d      	movs	r2, #13
 80063ae:	701a      	strb	r2, [r3, #0]
      break;
 80063b0:	e130      	b.n	8006614 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	795b      	ldrb	r3, [r3, #5]
 80063b6:	4619      	mov	r1, r3
 80063b8:	6878      	ldr	r0, [r7, #4]
 80063ba:	f000 ff67 	bl	800728c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	791b      	ldrb	r3, [r3, #4]
 80063c2:	4619      	mov	r1, r3
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 ff61 	bl	800728c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	701a      	strb	r2, [r3, #0]
      break;
 80063d6:	e11d      	b.n	8006614 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80063d8:	2101      	movs	r1, #1
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f000 fa68 	bl	80068b0 <USBH_SetAddress>
 80063e0:	4603      	mov	r3, r0
 80063e2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80063e4:	7bbb      	ldrb	r3, [r7, #14]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d132      	bne.n	8006450 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80063ea:	2002      	movs	r0, #2
 80063ec:	f001 fa47 	bl	800787e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2203      	movs	r2, #3
 80063fc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	7919      	ldrb	r1, [r3, #4]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006412:	b292      	uxth	r2, r2
 8006414:	9202      	str	r2, [sp, #8]
 8006416:	2200      	movs	r2, #0
 8006418:	9201      	str	r2, [sp, #4]
 800641a:	9300      	str	r3, [sp, #0]
 800641c:	4603      	mov	r3, r0
 800641e:	2280      	movs	r2, #128	; 0x80
 8006420:	6878      	ldr	r0, [r7, #4]
 8006422:	f000 fee3 	bl	80071ec <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	7959      	ldrb	r1, [r3, #5]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800643a:	b292      	uxth	r2, r2
 800643c:	9202      	str	r2, [sp, #8]
 800643e:	2200      	movs	r2, #0
 8006440:	9201      	str	r2, [sp, #4]
 8006442:	9300      	str	r3, [sp, #0]
 8006444:	4603      	mov	r3, r0
 8006446:	2200      	movs	r2, #0
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	f000 fecf 	bl	80071ec <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800644e:	e0e3      	b.n	8006618 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006450:	7bbb      	ldrb	r3, [r7, #14]
 8006452:	2b03      	cmp	r3, #3
 8006454:	f040 80e0 	bne.w	8006618 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	220d      	movs	r2, #13
 800645c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	705a      	strb	r2, [r3, #1]
      break;
 8006464:	e0d8      	b.n	8006618 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006466:	2109      	movs	r1, #9
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 f99d 	bl	80067a8 <USBH_Get_CfgDesc>
 800646e:	4603      	mov	r3, r0
 8006470:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006472:	7bbb      	ldrb	r3, [r7, #14]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d103      	bne.n	8006480 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2204      	movs	r2, #4
 800647c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800647e:	e0cd      	b.n	800661c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006480:	7bbb      	ldrb	r3, [r7, #14]
 8006482:	2b03      	cmp	r3, #3
 8006484:	f040 80ca 	bne.w	800661c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800648e:	3301      	adds	r3, #1
 8006490:	b2da      	uxtb	r2, r3
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800649e:	2b03      	cmp	r3, #3
 80064a0:	d903      	bls.n	80064aa <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	220d      	movs	r2, #13
 80064a6:	701a      	strb	r2, [r3, #0]
      break;
 80064a8:	e0b8      	b.n	800661c <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	795b      	ldrb	r3, [r3, #5]
 80064ae:	4619      	mov	r1, r3
 80064b0:	6878      	ldr	r0, [r7, #4]
 80064b2:	f000 feeb 	bl	800728c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	791b      	ldrb	r3, [r3, #4]
 80064ba:	4619      	mov	r1, r3
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 fee5 	bl	800728c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	701a      	strb	r2, [r3, #0]
      break;
 80064ce:	e0a5      	b.n	800661c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80064d6:	4619      	mov	r1, r3
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f000 f965 	bl	80067a8 <USBH_Get_CfgDesc>
 80064de:	4603      	mov	r3, r0
 80064e0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80064e2:	7bbb      	ldrb	r3, [r7, #14]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d103      	bne.n	80064f0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2205      	movs	r2, #5
 80064ec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80064ee:	e097      	b.n	8006620 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80064f0:	7bbb      	ldrb	r3, [r7, #14]
 80064f2:	2b03      	cmp	r3, #3
 80064f4:	f040 8094 	bne.w	8006620 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80064fe:	3301      	adds	r3, #1
 8006500:	b2da      	uxtb	r2, r3
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800650e:	2b03      	cmp	r3, #3
 8006510:	d903      	bls.n	800651a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	220d      	movs	r2, #13
 8006516:	701a      	strb	r2, [r3, #0]
      break;
 8006518:	e082      	b.n	8006620 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	795b      	ldrb	r3, [r3, #5]
 800651e:	4619      	mov	r1, r3
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f000 feb3 	bl	800728c <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	791b      	ldrb	r3, [r3, #4]
 800652a:	4619      	mov	r1, r3
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 fead 	bl	800728c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2200      	movs	r2, #0
 8006536:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	701a      	strb	r2, [r3, #0]
      break;
 800653e:	e06f      	b.n	8006620 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8006546:	2b00      	cmp	r3, #0
 8006548:	d019      	beq.n	800657e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006556:	23ff      	movs	r3, #255	; 0xff
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	f000 f949 	bl	80067f0 <USBH_Get_StringDesc>
 800655e:	4603      	mov	r3, r0
 8006560:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006562:	7bbb      	ldrb	r3, [r7, #14]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d103      	bne.n	8006570 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2206      	movs	r2, #6
 800656c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800656e:	e059      	b.n	8006624 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006570:	7bbb      	ldrb	r3, [r7, #14]
 8006572:	2b03      	cmp	r3, #3
 8006574:	d156      	bne.n	8006624 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2206      	movs	r2, #6
 800657a:	705a      	strb	r2, [r3, #1]
      break;
 800657c:	e052      	b.n	8006624 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2206      	movs	r2, #6
 8006582:	705a      	strb	r2, [r3, #1]
      break;
 8006584:	e04e      	b.n	8006624 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800658c:	2b00      	cmp	r3, #0
 800658e:	d019      	beq.n	80065c4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800659c:	23ff      	movs	r3, #255	; 0xff
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 f926 	bl	80067f0 <USBH_Get_StringDesc>
 80065a4:	4603      	mov	r3, r0
 80065a6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80065a8:	7bbb      	ldrb	r3, [r7, #14]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d103      	bne.n	80065b6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2207      	movs	r2, #7
 80065b2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 80065b4:	e038      	b.n	8006628 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80065b6:	7bbb      	ldrb	r3, [r7, #14]
 80065b8:	2b03      	cmp	r3, #3
 80065ba:	d135      	bne.n	8006628 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2207      	movs	r2, #7
 80065c0:	705a      	strb	r2, [r3, #1]
      break;
 80065c2:	e031      	b.n	8006628 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2207      	movs	r2, #7
 80065c8:	705a      	strb	r2, [r3, #1]
      break;
 80065ca:	e02d      	b.n	8006628 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d017      	beq.n	8006606 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80065e2:	23ff      	movs	r3, #255	; 0xff
 80065e4:	6878      	ldr	r0, [r7, #4]
 80065e6:	f000 f903 	bl	80067f0 <USBH_Get_StringDesc>
 80065ea:	4603      	mov	r3, r0
 80065ec:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80065ee:	7bbb      	ldrb	r3, [r7, #14]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d102      	bne.n	80065fa <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80065f4:	2300      	movs	r3, #0
 80065f6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80065f8:	e018      	b.n	800662c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80065fa:	7bbb      	ldrb	r3, [r7, #14]
 80065fc:	2b03      	cmp	r3, #3
 80065fe:	d115      	bne.n	800662c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8006600:	2300      	movs	r3, #0
 8006602:	73fb      	strb	r3, [r7, #15]
      break;
 8006604:	e012      	b.n	800662c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8006606:	2300      	movs	r3, #0
 8006608:	73fb      	strb	r3, [r7, #15]
      break;
 800660a:	e00f      	b.n	800662c <USBH_HandleEnum+0x3bc>

    default:
      break;
 800660c:	bf00      	nop
 800660e:	e00e      	b.n	800662e <USBH_HandleEnum+0x3be>
      break;
 8006610:	bf00      	nop
 8006612:	e00c      	b.n	800662e <USBH_HandleEnum+0x3be>
      break;
 8006614:	bf00      	nop
 8006616:	e00a      	b.n	800662e <USBH_HandleEnum+0x3be>
      break;
 8006618:	bf00      	nop
 800661a:	e008      	b.n	800662e <USBH_HandleEnum+0x3be>
      break;
 800661c:	bf00      	nop
 800661e:	e006      	b.n	800662e <USBH_HandleEnum+0x3be>
      break;
 8006620:	bf00      	nop
 8006622:	e004      	b.n	800662e <USBH_HandleEnum+0x3be>
      break;
 8006624:	bf00      	nop
 8006626:	e002      	b.n	800662e <USBH_HandleEnum+0x3be>
      break;
 8006628:	bf00      	nop
 800662a:	e000      	b.n	800662e <USBH_HandleEnum+0x3be>
      break;
 800662c:	bf00      	nop
  }
  return Status;
 800662e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006630:	4618      	mov	r0, r3
 8006632:	3710      	adds	r7, #16
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	683a      	ldr	r2, [r7, #0]
 8006646:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800664a:	bf00      	nop
 800664c:	370c      	adds	r7, #12
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr

08006656 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006656:	b580      	push	{r7, lr}
 8006658:	b082      	sub	sp, #8
 800665a:	af00      	add	r7, sp, #0
 800665c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006664:	1c5a      	adds	r2, r3, #1
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	f000 f804 	bl	800667a <USBH_HandleSof>
}
 8006672:	bf00      	nop
 8006674:	3708      	adds	r7, #8
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}

0800667a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800667a:	b580      	push	{r7, lr}
 800667c:	b082      	sub	sp, #8
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	b2db      	uxtb	r3, r3
 8006688:	2b0b      	cmp	r3, #11
 800668a:	d10a      	bne.n	80066a2 <USBH_HandleSof+0x28>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006692:	2b00      	cmp	r3, #0
 8006694:	d005      	beq.n	80066a2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800669c:	699b      	ldr	r3, [r3, #24]
 800669e:	6878      	ldr	r0, [r7, #4]
 80066a0:	4798      	blx	r3
  }
}
 80066a2:	bf00      	nop
 80066a4:	3708      	adds	r7, #8
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bd80      	pop	{r7, pc}

080066aa <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80066aa:	b480      	push	{r7}
 80066ac:	b083      	sub	sp, #12
 80066ae:	af00      	add	r7, sp, #0
 80066b0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2201      	movs	r2, #1
 80066b6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 80066ba:	bf00      	nop
}
 80066bc:	370c      	adds	r7, #12
 80066be:	46bd      	mov	sp, r7
 80066c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c4:	4770      	bx	lr

080066c6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80066c6:	b480      	push	{r7}
 80066c8:	b083      	sub	sp, #12
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80066d6:	bf00      	nop
}
 80066d8:	370c      	adds	r7, #12
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr

080066e2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80066e2:	b480      	push	{r7}
 80066e4:	b083      	sub	sp, #12
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8006702:	2300      	movs	r3, #0
}
 8006704:	4618      	mov	r0, r3
 8006706:	370c      	adds	r7, #12
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2201      	movs	r2, #1
 800671c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2200      	movs	r2, #0
 800672c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f000 ff5a 	bl	80075ea <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	791b      	ldrb	r3, [r3, #4]
 800673a:	4619      	mov	r1, r3
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 fda5 	bl	800728c <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	795b      	ldrb	r3, [r3, #5]
 8006746:	4619      	mov	r1, r3
 8006748:	6878      	ldr	r0, [r7, #4]
 800674a:	f000 fd9f 	bl	800728c <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3708      	adds	r7, #8
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b086      	sub	sp, #24
 800675c:	af02      	add	r7, sp, #8
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	460b      	mov	r3, r1
 8006762:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800676a:	78fb      	ldrb	r3, [r7, #3]
 800676c:	b29b      	uxth	r3, r3
 800676e:	9300      	str	r3, [sp, #0]
 8006770:	4613      	mov	r3, r2
 8006772:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006776:	2100      	movs	r1, #0
 8006778:	6878      	ldr	r0, [r7, #4]
 800677a:	f000 f864 	bl	8006846 <USBH_GetDescriptor>
 800677e:	4603      	mov	r3, r0
 8006780:	73fb      	strb	r3, [r7, #15]
 8006782:	7bfb      	ldrb	r3, [r7, #15]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d10a      	bne.n	800679e <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006794:	78fa      	ldrb	r2, [r7, #3]
 8006796:	b292      	uxth	r2, r2
 8006798:	4619      	mov	r1, r3
 800679a:	f000 f918 	bl	80069ce <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800679e:	7bfb      	ldrb	r3, [r7, #15]
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3710      	adds	r7, #16
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 80067a8:	b580      	push	{r7, lr}
 80067aa:	b086      	sub	sp, #24
 80067ac:	af02      	add	r7, sp, #8
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	460b      	mov	r3, r1
 80067b2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	331c      	adds	r3, #28
 80067b8:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80067ba:	887b      	ldrh	r3, [r7, #2]
 80067bc:	9300      	str	r3, [sp, #0]
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067c4:	2100      	movs	r1, #0
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 f83d 	bl	8006846 <USBH_GetDescriptor>
 80067cc:	4603      	mov	r3, r0
 80067ce:	72fb      	strb	r3, [r7, #11]
 80067d0:	7afb      	ldrb	r3, [r7, #11]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d107      	bne.n	80067e6 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80067dc:	887a      	ldrh	r2, [r7, #2]
 80067de:	68f9      	ldr	r1, [r7, #12]
 80067e0:	4618      	mov	r0, r3
 80067e2:	f000 f964 	bl	8006aae <USBH_ParseCfgDesc>
  }

  return status;
 80067e6:	7afb      	ldrb	r3, [r7, #11]
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3710      	adds	r7, #16
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b088      	sub	sp, #32
 80067f4:	af02      	add	r7, sp, #8
 80067f6:	60f8      	str	r0, [r7, #12]
 80067f8:	607a      	str	r2, [r7, #4]
 80067fa:	461a      	mov	r2, r3
 80067fc:	460b      	mov	r3, r1
 80067fe:	72fb      	strb	r3, [r7, #11]
 8006800:	4613      	mov	r3, r2
 8006802:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 8006804:	7afb      	ldrb	r3, [r7, #11]
 8006806:	b29b      	uxth	r3, r3
 8006808:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800680c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 8006814:	893b      	ldrh	r3, [r7, #8]
 8006816:	9300      	str	r3, [sp, #0]
 8006818:	460b      	mov	r3, r1
 800681a:	2100      	movs	r1, #0
 800681c:	68f8      	ldr	r0, [r7, #12]
 800681e:	f000 f812 	bl	8006846 <USBH_GetDescriptor>
 8006822:	4603      	mov	r3, r0
 8006824:	75fb      	strb	r3, [r7, #23]
 8006826:	7dfb      	ldrb	r3, [r7, #23]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d107      	bne.n	800683c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006832:	893a      	ldrh	r2, [r7, #8]
 8006834:	6879      	ldr	r1, [r7, #4]
 8006836:	4618      	mov	r0, r3
 8006838:	f000 fa37 	bl	8006caa <USBH_ParseStringDesc>
  }

  return status;
 800683c:	7dfb      	ldrb	r3, [r7, #23]
}
 800683e:	4618      	mov	r0, r3
 8006840:	3718      	adds	r7, #24
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8006846:	b580      	push	{r7, lr}
 8006848:	b084      	sub	sp, #16
 800684a:	af00      	add	r7, sp, #0
 800684c:	60f8      	str	r0, [r7, #12]
 800684e:	607b      	str	r3, [r7, #4]
 8006850:	460b      	mov	r3, r1
 8006852:	72fb      	strb	r3, [r7, #11]
 8006854:	4613      	mov	r3, r2
 8006856:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	789b      	ldrb	r3, [r3, #2]
 800685c:	2b01      	cmp	r3, #1
 800685e:	d11c      	bne.n	800689a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006860:	7afb      	ldrb	r3, [r7, #11]
 8006862:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006866:	b2da      	uxtb	r2, r3
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2206      	movs	r2, #6
 8006870:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	893a      	ldrh	r2, [r7, #8]
 8006876:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006878:	893b      	ldrh	r3, [r7, #8]
 800687a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800687e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006882:	d104      	bne.n	800688e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f240 4209 	movw	r2, #1033	; 0x409
 800688a:	829a      	strh	r2, [r3, #20]
 800688c:	e002      	b.n	8006894 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2200      	movs	r2, #0
 8006892:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	8b3a      	ldrh	r2, [r7, #24]
 8006898:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800689a:	8b3b      	ldrh	r3, [r7, #24]
 800689c:	461a      	mov	r2, r3
 800689e:	6879      	ldr	r1, [r7, #4]
 80068a0:	68f8      	ldr	r0, [r7, #12]
 80068a2:	f000 fa50 	bl	8006d46 <USBH_CtlReq>
 80068a6:	4603      	mov	r3, r0
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3710      	adds	r7, #16
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}

080068b0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b082      	sub	sp, #8
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	460b      	mov	r3, r1
 80068ba:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	789b      	ldrb	r3, [r3, #2]
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d10f      	bne.n	80068e4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2205      	movs	r2, #5
 80068ce:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80068d0:	78fb      	ldrb	r3, [r7, #3]
 80068d2:	b29a      	uxth	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2200      	movs	r2, #0
 80068e2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 80068e4:	2200      	movs	r2, #0
 80068e6:	2100      	movs	r1, #0
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 fa2c 	bl	8006d46 <USBH_CtlReq>
 80068ee:	4603      	mov	r3, r0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3708      	adds	r7, #8
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	460b      	mov	r3, r1
 8006902:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	789b      	ldrb	r3, [r3, #2]
 8006908:	2b01      	cmp	r3, #1
 800690a:	d10e      	bne.n	800692a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2209      	movs	r2, #9
 8006916:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	887a      	ldrh	r2, [r7, #2]
 800691c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800692a:	2200      	movs	r2, #0
 800692c:	2100      	movs	r1, #0
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 fa09 	bl	8006d46 <USBH_CtlReq>
 8006934:	4603      	mov	r3, r0
}
 8006936:	4618      	mov	r0, r3
 8006938:	3708      	adds	r7, #8
 800693a:	46bd      	mov	sp, r7
 800693c:	bd80      	pop	{r7, pc}

0800693e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800693e:	b580      	push	{r7, lr}
 8006940:	b082      	sub	sp, #8
 8006942:	af00      	add	r7, sp, #0
 8006944:	6078      	str	r0, [r7, #4]
 8006946:	460b      	mov	r3, r1
 8006948:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	789b      	ldrb	r3, [r3, #2]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d10f      	bne.n	8006972 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	2203      	movs	r2, #3
 800695c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800695e:	78fb      	ldrb	r3, [r7, #3]
 8006960:	b29a      	uxth	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2200      	movs	r2, #0
 800696a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2200      	movs	r2, #0
 8006970:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 8006972:	2200      	movs	r2, #0
 8006974:	2100      	movs	r1, #0
 8006976:	6878      	ldr	r0, [r7, #4]
 8006978:	f000 f9e5 	bl	8006d46 <USBH_CtlReq>
 800697c:	4603      	mov	r3, r0
}
 800697e:	4618      	mov	r0, r3
 8006980:	3708      	adds	r7, #8
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}

08006986 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006986:	b580      	push	{r7, lr}
 8006988:	b082      	sub	sp, #8
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
 800698e:	460b      	mov	r3, r1
 8006990:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	789b      	ldrb	r3, [r3, #2]
 8006996:	2b01      	cmp	r3, #1
 8006998:	d10f      	bne.n	80069ba <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2202      	movs	r2, #2
 800699e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80069ac:	78fb      	ldrb	r3, [r7, #3]
 80069ae:	b29a      	uxth	r2, r3
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2200      	movs	r2, #0
 80069b8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 80069ba:	2200      	movs	r2, #0
 80069bc:	2100      	movs	r1, #0
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 f9c1 	bl	8006d46 <USBH_CtlReq>
 80069c4:	4603      	mov	r3, r0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3708      	adds	r7, #8
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}

080069ce <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80069ce:	b480      	push	{r7}
 80069d0:	b085      	sub	sp, #20
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	60f8      	str	r0, [r7, #12]
 80069d6:	60b9      	str	r1, [r7, #8]
 80069d8:	4613      	mov	r3, r2
 80069da:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	781a      	ldrb	r2, [r3, #0]
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	785a      	ldrb	r2, [r3, #1]
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	3302      	adds	r3, #2
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	b29a      	uxth	r2, r3
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	3303      	adds	r3, #3
 80069f8:	781b      	ldrb	r3, [r3, #0]
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	021b      	lsls	r3, r3, #8
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	4313      	orrs	r3, r2
 8006a02:	b29a      	uxth	r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	791a      	ldrb	r2, [r3, #4]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	795a      	ldrb	r2, [r3, #5]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	799a      	ldrb	r2, [r3, #6]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	79da      	ldrb	r2, [r3, #7]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 8006a28:	88fb      	ldrh	r3, [r7, #6]
 8006a2a:	2b08      	cmp	r3, #8
 8006a2c:	d939      	bls.n	8006aa2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8006a2e:	68bb      	ldr	r3, [r7, #8]
 8006a30:	3308      	adds	r3, #8
 8006a32:	781b      	ldrb	r3, [r3, #0]
 8006a34:	b29a      	uxth	r2, r3
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	3309      	adds	r3, #9
 8006a3a:	781b      	ldrb	r3, [r3, #0]
 8006a3c:	b29b      	uxth	r3, r3
 8006a3e:	021b      	lsls	r3, r3, #8
 8006a40:	b29b      	uxth	r3, r3
 8006a42:	4313      	orrs	r3, r2
 8006a44:	b29a      	uxth	r2, r3
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	330a      	adds	r3, #10
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	b29a      	uxth	r2, r3
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	330b      	adds	r3, #11
 8006a56:	781b      	ldrb	r3, [r3, #0]
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	021b      	lsls	r3, r3, #8
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	b29a      	uxth	r2, r3
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	330c      	adds	r3, #12
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	b29a      	uxth	r2, r3
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	330d      	adds	r3, #13
 8006a72:	781b      	ldrb	r3, [r3, #0]
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	021b      	lsls	r3, r3, #8
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	b29a      	uxth	r2, r3
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	7b9a      	ldrb	r2, [r3, #14]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	7bda      	ldrb	r2, [r3, #15]
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	7c1a      	ldrb	r2, [r3, #16]
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	7c5a      	ldrb	r2, [r3, #17]
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	745a      	strb	r2, [r3, #17]
  }
}
 8006aa2:	bf00      	nop
 8006aa4:	3714      	adds	r7, #20
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr

08006aae <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 8006aae:	b580      	push	{r7, lr}
 8006ab0:	b08a      	sub	sp, #40	; 0x28
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	60f8      	str	r0, [r7, #12]
 8006ab6:	60b9      	str	r1, [r7, #8]
 8006ab8:	4613      	mov	r3, r2
 8006aba:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	781a      	ldrb	r2, [r3, #0]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	785a      	ldrb	r2, [r3, #1]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	3302      	adds	r3, #2
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	b29a      	uxth	r2, r3
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	3303      	adds	r3, #3
 8006aec:	781b      	ldrb	r3, [r3, #0]
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	021b      	lsls	r3, r3, #8
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	4313      	orrs	r3, r2
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	791a      	ldrb	r2, [r3, #4]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	795a      	ldrb	r2, [r3, #5]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	799a      	ldrb	r2, [r3, #6]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	79da      	ldrb	r2, [r3, #7]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	7a1a      	ldrb	r2, [r3, #8]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8006b24:	88fb      	ldrh	r3, [r7, #6]
 8006b26:	2b09      	cmp	r3, #9
 8006b28:	d95f      	bls.n	8006bea <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 8006b2a:	2309      	movs	r3, #9
 8006b2c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006b32:	e051      	b.n	8006bd8 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006b34:	f107 0316 	add.w	r3, r7, #22
 8006b38:	4619      	mov	r1, r3
 8006b3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006b3c:	f000 f8e8 	bl	8006d10 <USBH_GetNextDesc>
 8006b40:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 8006b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b44:	785b      	ldrb	r3, [r3, #1]
 8006b46:	2b04      	cmp	r3, #4
 8006b48:	d146      	bne.n	8006bd8 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 8006b4a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b4e:	221a      	movs	r2, #26
 8006b50:	fb02 f303 	mul.w	r3, r2, r3
 8006b54:	3308      	adds	r3, #8
 8006b56:	68fa      	ldr	r2, [r7, #12]
 8006b58:	4413      	add	r3, r2
 8006b5a:	3302      	adds	r3, #2
 8006b5c:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8006b5e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006b60:	69f8      	ldr	r0, [r7, #28]
 8006b62:	f000 f846 	bl	8006bf2 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8006b66:	2300      	movs	r3, #0
 8006b68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006b70:	e022      	b.n	8006bb8 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006b72:	f107 0316 	add.w	r3, r7, #22
 8006b76:	4619      	mov	r1, r3
 8006b78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006b7a:	f000 f8c9 	bl	8006d10 <USBH_GetNextDesc>
 8006b7e:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 8006b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b82:	785b      	ldrb	r3, [r3, #1]
 8006b84:	2b05      	cmp	r3, #5
 8006b86:	d117      	bne.n	8006bb8 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006b88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006b8c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006b90:	3201      	adds	r2, #1
 8006b92:	00d2      	lsls	r2, r2, #3
 8006b94:	211a      	movs	r1, #26
 8006b96:	fb01 f303 	mul.w	r3, r1, r3
 8006b9a:	4413      	add	r3, r2
 8006b9c:	3308      	adds	r3, #8
 8006b9e:	68fa      	ldr	r2, [r7, #12]
 8006ba0:	4413      	add	r3, r2
 8006ba2:	3304      	adds	r3, #4
 8006ba4:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 8006ba6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006ba8:	69b8      	ldr	r0, [r7, #24]
 8006baa:	f000 f851 	bl	8006c50 <USBH_ParseEPDesc>
            ep_ix++;
 8006bae:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	791b      	ldrb	r3, [r3, #4]
 8006bbc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d204      	bcs.n	8006bce <USBH_ParseCfgDesc+0x120>
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	885a      	ldrh	r2, [r3, #2]
 8006bc8:	8afb      	ldrh	r3, [r7, #22]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d8d1      	bhi.n	8006b72 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 8006bce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006bd8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d804      	bhi.n	8006bea <USBH_ParseCfgDesc+0x13c>
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	885a      	ldrh	r2, [r3, #2]
 8006be4:	8afb      	ldrh	r3, [r7, #22]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d8a4      	bhi.n	8006b34 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 8006bea:	bf00      	nop
 8006bec:	3728      	adds	r7, #40	; 0x28
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}

08006bf2 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8006bf2:	b480      	push	{r7}
 8006bf4:	b083      	sub	sp, #12
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
 8006bfa:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	781a      	ldrb	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	785a      	ldrb	r2, [r3, #1]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	789a      	ldrb	r2, [r3, #2]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	78da      	ldrb	r2, [r3, #3]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	791a      	ldrb	r2, [r3, #4]
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	795a      	ldrb	r2, [r3, #5]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	799a      	ldrb	r2, [r3, #6]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	79da      	ldrb	r2, [r3, #7]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8006c3c:	683b      	ldr	r3, [r7, #0]
 8006c3e:	7a1a      	ldrb	r2, [r3, #8]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	721a      	strb	r2, [r3, #8]
}
 8006c44:	bf00      	nop
 8006c46:	370c      	adds	r7, #12
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b083      	sub	sp, #12
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	781a      	ldrb	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	785a      	ldrb	r2, [r3, #1]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	789a      	ldrb	r2, [r3, #2]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	78da      	ldrb	r2, [r3, #3]
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	3304      	adds	r3, #4
 8006c7e:	781b      	ldrb	r3, [r3, #0]
 8006c80:	b29a      	uxth	r2, r3
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	3305      	adds	r3, #5
 8006c86:	781b      	ldrb	r3, [r3, #0]
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	021b      	lsls	r3, r3, #8
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	b29a      	uxth	r2, r3
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	799a      	ldrb	r2, [r3, #6]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	719a      	strb	r2, [r3, #6]
}
 8006c9e:	bf00      	nop
 8006ca0:	370c      	adds	r7, #12
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca8:	4770      	bx	lr

08006caa <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006caa:	b480      	push	{r7}
 8006cac:	b087      	sub	sp, #28
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	60f8      	str	r0, [r7, #12]
 8006cb2:	60b9      	str	r1, [r7, #8]
 8006cb4:	4613      	mov	r3, r2
 8006cb6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	3301      	adds	r3, #1
 8006cbc:	781b      	ldrb	r3, [r3, #0]
 8006cbe:	2b03      	cmp	r3, #3
 8006cc0:	d120      	bne.n	8006d04 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	1e9a      	subs	r2, r3, #2
 8006cc8:	88fb      	ldrh	r3, [r7, #6]
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	bf28      	it	cs
 8006cce:	4613      	movcs	r3, r2
 8006cd0:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	3302      	adds	r3, #2
 8006cd6:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006cd8:	2300      	movs	r3, #0
 8006cda:	82fb      	strh	r3, [r7, #22]
 8006cdc:	e00b      	b.n	8006cf6 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006cde:	8afb      	ldrh	r3, [r7, #22]
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	781a      	ldrb	r2, [r3, #0]
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	3301      	adds	r3, #1
 8006cee:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006cf0:	8afb      	ldrh	r3, [r7, #22]
 8006cf2:	3302      	adds	r3, #2
 8006cf4:	82fb      	strh	r3, [r7, #22]
 8006cf6:	8afa      	ldrh	r2, [r7, #22]
 8006cf8:	8abb      	ldrh	r3, [r7, #20]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d3ef      	bcc.n	8006cde <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006cfe:	68bb      	ldr	r3, [r7, #8]
 8006d00:	2200      	movs	r2, #0
 8006d02:	701a      	strb	r2, [r3, #0]
  }
}
 8006d04:	bf00      	nop
 8006d06:	371c      	adds	r7, #28
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8006d10:	b480      	push	{r7}
 8006d12:	b085      	sub	sp, #20
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	881a      	ldrh	r2, [r3, #0]
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	4413      	add	r3, r2
 8006d26:	b29a      	uxth	r2, r3
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	4413      	add	r3, r2
 8006d36:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006d38:	68fb      	ldr	r3, [r7, #12]
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3714      	adds	r7, #20
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr

08006d46 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006d46:	b580      	push	{r7, lr}
 8006d48:	b086      	sub	sp, #24
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	60f8      	str	r0, [r7, #12]
 8006d4e:	60b9      	str	r1, [r7, #8]
 8006d50:	4613      	mov	r3, r2
 8006d52:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006d54:	2301      	movs	r3, #1
 8006d56:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	789b      	ldrb	r3, [r3, #2]
 8006d5c:	2b01      	cmp	r3, #1
 8006d5e:	d002      	beq.n	8006d66 <USBH_CtlReq+0x20>
 8006d60:	2b02      	cmp	r3, #2
 8006d62:	d00f      	beq.n	8006d84 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006d64:	e027      	b.n	8006db6 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	88fa      	ldrh	r2, [r7, #6]
 8006d70:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2201      	movs	r2, #1
 8006d76:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	75fb      	strb	r3, [r7, #23]
      break;
 8006d82:	e018      	b.n	8006db6 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f000 f81b 	bl	8006dc0 <USBH_HandleControl>
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006d8e:	7dfb      	ldrb	r3, [r7, #23]
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <USBH_CtlReq+0x54>
 8006d94:	7dfb      	ldrb	r3, [r7, #23]
 8006d96:	2b03      	cmp	r3, #3
 8006d98:	d106      	bne.n	8006da8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2200      	movs	r2, #0
 8006da4:	761a      	strb	r2, [r3, #24]
      break;
 8006da6:	e005      	b.n	8006db4 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006da8:	7dfb      	ldrb	r3, [r7, #23]
 8006daa:	2b02      	cmp	r3, #2
 8006dac:	d102      	bne.n	8006db4 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2201      	movs	r2, #1
 8006db2:	709a      	strb	r2, [r3, #2]
      break;
 8006db4:	bf00      	nop
  }
  return status;
 8006db6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3718      	adds	r7, #24
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b086      	sub	sp, #24
 8006dc4:	af02      	add	r7, sp, #8
 8006dc6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	7e1b      	ldrb	r3, [r3, #24]
 8006dd4:	3b01      	subs	r3, #1
 8006dd6:	2b0a      	cmp	r3, #10
 8006dd8:	f200 8158 	bhi.w	800708c <USBH_HandleControl+0x2cc>
 8006ddc:	a201      	add	r2, pc, #4	; (adr r2, 8006de4 <USBH_HandleControl+0x24>)
 8006dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de2:	bf00      	nop
 8006de4:	08006e11 	.word	0x08006e11
 8006de8:	08006e2b 	.word	0x08006e2b
 8006dec:	08006e95 	.word	0x08006e95
 8006df0:	08006ebb 	.word	0x08006ebb
 8006df4:	08006ef3 	.word	0x08006ef3
 8006df8:	08006f1f 	.word	0x08006f1f
 8006dfc:	08006f71 	.word	0x08006f71
 8006e00:	08006f93 	.word	0x08006f93
 8006e04:	08006fcf 	.word	0x08006fcf
 8006e08:	08006ff7 	.word	0x08006ff7
 8006e0c:	08007035 	.word	0x08007035
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f103 0110 	add.w	r1, r3, #16
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	795b      	ldrb	r3, [r3, #5]
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f000 f945 	bl	80070ac <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2202      	movs	r2, #2
 8006e26:	761a      	strb	r2, [r3, #24]
      break;
 8006e28:	e13b      	b.n	80070a2 <USBH_HandleControl+0x2e2>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	795b      	ldrb	r3, [r3, #5]
 8006e2e:	4619      	mov	r1, r3
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f000 fcc7 	bl	80077c4 <USBH_LL_GetURBState>
 8006e36:	4603      	mov	r3, r0
 8006e38:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006e3a:	7bbb      	ldrb	r3, [r7, #14]
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d11e      	bne.n	8006e7e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	7c1b      	ldrb	r3, [r3, #16]
 8006e44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006e48:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	8adb      	ldrh	r3, [r3, #22]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d00a      	beq.n	8006e68 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006e52:	7b7b      	ldrb	r3, [r7, #13]
 8006e54:	2b80      	cmp	r3, #128	; 0x80
 8006e56:	d103      	bne.n	8006e60 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2203      	movs	r2, #3
 8006e5c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006e5e:	e117      	b.n	8007090 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_DATA_OUT;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2205      	movs	r2, #5
 8006e64:	761a      	strb	r2, [r3, #24]
      break;
 8006e66:	e113      	b.n	8007090 <USBH_HandleControl+0x2d0>
          if (direction == USB_D2H)
 8006e68:	7b7b      	ldrb	r3, [r7, #13]
 8006e6a:	2b80      	cmp	r3, #128	; 0x80
 8006e6c:	d103      	bne.n	8006e76 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2209      	movs	r2, #9
 8006e72:	761a      	strb	r2, [r3, #24]
      break;
 8006e74:	e10c      	b.n	8007090 <USBH_HandleControl+0x2d0>
            phost->Control.state = CTRL_STATUS_IN;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2207      	movs	r2, #7
 8006e7a:	761a      	strb	r2, [r3, #24]
      break;
 8006e7c:	e108      	b.n	8007090 <USBH_HandleControl+0x2d0>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006e7e:	7bbb      	ldrb	r3, [r7, #14]
 8006e80:	2b04      	cmp	r3, #4
 8006e82:	d003      	beq.n	8006e8c <USBH_HandleControl+0xcc>
 8006e84:	7bbb      	ldrb	r3, [r7, #14]
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	f040 8102 	bne.w	8007090 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	220b      	movs	r2, #11
 8006e90:	761a      	strb	r2, [r3, #24]
      break;
 8006e92:	e0fd      	b.n	8007090 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6899      	ldr	r1, [r3, #8]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	899a      	ldrh	r2, [r3, #12]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	791b      	ldrb	r3, [r3, #4]
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 f93c 	bl	800712a <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2204      	movs	r2, #4
 8006eb6:	761a      	strb	r2, [r3, #24]
      break;
 8006eb8:	e0f3      	b.n	80070a2 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	791b      	ldrb	r3, [r3, #4]
 8006ebe:	4619      	mov	r1, r3
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f000 fc7f 	bl	80077c4 <USBH_LL_GetURBState>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006eca:	7bbb      	ldrb	r3, [r7, #14]
 8006ecc:	2b01      	cmp	r3, #1
 8006ece:	d102      	bne.n	8006ed6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2209      	movs	r2, #9
 8006ed4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006ed6:	7bbb      	ldrb	r3, [r7, #14]
 8006ed8:	2b05      	cmp	r3, #5
 8006eda:	d102      	bne.n	8006ee2 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006edc:	2303      	movs	r3, #3
 8006ede:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006ee0:	e0d8      	b.n	8007094 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8006ee2:	7bbb      	ldrb	r3, [r7, #14]
 8006ee4:	2b04      	cmp	r3, #4
 8006ee6:	f040 80d5 	bne.w	8007094 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	220b      	movs	r2, #11
 8006eee:	761a      	strb	r2, [r3, #24]
      break;
 8006ef0:	e0d0      	b.n	8007094 <USBH_HandleControl+0x2d4>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6899      	ldr	r1, [r3, #8]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	899a      	ldrh	r2, [r3, #12]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	7958      	ldrb	r0, [r3, #5]
 8006efe:	2301      	movs	r3, #1
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	4603      	mov	r3, r0
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f000 f8eb 	bl	80070e0 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006f10:	b29a      	uxth	r2, r3
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2206      	movs	r2, #6
 8006f1a:	761a      	strb	r2, [r3, #24]
      break;
 8006f1c:	e0c1      	b.n	80070a2 <USBH_HandleControl+0x2e2>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	795b      	ldrb	r3, [r3, #5]
 8006f22:	4619      	mov	r1, r3
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f000 fc4d 	bl	80077c4 <USBH_LL_GetURBState>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006f2e:	7bbb      	ldrb	r3, [r7, #14]
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d103      	bne.n	8006f3c <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2207      	movs	r2, #7
 8006f38:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006f3a:	e0ad      	b.n	8007098 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_STALL)
 8006f3c:	7bbb      	ldrb	r3, [r7, #14]
 8006f3e:	2b05      	cmp	r3, #5
 8006f40:	d105      	bne.n	8006f4e <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	220c      	movs	r2, #12
 8006f46:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	73fb      	strb	r3, [r7, #15]
      break;
 8006f4c:	e0a4      	b.n	8007098 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006f4e:	7bbb      	ldrb	r3, [r7, #14]
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d103      	bne.n	8006f5c <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2205      	movs	r2, #5
 8006f58:	761a      	strb	r2, [r3, #24]
      break;
 8006f5a:	e09d      	b.n	8007098 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_ERROR)
 8006f5c:	7bbb      	ldrb	r3, [r7, #14]
 8006f5e:	2b04      	cmp	r3, #4
 8006f60:	f040 809a 	bne.w	8007098 <USBH_HandleControl+0x2d8>
          phost->Control.state = CTRL_ERROR;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	220b      	movs	r2, #11
 8006f68:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8006f6a:	2302      	movs	r3, #2
 8006f6c:	73fb      	strb	r3, [r7, #15]
      break;
 8006f6e:	e093      	b.n	8007098 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	791b      	ldrb	r3, [r3, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	2100      	movs	r1, #0
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 f8d6 	bl	800712a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006f84:	b29a      	uxth	r2, r3
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2208      	movs	r2, #8
 8006f8e:	761a      	strb	r2, [r3, #24]

      break;
 8006f90:	e087      	b.n	80070a2 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	791b      	ldrb	r3, [r3, #4]
 8006f96:	4619      	mov	r1, r3
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 fc13 	bl	80077c4 <USBH_LL_GetURBState>
 8006f9e:	4603      	mov	r3, r0
 8006fa0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006fa2:	7bbb      	ldrb	r3, [r7, #14]
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d105      	bne.n	8006fb4 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	220d      	movs	r2, #13
 8006fac:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8006fb2:	e073      	b.n	800709c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_ERROR)
 8006fb4:	7bbb      	ldrb	r3, [r7, #14]
 8006fb6:	2b04      	cmp	r3, #4
 8006fb8:	d103      	bne.n	8006fc2 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	220b      	movs	r2, #11
 8006fbe:	761a      	strb	r2, [r3, #24]
      break;
 8006fc0:	e06c      	b.n	800709c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_STALL)
 8006fc2:	7bbb      	ldrb	r3, [r7, #14]
 8006fc4:	2b05      	cmp	r3, #5
 8006fc6:	d169      	bne.n	800709c <USBH_HandleControl+0x2dc>
          status = USBH_NOT_SUPPORTED;
 8006fc8:	2303      	movs	r3, #3
 8006fca:	73fb      	strb	r3, [r7, #15]
      break;
 8006fcc:	e066      	b.n	800709c <USBH_HandleControl+0x2dc>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	795a      	ldrb	r2, [r3, #5]
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	9300      	str	r3, [sp, #0]
 8006fd6:	4613      	mov	r3, r2
 8006fd8:	2200      	movs	r2, #0
 8006fda:	2100      	movs	r1, #0
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f000 f87f 	bl	80070e0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006fe8:	b29a      	uxth	r2, r3
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	220a      	movs	r2, #10
 8006ff2:	761a      	strb	r2, [r3, #24]
      break;
 8006ff4:	e055      	b.n	80070a2 <USBH_HandleControl+0x2e2>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	795b      	ldrb	r3, [r3, #5]
 8006ffa:	4619      	mov	r1, r3
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f000 fbe1 	bl	80077c4 <USBH_LL_GetURBState>
 8007002:	4603      	mov	r3, r0
 8007004:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007006:	7bbb      	ldrb	r3, [r7, #14]
 8007008:	2b01      	cmp	r3, #1
 800700a:	d105      	bne.n	8007018 <USBH_HandleControl+0x258>
      {
        status = USBH_OK;
 800700c:	2300      	movs	r3, #0
 800700e:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	220d      	movs	r2, #13
 8007014:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8007016:	e043      	b.n	80070a0 <USBH_HandleControl+0x2e0>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007018:	7bbb      	ldrb	r3, [r7, #14]
 800701a:	2b02      	cmp	r3, #2
 800701c:	d103      	bne.n	8007026 <USBH_HandleControl+0x266>
        phost->Control.state = CTRL_STATUS_OUT;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2209      	movs	r2, #9
 8007022:	761a      	strb	r2, [r3, #24]
      break;
 8007024:	e03c      	b.n	80070a0 <USBH_HandleControl+0x2e0>
        if (URB_Status == USBH_URB_ERROR)
 8007026:	7bbb      	ldrb	r3, [r7, #14]
 8007028:	2b04      	cmp	r3, #4
 800702a:	d139      	bne.n	80070a0 <USBH_HandleControl+0x2e0>
          phost->Control.state = CTRL_ERROR;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	220b      	movs	r2, #11
 8007030:	761a      	strb	r2, [r3, #24]
      break;
 8007032:	e035      	b.n	80070a0 <USBH_HandleControl+0x2e0>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	7e5b      	ldrb	r3, [r3, #25]
 8007038:	3301      	adds	r3, #1
 800703a:	b2da      	uxtb	r2, r3
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	765a      	strb	r2, [r3, #25]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	7e5b      	ldrb	r3, [r3, #25]
 8007044:	2b02      	cmp	r3, #2
 8007046:	d806      	bhi.n	8007056 <USBH_HandleControl+0x296>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2201      	movs	r2, #1
 8007052:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007054:	e025      	b.n	80070a2 <USBH_HandleControl+0x2e2>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800705c:	2106      	movs	r1, #6
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2200      	movs	r2, #0
 8007066:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	795b      	ldrb	r3, [r3, #5]
 800706c:	4619      	mov	r1, r3
 800706e:	6878      	ldr	r0, [r7, #4]
 8007070:	f000 f90c 	bl	800728c <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	791b      	ldrb	r3, [r3, #4]
 8007078:	4619      	mov	r1, r3
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f000 f906 	bl	800728c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007086:	2302      	movs	r3, #2
 8007088:	73fb      	strb	r3, [r7, #15]
      break;
 800708a:	e00a      	b.n	80070a2 <USBH_HandleControl+0x2e2>

    default:
      break;
 800708c:	bf00      	nop
 800708e:	e008      	b.n	80070a2 <USBH_HandleControl+0x2e2>
      break;
 8007090:	bf00      	nop
 8007092:	e006      	b.n	80070a2 <USBH_HandleControl+0x2e2>
      break;
 8007094:	bf00      	nop
 8007096:	e004      	b.n	80070a2 <USBH_HandleControl+0x2e2>
      break;
 8007098:	bf00      	nop
 800709a:	e002      	b.n	80070a2 <USBH_HandleControl+0x2e2>
      break;
 800709c:	bf00      	nop
 800709e:	e000      	b.n	80070a2 <USBH_HandleControl+0x2e2>
      break;
 80070a0:	bf00      	nop
  }

  return status;
 80070a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3710      	adds	r7, #16
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b088      	sub	sp, #32
 80070b0:	af04      	add	r7, sp, #16
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	4613      	mov	r3, r2
 80070b8:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80070ba:	79f9      	ldrb	r1, [r7, #7]
 80070bc:	2300      	movs	r3, #0
 80070be:	9303      	str	r3, [sp, #12]
 80070c0:	2308      	movs	r3, #8
 80070c2:	9302      	str	r3, [sp, #8]
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	9301      	str	r3, [sp, #4]
 80070c8:	2300      	movs	r3, #0
 80070ca:	9300      	str	r3, [sp, #0]
 80070cc:	2300      	movs	r3, #0
 80070ce:	2200      	movs	r2, #0
 80070d0:	68f8      	ldr	r0, [r7, #12]
 80070d2:	f000 fb46 	bl	8007762 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 80070d6:	2300      	movs	r3, #0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3710      	adds	r7, #16
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}

080070e0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b088      	sub	sp, #32
 80070e4:	af04      	add	r7, sp, #16
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	4611      	mov	r1, r2
 80070ec:	461a      	mov	r2, r3
 80070ee:	460b      	mov	r3, r1
 80070f0:	80fb      	strh	r3, [r7, #6]
 80070f2:	4613      	mov	r3, r2
 80070f4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d001      	beq.n	8007104 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007100:	2300      	movs	r3, #0
 8007102:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007104:	7979      	ldrb	r1, [r7, #5]
 8007106:	7e3b      	ldrb	r3, [r7, #24]
 8007108:	9303      	str	r3, [sp, #12]
 800710a:	88fb      	ldrh	r3, [r7, #6]
 800710c:	9302      	str	r3, [sp, #8]
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	9301      	str	r3, [sp, #4]
 8007112:	2301      	movs	r3, #1
 8007114:	9300      	str	r3, [sp, #0]
 8007116:	2300      	movs	r3, #0
 8007118:	2200      	movs	r2, #0
 800711a:	68f8      	ldr	r0, [r7, #12]
 800711c:	f000 fb21 	bl	8007762 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3710      	adds	r7, #16
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}

0800712a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800712a:	b580      	push	{r7, lr}
 800712c:	b088      	sub	sp, #32
 800712e:	af04      	add	r7, sp, #16
 8007130:	60f8      	str	r0, [r7, #12]
 8007132:	60b9      	str	r1, [r7, #8]
 8007134:	4611      	mov	r1, r2
 8007136:	461a      	mov	r2, r3
 8007138:	460b      	mov	r3, r1
 800713a:	80fb      	strh	r3, [r7, #6]
 800713c:	4613      	mov	r3, r2
 800713e:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8007140:	7979      	ldrb	r1, [r7, #5]
 8007142:	2300      	movs	r3, #0
 8007144:	9303      	str	r3, [sp, #12]
 8007146:	88fb      	ldrh	r3, [r7, #6]
 8007148:	9302      	str	r3, [sp, #8]
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	9301      	str	r3, [sp, #4]
 800714e:	2301      	movs	r3, #1
 8007150:	9300      	str	r3, [sp, #0]
 8007152:	2300      	movs	r3, #0
 8007154:	2201      	movs	r2, #1
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f000 fb03 	bl	8007762 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800715c:	2300      	movs	r3, #0

}
 800715e:	4618      	mov	r0, r3
 8007160:	3710      	adds	r7, #16
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}

08007166 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007166:	b580      	push	{r7, lr}
 8007168:	b088      	sub	sp, #32
 800716a:	af04      	add	r7, sp, #16
 800716c:	60f8      	str	r0, [r7, #12]
 800716e:	60b9      	str	r1, [r7, #8]
 8007170:	4611      	mov	r1, r2
 8007172:	461a      	mov	r2, r3
 8007174:	460b      	mov	r3, r1
 8007176:	80fb      	strh	r3, [r7, #6]
 8007178:	4613      	mov	r3, r2
 800717a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007182:	2b00      	cmp	r3, #0
 8007184:	d001      	beq.n	800718a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007186:	2300      	movs	r3, #0
 8007188:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800718a:	7979      	ldrb	r1, [r7, #5]
 800718c:	7e3b      	ldrb	r3, [r7, #24]
 800718e:	9303      	str	r3, [sp, #12]
 8007190:	88fb      	ldrh	r3, [r7, #6]
 8007192:	9302      	str	r3, [sp, #8]
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	9301      	str	r3, [sp, #4]
 8007198:	2301      	movs	r3, #1
 800719a:	9300      	str	r3, [sp, #0]
 800719c:	2302      	movs	r3, #2
 800719e:	2200      	movs	r2, #0
 80071a0:	68f8      	ldr	r0, [r7, #12]
 80071a2:	f000 fade 	bl	8007762 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80071a6:	2300      	movs	r3, #0
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3710      	adds	r7, #16
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}

080071b0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b088      	sub	sp, #32
 80071b4:	af04      	add	r7, sp, #16
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	60b9      	str	r1, [r7, #8]
 80071ba:	4611      	mov	r1, r2
 80071bc:	461a      	mov	r2, r3
 80071be:	460b      	mov	r3, r1
 80071c0:	80fb      	strh	r3, [r7, #6]
 80071c2:	4613      	mov	r3, r2
 80071c4:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80071c6:	7979      	ldrb	r1, [r7, #5]
 80071c8:	2300      	movs	r3, #0
 80071ca:	9303      	str	r3, [sp, #12]
 80071cc:	88fb      	ldrh	r3, [r7, #6]
 80071ce:	9302      	str	r3, [sp, #8]
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	9301      	str	r3, [sp, #4]
 80071d4:	2301      	movs	r3, #1
 80071d6:	9300      	str	r3, [sp, #0]
 80071d8:	2302      	movs	r3, #2
 80071da:	2201      	movs	r2, #1
 80071dc:	68f8      	ldr	r0, [r7, #12]
 80071de:	f000 fac0 	bl	8007762 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3710      	adds	r7, #16
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b086      	sub	sp, #24
 80071f0:	af04      	add	r7, sp, #16
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	4608      	mov	r0, r1
 80071f6:	4611      	mov	r1, r2
 80071f8:	461a      	mov	r2, r3
 80071fa:	4603      	mov	r3, r0
 80071fc:	70fb      	strb	r3, [r7, #3]
 80071fe:	460b      	mov	r3, r1
 8007200:	70bb      	strb	r3, [r7, #2]
 8007202:	4613      	mov	r3, r2
 8007204:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007206:	7878      	ldrb	r0, [r7, #1]
 8007208:	78ba      	ldrb	r2, [r7, #2]
 800720a:	78f9      	ldrb	r1, [r7, #3]
 800720c:	8b3b      	ldrh	r3, [r7, #24]
 800720e:	9302      	str	r3, [sp, #8]
 8007210:	7d3b      	ldrb	r3, [r7, #20]
 8007212:	9301      	str	r3, [sp, #4]
 8007214:	7c3b      	ldrb	r3, [r7, #16]
 8007216:	9300      	str	r3, [sp, #0]
 8007218:	4603      	mov	r3, r0
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 fa53 	bl	80076c6 <USBH_LL_OpenPipe>

  return USBH_OK;
 8007220:	2300      	movs	r3, #0
}
 8007222:	4618      	mov	r0, r3
 8007224:	3708      	adds	r7, #8
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}

0800722a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800722a:	b580      	push	{r7, lr}
 800722c:	b082      	sub	sp, #8
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
 8007232:	460b      	mov	r3, r1
 8007234:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8007236:	78fb      	ldrb	r3, [r7, #3]
 8007238:	4619      	mov	r1, r3
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 fa72 	bl	8007724 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007240:	2300      	movs	r3, #0
}
 8007242:	4618      	mov	r0, r3
 8007244:	3708      	adds	r7, #8
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}

0800724a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800724a:	b580      	push	{r7, lr}
 800724c:	b084      	sub	sp, #16
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
 8007252:	460b      	mov	r3, r1
 8007254:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 f837 	bl	80072ca <USBH_GetFreePipe>
 800725c:	4603      	mov	r3, r0
 800725e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007260:	89fb      	ldrh	r3, [r7, #14]
 8007262:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007266:	4293      	cmp	r3, r2
 8007268:	d00a      	beq.n	8007280 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800726a:	89fb      	ldrh	r3, [r7, #14]
 800726c:	f003 030f 	and.w	r3, r3, #15
 8007270:	78fa      	ldrb	r2, [r7, #3]
 8007272:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007276:	6879      	ldr	r1, [r7, #4]
 8007278:	33e0      	adds	r3, #224	; 0xe0
 800727a:	009b      	lsls	r3, r3, #2
 800727c:	440b      	add	r3, r1
 800727e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007280:	89fb      	ldrh	r3, [r7, #14]
 8007282:	b2db      	uxtb	r3, r3
}
 8007284:	4618      	mov	r0, r3
 8007286:	3710      	adds	r7, #16
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800728c:	b480      	push	{r7}
 800728e:	b083      	sub	sp, #12
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
 8007294:	460b      	mov	r3, r1
 8007296:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8007298:	78fb      	ldrb	r3, [r7, #3]
 800729a:	2b0a      	cmp	r3, #10
 800729c:	d80e      	bhi.n	80072bc <USBH_FreePipe+0x30>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800729e:	78f8      	ldrb	r0, [r7, #3]
 80072a0:	78fb      	ldrb	r3, [r7, #3]
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	33e0      	adds	r3, #224	; 0xe0
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	4413      	add	r3, r2
 80072aa:	685b      	ldr	r3, [r3, #4]
 80072ac:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80072b0:	6879      	ldr	r1, [r7, #4]
 80072b2:	f100 03e0 	add.w	r3, r0, #224	; 0xe0
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	440b      	add	r3, r1
 80072ba:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80072bc:	2300      	movs	r3, #0
}
 80072be:	4618      	mov	r0, r3
 80072c0:	370c      	adds	r7, #12
 80072c2:	46bd      	mov	sp, r7
 80072c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c8:	4770      	bx	lr

080072ca <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80072ca:	b480      	push	{r7}
 80072cc:	b085      	sub	sp, #20
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80072d2:	2300      	movs	r3, #0
 80072d4:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80072d6:	2300      	movs	r3, #0
 80072d8:	73fb      	strb	r3, [r7, #15]
 80072da:	e00f      	b.n	80072fc <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80072dc:	7bfb      	ldrb	r3, [r7, #15]
 80072de:	687a      	ldr	r2, [r7, #4]
 80072e0:	33e0      	adds	r3, #224	; 0xe0
 80072e2:	009b      	lsls	r3, r3, #2
 80072e4:	4413      	add	r3, r2
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d102      	bne.n	80072f6 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80072f0:	7bfb      	ldrb	r3, [r7, #15]
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	e007      	b.n	8007306 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 80072f6:	7bfb      	ldrb	r3, [r7, #15]
 80072f8:	3301      	adds	r3, #1
 80072fa:	73fb      	strb	r3, [r7, #15]
 80072fc:	7bfb      	ldrb	r3, [r7, #15]
 80072fe:	2b0a      	cmp	r3, #10
 8007300:	d9ec      	bls.n	80072dc <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007302:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007306:	4618      	mov	r0, r3
 8007308:	3714      	adds	r7, #20
 800730a:	46bd      	mov	sp, r7
 800730c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007310:	4770      	bx	lr
	...

08007314 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8007318:	2201      	movs	r2, #1
 800731a:	490e      	ldr	r1, [pc, #56]	; (8007354 <MX_USB_HOST_Init+0x40>)
 800731c:	480e      	ldr	r0, [pc, #56]	; (8007358 <MX_USB_HOST_Init+0x44>)
 800731e:	f7fe fc9d 	bl	8005c5c <USBH_Init>
 8007322:	4603      	mov	r3, r0
 8007324:	2b00      	cmp	r3, #0
 8007326:	d001      	beq.n	800732c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8007328:	f7f9 fb4c 	bl	80009c4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800732c:	490b      	ldr	r1, [pc, #44]	; (800735c <MX_USB_HOST_Init+0x48>)
 800732e:	480a      	ldr	r0, [pc, #40]	; (8007358 <MX_USB_HOST_Init+0x44>)
 8007330:	f7fe fd22 	bl	8005d78 <USBH_RegisterClass>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d001      	beq.n	800733e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800733a:	f7f9 fb43 	bl	80009c4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800733e:	4806      	ldr	r0, [pc, #24]	; (8007358 <MX_USB_HOST_Init+0x44>)
 8007340:	f7fe fda6 	bl	8005e90 <USBH_Start>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d001      	beq.n	800734e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800734a:	f7f9 fb3b 	bl	80009c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800734e:	bf00      	nop
 8007350:	bd80      	pop	{r7, pc}
 8007352:	bf00      	nop
 8007354:	08007375 	.word	0x08007375
 8007358:	20000200 	.word	0x20000200
 800735c:	2000000c 	.word	0x2000000c

08007360 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8007364:	4802      	ldr	r0, [pc, #8]	; (8007370 <MX_USB_HOST_Process+0x10>)
 8007366:	f7fe fda3 	bl	8005eb0 <USBH_Process>
}
 800736a:	bf00      	nop
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	20000200 	.word	0x20000200

08007374 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	460b      	mov	r3, r1
 800737e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007380:	78fb      	ldrb	r3, [r7, #3]
 8007382:	3b01      	subs	r3, #1
 8007384:	2b04      	cmp	r3, #4
 8007386:	d819      	bhi.n	80073bc <USBH_UserProcess+0x48>
 8007388:	a201      	add	r2, pc, #4	; (adr r2, 8007390 <USBH_UserProcess+0x1c>)
 800738a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800738e:	bf00      	nop
 8007390:	080073bd 	.word	0x080073bd
 8007394:	080073ad 	.word	0x080073ad
 8007398:	080073bd 	.word	0x080073bd
 800739c:	080073b5 	.word	0x080073b5
 80073a0:	080073a5 	.word	0x080073a5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80073a4:	4b09      	ldr	r3, [pc, #36]	; (80073cc <USBH_UserProcess+0x58>)
 80073a6:	2203      	movs	r2, #3
 80073a8:	701a      	strb	r2, [r3, #0]
  break;
 80073aa:	e008      	b.n	80073be <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80073ac:	4b07      	ldr	r3, [pc, #28]	; (80073cc <USBH_UserProcess+0x58>)
 80073ae:	2202      	movs	r2, #2
 80073b0:	701a      	strb	r2, [r3, #0]
  break;
 80073b2:	e004      	b.n	80073be <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80073b4:	4b05      	ldr	r3, [pc, #20]	; (80073cc <USBH_UserProcess+0x58>)
 80073b6:	2201      	movs	r2, #1
 80073b8:	701a      	strb	r2, [r3, #0]
  break;
 80073ba:	e000      	b.n	80073be <USBH_UserProcess+0x4a>

  default:
  break;
 80073bc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80073be:	bf00      	nop
 80073c0:	370c      	adds	r7, #12
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	200000b4 	.word	0x200000b4

080073d0 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b08a      	sub	sp, #40	; 0x28
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073d8:	f107 0314 	add.w	r3, r7, #20
 80073dc:	2200      	movs	r2, #0
 80073de:	601a      	str	r2, [r3, #0]
 80073e0:	605a      	str	r2, [r3, #4]
 80073e2:	609a      	str	r2, [r3, #8]
 80073e4:	60da      	str	r2, [r3, #12]
 80073e6:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80073f0:	d147      	bne.n	8007482 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073f2:	2300      	movs	r3, #0
 80073f4:	613b      	str	r3, [r7, #16]
 80073f6:	4a25      	ldr	r2, [pc, #148]	; (800748c <HAL_HCD_MspInit+0xbc>)
 80073f8:	4b24      	ldr	r3, [pc, #144]	; (800748c <HAL_HCD_MspInit+0xbc>)
 80073fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073fc:	f043 0301 	orr.w	r3, r3, #1
 8007400:	6313      	str	r3, [r2, #48]	; 0x30
 8007402:	4b22      	ldr	r3, [pc, #136]	; (800748c <HAL_HCD_MspInit+0xbc>)
 8007404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007406:	f003 0301 	and.w	r3, r3, #1
 800740a:	613b      	str	r3, [r7, #16]
 800740c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800740e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007414:	2300      	movs	r3, #0
 8007416:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007418:	2300      	movs	r3, #0
 800741a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800741c:	f107 0314 	add.w	r3, r7, #20
 8007420:	4619      	mov	r1, r3
 8007422:	481b      	ldr	r0, [pc, #108]	; (8007490 <HAL_HCD_MspInit+0xc0>)
 8007424:	f7f9 fe6a 	bl	80010fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8007428:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800742c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800742e:	2302      	movs	r3, #2
 8007430:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007432:	2300      	movs	r3, #0
 8007434:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007436:	2303      	movs	r3, #3
 8007438:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800743a:	230a      	movs	r3, #10
 800743c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800743e:	f107 0314 	add.w	r3, r7, #20
 8007442:	4619      	mov	r1, r3
 8007444:	4812      	ldr	r0, [pc, #72]	; (8007490 <HAL_HCD_MspInit+0xc0>)
 8007446:	f7f9 fe59 	bl	80010fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800744a:	4a10      	ldr	r2, [pc, #64]	; (800748c <HAL_HCD_MspInit+0xbc>)
 800744c:	4b0f      	ldr	r3, [pc, #60]	; (800748c <HAL_HCD_MspInit+0xbc>)
 800744e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007450:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007454:	6353      	str	r3, [r2, #52]	; 0x34
 8007456:	2300      	movs	r3, #0
 8007458:	60fb      	str	r3, [r7, #12]
 800745a:	4a0c      	ldr	r2, [pc, #48]	; (800748c <HAL_HCD_MspInit+0xbc>)
 800745c:	4b0b      	ldr	r3, [pc, #44]	; (800748c <HAL_HCD_MspInit+0xbc>)
 800745e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007460:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007464:	6453      	str	r3, [r2, #68]	; 0x44
 8007466:	4b09      	ldr	r3, [pc, #36]	; (800748c <HAL_HCD_MspInit+0xbc>)
 8007468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800746a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800746e:	60fb      	str	r3, [r7, #12]
 8007470:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007472:	2200      	movs	r2, #0
 8007474:	2100      	movs	r1, #0
 8007476:	2043      	movs	r0, #67	; 0x43
 8007478:	f7f9 fe09 	bl	800108e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800747c:	2043      	movs	r0, #67	; 0x43
 800747e:	f7f9 fe22 	bl	80010c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007482:	bf00      	nop
 8007484:	3728      	adds	r7, #40	; 0x28
 8007486:	46bd      	mov	sp, r7
 8007488:	bd80      	pop	{r7, pc}
 800748a:	bf00      	nop
 800748c:	40023800 	.word	0x40023800
 8007490:	40020000 	.word	0x40020000

08007494 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80074a2:	4618      	mov	r0, r3
 80074a4:	f7ff f8d7 	bl	8006656 <USBH_LL_IncTimer>
}
 80074a8:	bf00      	nop
 80074aa:	3708      	adds	r7, #8
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}

080074b0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b082      	sub	sp, #8
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80074be:	4618      	mov	r0, r3
 80074c0:	f7ff f90f 	bl	80066e2 <USBH_LL_Connect>
}
 80074c4:	bf00      	nop
 80074c6:	3708      	adds	r7, #8
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}

080074cc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80074da:	4618      	mov	r0, r3
 80074dc:	f7ff f918 	bl	8006710 <USBH_LL_Disconnect>
}
 80074e0:	bf00      	nop
 80074e2:	3708      	adds	r7, #8
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b083      	sub	sp, #12
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	460b      	mov	r3, r1
 80074f2:	70fb      	strb	r3, [r7, #3]
 80074f4:	4613      	mov	r3, r2
 80074f6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80074f8:	bf00      	nop
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr

08007504 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b082      	sub	sp, #8
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007512:	4618      	mov	r0, r3
 8007514:	f7ff f8c9 	bl	80066aa <USBH_LL_PortEnabled>
}
 8007518:	bf00      	nop
 800751a:	3708      	adds	r7, #8
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b082      	sub	sp, #8
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800752e:	4618      	mov	r0, r3
 8007530:	f7ff f8c9 	bl	80066c6 <USBH_LL_PortDisabled>
}
 8007534:	bf00      	nop
 8007536:	3708      	adds	r7, #8
 8007538:	46bd      	mov	sp, r7
 800753a:	bd80      	pop	{r7, pc}

0800753c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b082      	sub	sp, #8
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800754a:	2b01      	cmp	r3, #1
 800754c:	d12a      	bne.n	80075a4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800754e:	4a18      	ldr	r2, [pc, #96]	; (80075b0 <USBH_LL_Init+0x74>)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	4a15      	ldr	r2, [pc, #84]	; (80075b0 <USBH_LL_Init+0x74>)
 800755a:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800755e:	4b14      	ldr	r3, [pc, #80]	; (80075b0 <USBH_LL_Init+0x74>)
 8007560:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007564:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007566:	4b12      	ldr	r3, [pc, #72]	; (80075b0 <USBH_LL_Init+0x74>)
 8007568:	2208      	movs	r2, #8
 800756a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800756c:	4b10      	ldr	r3, [pc, #64]	; (80075b0 <USBH_LL_Init+0x74>)
 800756e:	2201      	movs	r2, #1
 8007570:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007572:	4b0f      	ldr	r3, [pc, #60]	; (80075b0 <USBH_LL_Init+0x74>)
 8007574:	2200      	movs	r2, #0
 8007576:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007578:	4b0d      	ldr	r3, [pc, #52]	; (80075b0 <USBH_LL_Init+0x74>)
 800757a:	2202      	movs	r2, #2
 800757c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800757e:	4b0c      	ldr	r3, [pc, #48]	; (80075b0 <USBH_LL_Init+0x74>)
 8007580:	2200      	movs	r2, #0
 8007582:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007584:	480a      	ldr	r0, [pc, #40]	; (80075b0 <USBH_LL_Init+0x74>)
 8007586:	f7f9 ff87 	bl	8001498 <HAL_HCD_Init>
 800758a:	4603      	mov	r3, r0
 800758c:	2b00      	cmp	r3, #0
 800758e:	d001      	beq.n	8007594 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007590:	f7f9 fa18 	bl	80009c4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007594:	4806      	ldr	r0, [pc, #24]	; (80075b0 <USBH_LL_Init+0x74>)
 8007596:	f7fa fb8b 	bl	8001cb0 <HAL_HCD_GetCurrentFrame>
 800759a:	4603      	mov	r3, r0
 800759c:	4619      	mov	r1, r3
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f7ff f84a 	bl	8006638 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80075a4:	2300      	movs	r3, #0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3708      	adds	r7, #8
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop
 80075b0:	200005d8 	.word	0x200005d8

080075b4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80075b4:	b580      	push	{r7, lr}
 80075b6:	b084      	sub	sp, #16
 80075b8:	af00      	add	r7, sp, #0
 80075ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075bc:	2300      	movs	r3, #0
 80075be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80075c0:	2300      	movs	r3, #0
 80075c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80075ca:	4618      	mov	r0, r3
 80075cc:	f7fa faf8 	bl	8001bc0 <HAL_HCD_Start>
 80075d0:	4603      	mov	r3, r0
 80075d2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80075d4:	7bfb      	ldrb	r3, [r7, #15]
 80075d6:	4618      	mov	r0, r3
 80075d8:	f000 f95c 	bl	8007894 <USBH_Get_USB_Status>
 80075dc:	4603      	mov	r3, r0
 80075de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075e0:	7bbb      	ldrb	r3, [r7, #14]
}
 80075e2:	4618      	mov	r0, r3
 80075e4:	3710      	adds	r7, #16
 80075e6:	46bd      	mov	sp, r7
 80075e8:	bd80      	pop	{r7, pc}

080075ea <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80075ea:	b580      	push	{r7, lr}
 80075ec:	b084      	sub	sp, #16
 80075ee:	af00      	add	r7, sp, #0
 80075f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80075f6:	2300      	movs	r3, #0
 80075f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007600:	4618      	mov	r0, r3
 8007602:	f7fa fb00 	bl	8001c06 <HAL_HCD_Stop>
 8007606:	4603      	mov	r3, r0
 8007608:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800760a:	7bfb      	ldrb	r3, [r7, #15]
 800760c:	4618      	mov	r0, r3
 800760e:	f000 f941 	bl	8007894 <USBH_Get_USB_Status>
 8007612:	4603      	mov	r3, r0
 8007614:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007616:	7bbb      	ldrb	r3, [r7, #14]
}
 8007618:	4618      	mov	r0, r3
 800761a:	3710      	adds	r7, #16
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b084      	sub	sp, #16
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007628:	2301      	movs	r3, #1
 800762a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007632:	4618      	mov	r0, r3
 8007634:	f7fa fb4a 	bl	8001ccc <HAL_HCD_GetCurrentSpeed>
 8007638:	4603      	mov	r3, r0
 800763a:	2b01      	cmp	r3, #1
 800763c:	d007      	beq.n	800764e <USBH_LL_GetSpeed+0x2e>
 800763e:	2b01      	cmp	r3, #1
 8007640:	d302      	bcc.n	8007648 <USBH_LL_GetSpeed+0x28>
 8007642:	2b02      	cmp	r3, #2
 8007644:	d006      	beq.n	8007654 <USBH_LL_GetSpeed+0x34>
 8007646:	e008      	b.n	800765a <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007648:	2300      	movs	r3, #0
 800764a:	73fb      	strb	r3, [r7, #15]
    break;
 800764c:	e008      	b.n	8007660 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800764e:	2301      	movs	r3, #1
 8007650:	73fb      	strb	r3, [r7, #15]
    break;
 8007652:	e005      	b.n	8007660 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007654:	2302      	movs	r3, #2
 8007656:	73fb      	strb	r3, [r7, #15]
    break;
 8007658:	e002      	b.n	8007660 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800765a:	2301      	movs	r3, #1
 800765c:	73fb      	strb	r3, [r7, #15]
    break;
 800765e:	bf00      	nop
  }
  return  speed;
 8007660:	7bfb      	ldrb	r3, [r7, #15]
}
 8007662:	4618      	mov	r0, r3
 8007664:	3710      	adds	r7, #16
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800766a:	b580      	push	{r7, lr}
 800766c:	b084      	sub	sp, #16
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007672:	2300      	movs	r3, #0
 8007674:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007676:	2300      	movs	r3, #0
 8007678:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007680:	4618      	mov	r0, r3
 8007682:	f7fa fadd 	bl	8001c40 <HAL_HCD_ResetPort>
 8007686:	4603      	mov	r3, r0
 8007688:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800768a:	7bfb      	ldrb	r3, [r7, #15]
 800768c:	4618      	mov	r0, r3
 800768e:	f000 f901 	bl	8007894 <USBH_Get_USB_Status>
 8007692:	4603      	mov	r3, r0
 8007694:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007696:	7bbb      	ldrb	r3, [r7, #14]
}
 8007698:	4618      	mov	r0, r3
 800769a:	3710      	adds	r7, #16
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b082      	sub	sp, #8
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
 80076a8:	460b      	mov	r3, r1
 80076aa:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80076b2:	78fa      	ldrb	r2, [r7, #3]
 80076b4:	4611      	mov	r1, r2
 80076b6:	4618      	mov	r0, r3
 80076b8:	f7fa fae5 	bl	8001c86 <HAL_HCD_HC_GetXferCount>
 80076bc:	4603      	mov	r3, r0
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3708      	adds	r7, #8
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}

080076c6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80076c6:	b590      	push	{r4, r7, lr}
 80076c8:	b089      	sub	sp, #36	; 0x24
 80076ca:	af04      	add	r7, sp, #16
 80076cc:	6078      	str	r0, [r7, #4]
 80076ce:	4608      	mov	r0, r1
 80076d0:	4611      	mov	r1, r2
 80076d2:	461a      	mov	r2, r3
 80076d4:	4603      	mov	r3, r0
 80076d6:	70fb      	strb	r3, [r7, #3]
 80076d8:	460b      	mov	r3, r1
 80076da:	70bb      	strb	r3, [r7, #2]
 80076dc:	4613      	mov	r3, r2
 80076de:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076e0:	2300      	movs	r3, #0
 80076e2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076e4:	2300      	movs	r3, #0
 80076e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80076ee:	787c      	ldrb	r4, [r7, #1]
 80076f0:	78ba      	ldrb	r2, [r7, #2]
 80076f2:	78f9      	ldrb	r1, [r7, #3]
 80076f4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80076f6:	9302      	str	r3, [sp, #8]
 80076f8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80076fc:	9301      	str	r3, [sp, #4]
 80076fe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007702:	9300      	str	r3, [sp, #0]
 8007704:	4623      	mov	r3, r4
 8007706:	f7f9 ff29 	bl	800155c <HAL_HCD_HC_Init>
 800770a:	4603      	mov	r3, r0
 800770c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800770e:	7bfb      	ldrb	r3, [r7, #15]
 8007710:	4618      	mov	r0, r3
 8007712:	f000 f8bf 	bl	8007894 <USBH_Get_USB_Status>
 8007716:	4603      	mov	r3, r0
 8007718:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800771a:	7bbb      	ldrb	r3, [r7, #14]
}
 800771c:	4618      	mov	r0, r3
 800771e:	3714      	adds	r7, #20
 8007720:	46bd      	mov	sp, r7
 8007722:	bd90      	pop	{r4, r7, pc}

08007724 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b084      	sub	sp, #16
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	460b      	mov	r3, r1
 800772e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007730:	2300      	movs	r3, #0
 8007732:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007734:	2300      	movs	r3, #0
 8007736:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800773e:	78fa      	ldrb	r2, [r7, #3]
 8007740:	4611      	mov	r1, r2
 8007742:	4618      	mov	r0, r3
 8007744:	f7f9 ffa2 	bl	800168c <HAL_HCD_HC_Halt>
 8007748:	4603      	mov	r3, r0
 800774a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800774c:	7bfb      	ldrb	r3, [r7, #15]
 800774e:	4618      	mov	r0, r3
 8007750:	f000 f8a0 	bl	8007894 <USBH_Get_USB_Status>
 8007754:	4603      	mov	r3, r0
 8007756:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007758:	7bbb      	ldrb	r3, [r7, #14]
}
 800775a:	4618      	mov	r0, r3
 800775c:	3710      	adds	r7, #16
 800775e:	46bd      	mov	sp, r7
 8007760:	bd80      	pop	{r7, pc}

08007762 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007762:	b590      	push	{r4, r7, lr}
 8007764:	b089      	sub	sp, #36	; 0x24
 8007766:	af04      	add	r7, sp, #16
 8007768:	6078      	str	r0, [r7, #4]
 800776a:	4608      	mov	r0, r1
 800776c:	4611      	mov	r1, r2
 800776e:	461a      	mov	r2, r3
 8007770:	4603      	mov	r3, r0
 8007772:	70fb      	strb	r3, [r7, #3]
 8007774:	460b      	mov	r3, r1
 8007776:	70bb      	strb	r3, [r7, #2]
 8007778:	4613      	mov	r3, r2
 800777a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800777c:	2300      	movs	r3, #0
 800777e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007780:	2300      	movs	r3, #0
 8007782:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800778a:	787c      	ldrb	r4, [r7, #1]
 800778c:	78ba      	ldrb	r2, [r7, #2]
 800778e:	78f9      	ldrb	r1, [r7, #3]
 8007790:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007794:	9303      	str	r3, [sp, #12]
 8007796:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007798:	9302      	str	r3, [sp, #8]
 800779a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800779c:	9301      	str	r3, [sp, #4]
 800779e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80077a2:	9300      	str	r3, [sp, #0]
 80077a4:	4623      	mov	r3, r4
 80077a6:	f7f9 ff95 	bl	80016d4 <HAL_HCD_HC_SubmitRequest>
 80077aa:	4603      	mov	r3, r0
 80077ac:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80077ae:	7bfb      	ldrb	r3, [r7, #15]
 80077b0:	4618      	mov	r0, r3
 80077b2:	f000 f86f 	bl	8007894 <USBH_Get_USB_Status>
 80077b6:	4603      	mov	r3, r0
 80077b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80077ba:	7bbb      	ldrb	r3, [r7, #14]
}
 80077bc:	4618      	mov	r0, r3
 80077be:	3714      	adds	r7, #20
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd90      	pop	{r4, r7, pc}

080077c4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b082      	sub	sp, #8
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	460b      	mov	r3, r1
 80077ce:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80077d6:	78fa      	ldrb	r2, [r7, #3]
 80077d8:	4611      	mov	r1, r2
 80077da:	4618      	mov	r0, r3
 80077dc:	f7fa fa3e 	bl	8001c5c <HAL_HCD_HC_GetURBState>
 80077e0:	4603      	mov	r3, r0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3708      	adds	r7, #8
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}

080077ea <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80077ea:	b580      	push	{r7, lr}
 80077ec:	b082      	sub	sp, #8
 80077ee:	af00      	add	r7, sp, #0
 80077f0:	6078      	str	r0, [r7, #4]
 80077f2:	460b      	mov	r3, r1
 80077f4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d103      	bne.n	8007808 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8007800:	78fb      	ldrb	r3, [r7, #3]
 8007802:	4618      	mov	r0, r3
 8007804:	f000 f872 	bl	80078ec <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8007808:	20c8      	movs	r0, #200	; 0xc8
 800780a:	f7f9 fb45 	bl	8000e98 <HAL_Delay>
  return USBH_OK;
 800780e:	2300      	movs	r3, #0
}
 8007810:	4618      	mov	r0, r3
 8007812:	3708      	adds	r7, #8
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
 8007820:	460b      	mov	r3, r1
 8007822:	70fb      	strb	r3, [r7, #3]
 8007824:	4613      	mov	r3, r2
 8007826:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800782e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007830:	78fa      	ldrb	r2, [r7, #3]
 8007832:	68f9      	ldr	r1, [r7, #12]
 8007834:	4613      	mov	r3, r2
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	4413      	add	r3, r2
 800783a:	00db      	lsls	r3, r3, #3
 800783c:	440b      	add	r3, r1
 800783e:	333b      	adds	r3, #59	; 0x3b
 8007840:	781b      	ldrb	r3, [r3, #0]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d00a      	beq.n	800785c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007846:	78fa      	ldrb	r2, [r7, #3]
 8007848:	68f9      	ldr	r1, [r7, #12]
 800784a:	4613      	mov	r3, r2
 800784c:	009b      	lsls	r3, r3, #2
 800784e:	4413      	add	r3, r2
 8007850:	00db      	lsls	r3, r3, #3
 8007852:	440b      	add	r3, r1
 8007854:	3350      	adds	r3, #80	; 0x50
 8007856:	78ba      	ldrb	r2, [r7, #2]
 8007858:	701a      	strb	r2, [r3, #0]
 800785a:	e009      	b.n	8007870 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800785c:	78fa      	ldrb	r2, [r7, #3]
 800785e:	68f9      	ldr	r1, [r7, #12]
 8007860:	4613      	mov	r3, r2
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	4413      	add	r3, r2
 8007866:	00db      	lsls	r3, r3, #3
 8007868:	440b      	add	r3, r1
 800786a:	3351      	adds	r3, #81	; 0x51
 800786c:	78ba      	ldrb	r2, [r7, #2]
 800786e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007870:	2300      	movs	r3, #0
}
 8007872:	4618      	mov	r0, r3
 8007874:	3714      	adds	r7, #20
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr

0800787e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800787e:	b580      	push	{r7, lr}
 8007880:	b082      	sub	sp, #8
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f7f9 fb06 	bl	8000e98 <HAL_Delay>
}
 800788c:	bf00      	nop
 800788e:	3708      	adds	r7, #8
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007894:	b480      	push	{r7}
 8007896:	b085      	sub	sp, #20
 8007898:	af00      	add	r7, sp, #0
 800789a:	4603      	mov	r3, r0
 800789c:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800789e:	2300      	movs	r3, #0
 80078a0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80078a2:	79fb      	ldrb	r3, [r7, #7]
 80078a4:	2b03      	cmp	r3, #3
 80078a6:	d817      	bhi.n	80078d8 <USBH_Get_USB_Status+0x44>
 80078a8:	a201      	add	r2, pc, #4	; (adr r2, 80078b0 <USBH_Get_USB_Status+0x1c>)
 80078aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ae:	bf00      	nop
 80078b0:	080078c1 	.word	0x080078c1
 80078b4:	080078c7 	.word	0x080078c7
 80078b8:	080078cd 	.word	0x080078cd
 80078bc:	080078d3 	.word	0x080078d3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80078c0:	2300      	movs	r3, #0
 80078c2:	73fb      	strb	r3, [r7, #15]
    break;
 80078c4:	e00b      	b.n	80078de <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80078c6:	2302      	movs	r3, #2
 80078c8:	73fb      	strb	r3, [r7, #15]
    break;
 80078ca:	e008      	b.n	80078de <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80078cc:	2301      	movs	r3, #1
 80078ce:	73fb      	strb	r3, [r7, #15]
    break;
 80078d0:	e005      	b.n	80078de <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80078d2:	2302      	movs	r3, #2
 80078d4:	73fb      	strb	r3, [r7, #15]
    break;
 80078d6:	e002      	b.n	80078de <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80078d8:	2302      	movs	r3, #2
 80078da:	73fb      	strb	r3, [r7, #15]
    break;
 80078dc:	bf00      	nop
  }
  return usb_status;
 80078de:	7bfb      	ldrb	r3, [r7, #15]
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3714      	adds	r7, #20
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr

080078ec <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b084      	sub	sp, #16
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	4603      	mov	r3, r0
 80078f4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80078f6:	79fb      	ldrb	r3, [r7, #7]
 80078f8:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80078fa:	79fb      	ldrb	r3, [r7, #7]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d102      	bne.n	8007906 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 8007900:	2301      	movs	r3, #1
 8007902:	73fb      	strb	r3, [r7, #15]
 8007904:	e001      	b.n	800790a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 8007906:	2300      	movs	r3, #0
 8007908:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800790a:	7bfb      	ldrb	r3, [r7, #15]
 800790c:	461a      	mov	r2, r3
 800790e:	2101      	movs	r1, #1
 8007910:	4803      	ldr	r0, [pc, #12]	; (8007920 <MX_DriverVbusFS+0x34>)
 8007912:	f7f9 fd8d 	bl	8001430 <HAL_GPIO_WritePin>
}
 8007916:	bf00      	nop
 8007918:	3710      	adds	r7, #16
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	40020800 	.word	0x40020800

08007924 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007924:	f8df d034 	ldr.w	sp, [pc, #52]	; 800795c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007928:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800792a:	e003      	b.n	8007934 <LoopCopyDataInit>

0800792c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800792c:	4b0c      	ldr	r3, [pc, #48]	; (8007960 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800792e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007930:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007932:	3104      	adds	r1, #4

08007934 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007934:	480b      	ldr	r0, [pc, #44]	; (8007964 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007936:	4b0c      	ldr	r3, [pc, #48]	; (8007968 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007938:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800793a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800793c:	d3f6      	bcc.n	800792c <CopyDataInit>
  ldr  r2, =_sbss
 800793e:	4a0b      	ldr	r2, [pc, #44]	; (800796c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007940:	e002      	b.n	8007948 <LoopFillZerobss>

08007942 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007942:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007944:	f842 3b04 	str.w	r3, [r2], #4

08007948 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007948:	4b09      	ldr	r3, [pc, #36]	; (8007970 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800794a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800794c:	d3f9      	bcc.n	8007942 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800794e:	f7f9 fa1b 	bl	8000d88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007952:	f000 f817 	bl	8007984 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007956:	f7f8 fdc5 	bl	80004e4 <main>
  bx  lr    
 800795a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800795c:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 8007960:	08007bbc 	.word	0x08007bbc
  ldr  r0, =_sdata
 8007964:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007968:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 800796c:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8007970:	200008a0 	.word	0x200008a0

08007974 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007974:	e7fe      	b.n	8007974 <ADC_IRQHandler>
	...

08007978 <__errno>:
 8007978:	4b01      	ldr	r3, [pc, #4]	; (8007980 <__errno+0x8>)
 800797a:	6818      	ldr	r0, [r3, #0]
 800797c:	4770      	bx	lr
 800797e:	bf00      	nop
 8007980:	2000002c 	.word	0x2000002c

08007984 <__libc_init_array>:
 8007984:	b570      	push	{r4, r5, r6, lr}
 8007986:	4e0d      	ldr	r6, [pc, #52]	; (80079bc <__libc_init_array+0x38>)
 8007988:	4c0d      	ldr	r4, [pc, #52]	; (80079c0 <__libc_init_array+0x3c>)
 800798a:	1ba4      	subs	r4, r4, r6
 800798c:	10a4      	asrs	r4, r4, #2
 800798e:	2500      	movs	r5, #0
 8007990:	42a5      	cmp	r5, r4
 8007992:	d109      	bne.n	80079a8 <__libc_init_array+0x24>
 8007994:	4e0b      	ldr	r6, [pc, #44]	; (80079c4 <__libc_init_array+0x40>)
 8007996:	4c0c      	ldr	r4, [pc, #48]	; (80079c8 <__libc_init_array+0x44>)
 8007998:	f000 f8ee 	bl	8007b78 <_init>
 800799c:	1ba4      	subs	r4, r4, r6
 800799e:	10a4      	asrs	r4, r4, #2
 80079a0:	2500      	movs	r5, #0
 80079a2:	42a5      	cmp	r5, r4
 80079a4:	d105      	bne.n	80079b2 <__libc_init_array+0x2e>
 80079a6:	bd70      	pop	{r4, r5, r6, pc}
 80079a8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079ac:	4798      	blx	r3
 80079ae:	3501      	adds	r5, #1
 80079b0:	e7ee      	b.n	8007990 <__libc_init_array+0xc>
 80079b2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079b6:	4798      	blx	r3
 80079b8:	3501      	adds	r5, #1
 80079ba:	e7f2      	b.n	80079a2 <__libc_init_array+0x1e>
 80079bc:	08007bb4 	.word	0x08007bb4
 80079c0:	08007bb4 	.word	0x08007bb4
 80079c4:	08007bb4 	.word	0x08007bb4
 80079c8:	08007bb8 	.word	0x08007bb8

080079cc <malloc>:
 80079cc:	4b02      	ldr	r3, [pc, #8]	; (80079d8 <malloc+0xc>)
 80079ce:	4601      	mov	r1, r0
 80079d0:	6818      	ldr	r0, [r3, #0]
 80079d2:	f000 b861 	b.w	8007a98 <_malloc_r>
 80079d6:	bf00      	nop
 80079d8:	2000002c 	.word	0x2000002c

080079dc <free>:
 80079dc:	4b02      	ldr	r3, [pc, #8]	; (80079e8 <free+0xc>)
 80079de:	4601      	mov	r1, r0
 80079e0:	6818      	ldr	r0, [r3, #0]
 80079e2:	f000 b80b 	b.w	80079fc <_free_r>
 80079e6:	bf00      	nop
 80079e8:	2000002c 	.word	0x2000002c

080079ec <memset>:
 80079ec:	4402      	add	r2, r0
 80079ee:	4603      	mov	r3, r0
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d100      	bne.n	80079f6 <memset+0xa>
 80079f4:	4770      	bx	lr
 80079f6:	f803 1b01 	strb.w	r1, [r3], #1
 80079fa:	e7f9      	b.n	80079f0 <memset+0x4>

080079fc <_free_r>:
 80079fc:	b538      	push	{r3, r4, r5, lr}
 80079fe:	4605      	mov	r5, r0
 8007a00:	2900      	cmp	r1, #0
 8007a02:	d045      	beq.n	8007a90 <_free_r+0x94>
 8007a04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a08:	1f0c      	subs	r4, r1, #4
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	bfb8      	it	lt
 8007a0e:	18e4      	addlt	r4, r4, r3
 8007a10:	f000 f8b0 	bl	8007b74 <__malloc_lock>
 8007a14:	4a1f      	ldr	r2, [pc, #124]	; (8007a94 <_free_r+0x98>)
 8007a16:	6813      	ldr	r3, [r2, #0]
 8007a18:	4610      	mov	r0, r2
 8007a1a:	b933      	cbnz	r3, 8007a2a <_free_r+0x2e>
 8007a1c:	6063      	str	r3, [r4, #4]
 8007a1e:	6014      	str	r4, [r2, #0]
 8007a20:	4628      	mov	r0, r5
 8007a22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a26:	f000 b8a6 	b.w	8007b76 <__malloc_unlock>
 8007a2a:	42a3      	cmp	r3, r4
 8007a2c:	d90c      	bls.n	8007a48 <_free_r+0x4c>
 8007a2e:	6821      	ldr	r1, [r4, #0]
 8007a30:	1862      	adds	r2, r4, r1
 8007a32:	4293      	cmp	r3, r2
 8007a34:	bf04      	itt	eq
 8007a36:	681a      	ldreq	r2, [r3, #0]
 8007a38:	685b      	ldreq	r3, [r3, #4]
 8007a3a:	6063      	str	r3, [r4, #4]
 8007a3c:	bf04      	itt	eq
 8007a3e:	1852      	addeq	r2, r2, r1
 8007a40:	6022      	streq	r2, [r4, #0]
 8007a42:	6004      	str	r4, [r0, #0]
 8007a44:	e7ec      	b.n	8007a20 <_free_r+0x24>
 8007a46:	4613      	mov	r3, r2
 8007a48:	685a      	ldr	r2, [r3, #4]
 8007a4a:	b10a      	cbz	r2, 8007a50 <_free_r+0x54>
 8007a4c:	42a2      	cmp	r2, r4
 8007a4e:	d9fa      	bls.n	8007a46 <_free_r+0x4a>
 8007a50:	6819      	ldr	r1, [r3, #0]
 8007a52:	1858      	adds	r0, r3, r1
 8007a54:	42a0      	cmp	r0, r4
 8007a56:	d10b      	bne.n	8007a70 <_free_r+0x74>
 8007a58:	6820      	ldr	r0, [r4, #0]
 8007a5a:	4401      	add	r1, r0
 8007a5c:	1858      	adds	r0, r3, r1
 8007a5e:	4282      	cmp	r2, r0
 8007a60:	6019      	str	r1, [r3, #0]
 8007a62:	d1dd      	bne.n	8007a20 <_free_r+0x24>
 8007a64:	6810      	ldr	r0, [r2, #0]
 8007a66:	6852      	ldr	r2, [r2, #4]
 8007a68:	605a      	str	r2, [r3, #4]
 8007a6a:	4401      	add	r1, r0
 8007a6c:	6019      	str	r1, [r3, #0]
 8007a6e:	e7d7      	b.n	8007a20 <_free_r+0x24>
 8007a70:	d902      	bls.n	8007a78 <_free_r+0x7c>
 8007a72:	230c      	movs	r3, #12
 8007a74:	602b      	str	r3, [r5, #0]
 8007a76:	e7d3      	b.n	8007a20 <_free_r+0x24>
 8007a78:	6820      	ldr	r0, [r4, #0]
 8007a7a:	1821      	adds	r1, r4, r0
 8007a7c:	428a      	cmp	r2, r1
 8007a7e:	bf04      	itt	eq
 8007a80:	6811      	ldreq	r1, [r2, #0]
 8007a82:	6852      	ldreq	r2, [r2, #4]
 8007a84:	6062      	str	r2, [r4, #4]
 8007a86:	bf04      	itt	eq
 8007a88:	1809      	addeq	r1, r1, r0
 8007a8a:	6021      	streq	r1, [r4, #0]
 8007a8c:	605c      	str	r4, [r3, #4]
 8007a8e:	e7c7      	b.n	8007a20 <_free_r+0x24>
 8007a90:	bd38      	pop	{r3, r4, r5, pc}
 8007a92:	bf00      	nop
 8007a94:	200000b8 	.word	0x200000b8

08007a98 <_malloc_r>:
 8007a98:	b570      	push	{r4, r5, r6, lr}
 8007a9a:	1ccd      	adds	r5, r1, #3
 8007a9c:	f025 0503 	bic.w	r5, r5, #3
 8007aa0:	3508      	adds	r5, #8
 8007aa2:	2d0c      	cmp	r5, #12
 8007aa4:	bf38      	it	cc
 8007aa6:	250c      	movcc	r5, #12
 8007aa8:	2d00      	cmp	r5, #0
 8007aaa:	4606      	mov	r6, r0
 8007aac:	db01      	blt.n	8007ab2 <_malloc_r+0x1a>
 8007aae:	42a9      	cmp	r1, r5
 8007ab0:	d903      	bls.n	8007aba <_malloc_r+0x22>
 8007ab2:	230c      	movs	r3, #12
 8007ab4:	6033      	str	r3, [r6, #0]
 8007ab6:	2000      	movs	r0, #0
 8007ab8:	bd70      	pop	{r4, r5, r6, pc}
 8007aba:	f000 f85b 	bl	8007b74 <__malloc_lock>
 8007abe:	4a23      	ldr	r2, [pc, #140]	; (8007b4c <_malloc_r+0xb4>)
 8007ac0:	6814      	ldr	r4, [r2, #0]
 8007ac2:	4621      	mov	r1, r4
 8007ac4:	b991      	cbnz	r1, 8007aec <_malloc_r+0x54>
 8007ac6:	4c22      	ldr	r4, [pc, #136]	; (8007b50 <_malloc_r+0xb8>)
 8007ac8:	6823      	ldr	r3, [r4, #0]
 8007aca:	b91b      	cbnz	r3, 8007ad4 <_malloc_r+0x3c>
 8007acc:	4630      	mov	r0, r6
 8007ace:	f000 f841 	bl	8007b54 <_sbrk_r>
 8007ad2:	6020      	str	r0, [r4, #0]
 8007ad4:	4629      	mov	r1, r5
 8007ad6:	4630      	mov	r0, r6
 8007ad8:	f000 f83c 	bl	8007b54 <_sbrk_r>
 8007adc:	1c43      	adds	r3, r0, #1
 8007ade:	d126      	bne.n	8007b2e <_malloc_r+0x96>
 8007ae0:	230c      	movs	r3, #12
 8007ae2:	6033      	str	r3, [r6, #0]
 8007ae4:	4630      	mov	r0, r6
 8007ae6:	f000 f846 	bl	8007b76 <__malloc_unlock>
 8007aea:	e7e4      	b.n	8007ab6 <_malloc_r+0x1e>
 8007aec:	680b      	ldr	r3, [r1, #0]
 8007aee:	1b5b      	subs	r3, r3, r5
 8007af0:	d41a      	bmi.n	8007b28 <_malloc_r+0x90>
 8007af2:	2b0b      	cmp	r3, #11
 8007af4:	d90f      	bls.n	8007b16 <_malloc_r+0x7e>
 8007af6:	600b      	str	r3, [r1, #0]
 8007af8:	50cd      	str	r5, [r1, r3]
 8007afa:	18cc      	adds	r4, r1, r3
 8007afc:	4630      	mov	r0, r6
 8007afe:	f000 f83a 	bl	8007b76 <__malloc_unlock>
 8007b02:	f104 000b 	add.w	r0, r4, #11
 8007b06:	1d23      	adds	r3, r4, #4
 8007b08:	f020 0007 	bic.w	r0, r0, #7
 8007b0c:	1ac3      	subs	r3, r0, r3
 8007b0e:	d01b      	beq.n	8007b48 <_malloc_r+0xb0>
 8007b10:	425a      	negs	r2, r3
 8007b12:	50e2      	str	r2, [r4, r3]
 8007b14:	bd70      	pop	{r4, r5, r6, pc}
 8007b16:	428c      	cmp	r4, r1
 8007b18:	bf0d      	iteet	eq
 8007b1a:	6863      	ldreq	r3, [r4, #4]
 8007b1c:	684b      	ldrne	r3, [r1, #4]
 8007b1e:	6063      	strne	r3, [r4, #4]
 8007b20:	6013      	streq	r3, [r2, #0]
 8007b22:	bf18      	it	ne
 8007b24:	460c      	movne	r4, r1
 8007b26:	e7e9      	b.n	8007afc <_malloc_r+0x64>
 8007b28:	460c      	mov	r4, r1
 8007b2a:	6849      	ldr	r1, [r1, #4]
 8007b2c:	e7ca      	b.n	8007ac4 <_malloc_r+0x2c>
 8007b2e:	1cc4      	adds	r4, r0, #3
 8007b30:	f024 0403 	bic.w	r4, r4, #3
 8007b34:	42a0      	cmp	r0, r4
 8007b36:	d005      	beq.n	8007b44 <_malloc_r+0xac>
 8007b38:	1a21      	subs	r1, r4, r0
 8007b3a:	4630      	mov	r0, r6
 8007b3c:	f000 f80a 	bl	8007b54 <_sbrk_r>
 8007b40:	3001      	adds	r0, #1
 8007b42:	d0cd      	beq.n	8007ae0 <_malloc_r+0x48>
 8007b44:	6025      	str	r5, [r4, #0]
 8007b46:	e7d9      	b.n	8007afc <_malloc_r+0x64>
 8007b48:	bd70      	pop	{r4, r5, r6, pc}
 8007b4a:	bf00      	nop
 8007b4c:	200000b8 	.word	0x200000b8
 8007b50:	200000bc 	.word	0x200000bc

08007b54 <_sbrk_r>:
 8007b54:	b538      	push	{r3, r4, r5, lr}
 8007b56:	4c06      	ldr	r4, [pc, #24]	; (8007b70 <_sbrk_r+0x1c>)
 8007b58:	2300      	movs	r3, #0
 8007b5a:	4605      	mov	r5, r0
 8007b5c:	4608      	mov	r0, r1
 8007b5e:	6023      	str	r3, [r4, #0]
 8007b60:	f7f9 f8e6 	bl	8000d30 <_sbrk>
 8007b64:	1c43      	adds	r3, r0, #1
 8007b66:	d102      	bne.n	8007b6e <_sbrk_r+0x1a>
 8007b68:	6823      	ldr	r3, [r4, #0]
 8007b6a:	b103      	cbz	r3, 8007b6e <_sbrk_r+0x1a>
 8007b6c:	602b      	str	r3, [r5, #0]
 8007b6e:	bd38      	pop	{r3, r4, r5, pc}
 8007b70:	2000089c 	.word	0x2000089c

08007b74 <__malloc_lock>:
 8007b74:	4770      	bx	lr

08007b76 <__malloc_unlock>:
 8007b76:	4770      	bx	lr

08007b78 <_init>:
 8007b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b7a:	bf00      	nop
 8007b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b7e:	bc08      	pop	{r3}
 8007b80:	469e      	mov	lr, r3
 8007b82:	4770      	bx	lr

08007b84 <_fini>:
 8007b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b86:	bf00      	nop
 8007b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b8a:	bc08      	pop	{r3}
 8007b8c:	469e      	mov	lr, r3
 8007b8e:	4770      	bx	lr
