#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Sep 27 14:42:41 2024
# Process ID: 33888
# Current directory: C:/Git/GitHub/MCS/Drivers/INTERRUPT/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36560 C:\Git\GitHub\MCS\Drivers\INTERRUPT\Vivado\INTERRUPT.xpr
# Log file: C:/Git/GitHub/MCS/Drivers/INTERRUPT/Vivado/vivado.log
# Journal file: C:/Git/GitHub/MCS/Drivers/INTERRUPT/Vivado\vivado.jou
# Running On: Soeren-Laptop, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16969 MB
#-----------------------------------------------------------
start_gui
open_project C:/Git/GitHub/MCS/Drivers/INTERRUPT/Vivado/INTERRUPT.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Git/GitHub/MCS/Drivers/INTERRUPT/Vivado/INTERRUPT.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
startgroup
set_property CONFIG.C_INTERRUPT_PRESENT {1} [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.PCW_IRQ_F2P_INTR {1} \
  CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
reset_run synth_1
reset_run design_1_processing_system7_0_1_synth_1
reset_run design_1_axi_gpio_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Git/GitHub/MCS/Drivers/INTERRUPT/Vivado/design_2_wrapper_intr.xsa
delete_bd_objs [get_bd_nets axi_gpio_0_ip2intc_irpt]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
delete_bd_objs [get_bd_nets rst_ps7_0_100M_peripheral_aresetn]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_ports sws_4bits]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_gpio_1/s_axi_aclk]
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
