# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do au_test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Leonel/isel/lsd/TLab2/ALU/Porta_XNOR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:55 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/TLab2/ALU/Porta_XNOR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Porta_XNOR
# -- Compiling architecture arq_Porta_XNOR of Porta_XNOR
# End time: 16:08:55 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/isel/lsd/TLab2/ALU/Porta_OR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:55 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/TLab2/ALU/Porta_OR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Porta_OR
# -- Compiling architecture arq_Porta_OR of Porta_OR
# End time: 16:08:55 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/isel/lsd/TLab2/ALU/Porta_LSR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:55 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/TLab2/ALU/Porta_LSR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Porta_LSR
# -- Compiling architecture arq_Porta_LSR of Porta_LSR
# End time: 16:08:55 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/isel/lsd/TLab2/ALU/Porta_ASR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:56 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/TLab2/ALU/Porta_ASR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Porta_ASR
# -- Compiling architecture arq_Porta_ASR of Porta_ASR
# End time: 16:08:56 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/isel/lsd/TLab2/ALU/Logic_Module.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:56 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/TLab2/ALU/Logic_Module.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Logic_Module
# -- Compiling architecture arq_Logic_Module of Logic_Module
# End time: 16:08:56 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Leonel/isel/lsd/lab3/Mux4_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:56 on Nov 27,2022
# vcom -reportprogress 300 -93 -work work C:/Leonel/isel/lsd/lab3/Mux4_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX4_1
# -- Compiling architecture arq_MUX4_1 of MUX4_1
# End time: 16:08:56 on Nov 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.logic_module
# vsim work.logic_module 
# Start time: 16:09:18 on Nov 27,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.logic_module(arq_logic_module)
# Loading work.porta_or(arq_porta_or)
# Loading work.porta_xnor(arq_porta_xnor)
# Loading work.porta_lsr(arq_porta_lsr)
# Loading work.mux4_1(arq_mux4_1)
# Loading work.porta_asr(arq_porta_asr)
add wave -position insertpoint  \
sim:/logic_module/A \
sim:/logic_module/B \
sim:/logic_module/CY \
sim:/logic_module/Op \
sim:/logic_module/R
force -freeze sim:/logic_module/A 0000 0
force -freeze sim:/logic_module/B 0000 0
force -freeze sim:/logic_module/Op 00 0
run
force -freeze sim:/logic_module/A 0001 0
run
force -freeze sim:/logic_module/A 0011 0
run
force -freeze sim:/logic_module/A 0111 0
run
force -freeze sim:/logic_module/A 1111 0
run
run -continue
restart
force -freeze sim:/logic_module/A 0000 0
force -freeze sim:/logic_module/B 0111 0
force -freeze sim:/logic_module/Op 00 0
force -freeze sim:/logic_module/A 0000 0
force -freeze sim:/logic_module/B 0111 0
run
force -freeze sim:/logic_module/A 0000 0
run
force -freeze sim:/logic_module/A(3) 0 0
run
restart
force -freeze sim:/logic_module/A 0000 0
force -freeze sim:/logic_module/B 0111 0
force -freeze sim:/logic_module/Op 00 0
run
# End time: 16:26:05 on Nov 27,2022, Elapsed time: 0:16:47
# Errors: 0, Warnings: 0
