
---------- Begin Simulation Statistics ----------
final_tick                                 2432908947                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 274912                       # Simulator instruction rate (inst/s)
host_mem_usage                                 808164                       # Number of bytes of host memory used
host_op_rate                                   312164                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.14                       # Real time elapsed on the host
host_tick_rate                            17686846459                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       37778                       # Number of instructions simulated
sim_ops                                         42934                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002433                       # Number of seconds simulated
sim_ticks                                  2432908947                       # Number of ticks simulated
system.clk_domain.clock                           833                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.Branches                              7738                       # Number of branches fetched
system.cpu.committedInsts                       37778                       # Number of instructions committed
system.cpu.committedOps                         42934                       # Number of ops (including micro ops) committed
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2432908947                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2432908947                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2432908947                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2432908947                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2920659                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2920658.998800                       # Number of busy cycles
system.cpu.num_cc_register_reads                15504                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               14769                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         6597                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         886                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001200                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 37574                       # Number of integer alu accesses
system.cpu.num_int_insts                        37574                       # number of integer instructions
system.cpu.num_int_register_reads               52244                       # number of times the integer registers were read
system.cpu.num_int_register_writes              31351                       # number of times the integer registers were written
system.cpu.num_load_insts                        7997                       # Number of load instructions
system.cpu.num_mem_refs                         14946                       # number of memory refs
system.cpu.num_store_insts                       6949                       # Number of store instructions
system.cpu.num_vec_alu_accesses                   177                       # Number of vector alu accesses
system.cpu.num_vec_insts                          177                       # number of vector instructions
system.cpu.num_vec_register_reads                 238                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                133                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     8      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                     27865     64.88%     64.90% # Class of executed instruction
system.cpu.op_class::IntMult                       12      0.03%     64.93% # Class of executed instruction
system.cpu.op_class::IntDiv                         3      0.01%     64.94% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     64.94% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     64.94% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     64.94% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     64.94% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     64.94% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     64.94% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     64.94% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     64.94% # Class of executed instruction
system.cpu.op_class::SimdAdd                       24      0.06%     64.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     64.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                       33      0.08%     65.07% # Class of executed instruction
system.cpu.op_class::SimdCmp                       32      0.07%     65.14% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.14% # Class of executed instruction
system.cpu.op_class::SimdMisc                      24      0.06%     65.20% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     65.20% # Class of executed instruction
system.cpu.op_class::MemRead                     7997     18.62%     83.82% # Class of executed instruction
system.cpu.op_class::MemWrite                    6949     16.18%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      42947                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON      2432908947                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgGap                       46125.30                       # Average gap between requests
system.mem_ctrl.avgMemAccLat                 21828.39                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgPriority_.cpu.inst::samples     37791.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      7558.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgQLat                       3078.39                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgRdBW                       1185.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      85.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrBW                          6.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      18.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.avgWrQLen                       23.38                       # Average write queue length when enqueuing
system.mem_ctrl.busUtil                          9.31                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.27                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.05                       # Data bus utilization in percentage for writes
system.mem_ctrl.bw_inst_read::.cpu.inst      62133028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          62133028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.inst           62133028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           23348593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               85481621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          62133028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          41426951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             103559979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_write::.cpu.data          18078358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              18078358                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bytesPerActivate::samples         3941                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     735.488455                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    575.423788                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    368.509202                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           214      5.43%      5.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          487     12.36%     17.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          204      5.18%     22.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          383      9.72%     32.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          120      3.04%     35.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           61      1.55%     37.27% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          134      3.40%     40.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          130      3.30%     43.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         2208     56.03%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3941                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                 2885248                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadSys                   207969                       # Total read bytes from the system interface side
system.mem_ctrl.bytesReadWrQ                    45632                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    15360                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesWrittenSys                 43983                       # Total written bytes from the system interface side
system.mem_ctrl.bytes_inst_read::.cpu.inst       151164                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         151164                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.inst          151164                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           56805                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              207969                       # Number of bytes read from this memory
system.mem_ctrl.bytes_written::.cpu.data        43983                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            43983                       # Number of bytes written to this memory
system.mem_ctrl.masterReadAccesses::.cpu.inst        37791                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         8004                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAvgLat::.cpu.inst     21599.13                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     20966.34                       # Per-master read average memory access latency
system.mem_ctrl.masterReadBytes::.cpu.inst       151164                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        53746                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 62133028.112868383527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 22091250.092311821878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadTotalLat::.cpu.inst    816252842                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    167814555                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteAccesses::.cpu.data         6948                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAvgLat::.cpu.data   6201689.39                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteBytes::.cpu.data         1619                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteRate::.cpu.data 665458.525275422144                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteTotalLat::.cpu.data  43089337865                       # Per-master write total memory access latency
system.mem_ctrl.mergedWrBursts                   6681                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numReadWriteTurnArounds            15                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numStayReadState                97716                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 225                       # Number of times bus staying in WRITE state
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.numWriteReadTurnArounds            15                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.num_reads::.cpu.inst            37791                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8004                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                45795                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.cpu.data            6948                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                6948                       # Number of write requests responded to by this memory
system.mem_ctrl.pageHitRate                     91.23                       # Row buffer hit rate, read and write combined
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.perBankRdBursts::0              20837                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               3070                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2021                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1369                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              11464                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                550                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                807                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                432                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                685                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                481                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               569                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               685                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               181                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                28                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1754                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 19                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 58                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 84                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 21                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                54                       # Per bank write bursts
system.mem_ctrl.priorityMaxLatency       0.003802055660                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2432908947                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.rdPerTurnAround::samples           15                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     2969.933333                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     820.876013                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    8580.742862                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-2047            14     93.33%     93.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::32768-34815            1      6.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             15                       # Reads before turning the bus around for writes
system.mem_ctrl.rdQLenPdf::0                    45078                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.readBursts                      45795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.readPktSize::0                    107                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     19                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                  42398                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                   1762                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                   1509                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2)
system.mem_ctrl.readReqs                        45795                       # Number of read requests accepted
system.mem_ctrl.readRowHitRate                  91.31                       # Row buffer hit rate for reads
system.mem_ctrl.readRowHits                     41163                       # Number of row buffer hits during reads
system.mem_ctrl.servicedByWrQ                     713                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.totBusLat                   225410000                       # Total ticks spent in databus transfers
system.mem_ctrl.totGap                     2432786496                       # Total gap between requests
system.mem_ctrl.totMemAccLat                984067397                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totQLat                     138779897                       # Total ticks spent queuing
system.mem_ctrl.wrPerTurnAround::samples           15                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                15    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             15                       # Writes before turning the bus around for reads
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      16                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.writeBursts                      6948                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.writePktSize::0                   229                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     9                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                  2486                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  4224                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.writeReqs                        6948                       # Number of write requests accepted
system.mem_ctrl.writeRowHitRate                 79.03                       # Row buffer hit rate for writes
system.mem_ctrl.writeRowHits                      211                       # Number of row buffer hits during writes
system.mem_ctrl_0.actBackEnergy            1097704860                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.actEnergy                  25197060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.averagePower             669.320363                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE      14879834                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       81120000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     2336909113                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_0.preBackEnergy               9854400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.preEnergy                  13373580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.readEnergy                289527000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          191767680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1628395500                       # Total energy per rank (pJ)
system.mem_ctrl_0.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.writeEnergy                  970920                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             558026580                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.actEnergy                   2991660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.averagePower             514.334544                       # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE    1201995524                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       81120000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     1149793423                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_1.preBackEnergy             464320320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.preEnergy                   1582515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.readEnergy                 32358480                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          191767680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1251329115                       # Total energy per rank (pJ)
system.mem_ctrl_1.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.writeEnergy                  281880                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port        75582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port        29904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 105486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port       151164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port       100788                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  251952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   2432908947                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            49722603                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           79032285                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28748614                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             52743                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   52743    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               52743                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadReq               45354                       # Transaction distribution
system.membus.trans_dist::ReadResp              45795                       # Transaction distribution
system.membus.trans_dist::WriteReq               6507                       # Transaction distribution
system.membus.trans_dist::WriteResp              6507                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq           441                       # Transaction distribution
system.membus.trans_dist::StoreCondReq            441                       # Transaction distribution
system.membus.trans_dist::StoreCondResp           441                       # Transaction distribution

---------- End Simulation Statistics   ----------
