From 6f7b19a5e67e12aef07f64c1961f3045b48b53f2 Mon Sep 17 00:00:00 2001
From: "Damak Sabeur (uic56995)" <sabeur damak>
Date: Mon, 16 Oct 2023 14:42:26 +0200
Subject: [PATCH] configure NOR and GMAC

---
 fdts/s32cc-nxp-flash-macronix.dtsi |  2 +-
 fdts/s32cc.dtsi                    |  2 +-
 fdts/s32g.dtsi                     | 11 ++++++-----
 fdts/s32g3.dtsi                    |  6 ------
 fdts/s32g3xxa-evb.dts              | 11 +++++++----
 fdts/s32gxxxa-evb.dtsi             | 16 ++++++++--------
 plat/nxp/s32/s32g/s32g_bl2_el3.c   |  3 ++-
 7 files changed, 25 insertions(+), 26 deletions(-)

diff --git a/fdts/s32cc-nxp-flash-macronix.dtsi b/fdts/s32cc-nxp-flash-macronix.dtsi
index 4b5a66e..a9a61c8 100644
--- a/fdts/s32cc-nxp-flash-macronix.dtsi
+++ b/fdts/s32cc-nxp-flash-macronix.dtsi
@@ -6,7 +6,7 @@
 &qspi {
 	macronix_memory: mx25uw51245g@0 {
 		compatible = "jedec,spi-nor";
-		spi-max-frequency = <200000000>;
+		spi-max-frequency = <133333333>;
 		spi-tx-bus-width = <8>;
 		spi-rx-bus-width = <8>;
 		reg = <0>;
diff --git a/fdts/s32cc.dtsi b/fdts/s32cc.dtsi
index d7029dc..71b785c 100644
--- a/fdts/s32cc.dtsi
+++ b/fdts/s32cc.dtsi
@@ -465,7 +465,7 @@
 				<&plat_clks S32GEN1_CLK_FXOSC>;
 			assigned-clock-rates =
 				<0>,
-				<S32GEN1_PERIPH_PLL_VCO_FREQ>, <100000000>,
+				<S32GEN1_PERIPH_PLL_VCO_FREQ>, <125000000>,
 				<S32GEN1_PERIPH_PLL_PHI1_FREQ>, <80000000>,
 				<125000000>, <200000000>,
 				<125000000>, <100000000>;
diff --git a/fdts/s32g.dtsi b/fdts/s32g.dtsi
index 1677231..aeb5436 100644
--- a/fdts/s32g.dtsi
+++ b/fdts/s32g.dtsi
@@ -131,7 +131,7 @@
 				gpio-ranges = <&pinctrl 0   0   102>,
 					/* GPIO 112-190 */
 					      <&pinctrl 112 112 79>;
-				status = "okay";
+				status = "disabled";
 			};
 
 			siul2_0_nvram: siul2_0_nvram {
@@ -326,7 +326,7 @@
 		<0>, <0>, <0>, <0>,
 		<0>, <0>, <0>, <0>,
 		<0>, <0>, <0>,
-		<100000000>;
+		<125000000>;
 };
 
 &accelpll {
@@ -360,19 +360,19 @@
 };
 
 &pcie0 {
-	status = "okay";
+	status = "disabled";
 
 	link-speed = <3>; /* Gen3 */
 };
 
 &pcie1 {
-	status = "okay";
+	status = "disabled";
 
 	link-speed = <2>; /* Gen2 */
 };
 
 &serdes0 {
-	status = "okay";
+	status = "disabled";
 };
 
 &pinctrl {
@@ -684,5 +684,6 @@
 };
 
 &serdes1 {
+	status = "disabled";
 	num-lanes = <2>;
 };
diff --git a/fdts/s32g3.dtsi b/fdts/s32g3.dtsi
index f014937..511b286 100644
--- a/fdts/s32g3.dtsi
+++ b/fdts/s32g3.dtsi
@@ -13,12 +13,6 @@
 		device_type = "memory";
 		reg = <0 0x80000000 0 0x80000000>;
 	};
-
-	mem2: memory@880000000 {
-		device_type = "memory";
-		reg = <0x8 0x80000000 0 0x80000000>;
-	};
-
 	cpus {
 		cpu-map {
 			cluster0 {
diff --git a/fdts/s32g3xxa-evb.dts b/fdts/s32g3xxa-evb.dts
index a285252..6576125 100644
--- a/fdts/s32g3xxa-evb.dts
+++ b/fdts/s32g3xxa-evb.dts
@@ -9,17 +9,20 @@
 #include "s32gxxxa-evb.dtsi"
 
 / {
-	model = "NXP S32G3XXX-EVB";
+	model = "NXP_S32G3XXX_VC_HPC";
 };
 
 &usdhc0 {
-	no-1-8-v;
+	status = "okay";
+	/delete-property/ mmc-ddr-1_8v;
+	non-removable;
+	fixed-emmc-driver-type = <4>;
 };
 
 &usbotg {
-	status = "okay";
+	status = "disabled";
 };
 
 &wkpu {
-	status = "okay";
+	status = "disabled";
 };
diff --git a/fdts/s32gxxxa-evb.dtsi b/fdts/s32gxxxa-evb.dtsi
index c71a2b0..7ccb4f8 100644
--- a/fdts/s32gxxxa-evb.dtsi
+++ b/fdts/s32gxxxa-evb.dtsi
@@ -40,13 +40,13 @@
 &spi1 {
 	pinctrl-0 = <&dspi1_pins>;
 	pinctrl-names = "default";
-	status = "okay";
+	status = "disabled";
 };
 
 &spi5 {
 	pinctrl-0 = <&dspi5_pins>;
 	pinctrl-names = "default";
-	status = "okay";
+	status = "disabled";
 
 	ethernet-switch@0 {
 		compatible = "nxp,sja1105-s32gevb-fw-loader";
@@ -63,7 +63,7 @@
 };
 
 &usbotg {
-	status = "okay";
+	status = "disabled";
 };
 
 &gmac0_mdio {
@@ -88,7 +88,7 @@
 };
 
 &pfe {
-	status = "okay";
+	status = "disabled";
 };
 
 /* EEPROM */
@@ -99,7 +99,7 @@
 	pinctrl-1 = <&i2c0_gpio_pins>;
 	scl-gpios = <&gpio 17 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
 	sda-gpios = <&gpio 16 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
+	status = "disabled";
 };
 
 /* Platform board PCI X16 EXPRESS - I2C_SCL_S0, I2C_SDA_S0  */
@@ -110,7 +110,7 @@
 	pinctrl-1 = <&i2c1_gpio_pins>;
 	scl-gpios = <&gpio 19 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
 	sda-gpios = <&gpio 20 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
+	status = "disabled";
 };
 
 /* Platform board GPIO_J3-17 (SDA), GPIO_J3-19 (SCL0)  */
@@ -121,12 +121,12 @@
 	pinctrl-1 = <&i2c2_gpio_pins>;
 	scl-gpios = <&gpio 21 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
 	sda-gpios = <&gpio 22 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
-	status = "okay";
+	status = "disabled";
 };
 
 /* PMIC */
 &i2c4 {
-	status = "okay";
+	status = "disabled";
 	pinctrl-names = "default", "gpio";
 	pinctrl-0 = <&i2c4_pins>;
 	pinctrl-1 = <&i2c4_gpio_pins>;
diff --git a/plat/nxp/s32/s32g/s32g_bl2_el3.c b/plat/nxp/s32/s32g/s32g_bl2_el3.c
index b7ae879..31bfcc4 100644
--- a/plat/nxp/s32/s32g/s32g_bl2_el3.c
+++ b/plat/nxp/s32/s32g/s32g_bl2_el3.c
@@ -222,12 +222,13 @@ void bl2_el3_plat_arch_setup(void)
 		ERROR("Failed to apply the DDR configuration fixup\n");
 		panic();
 	}
-
+    NOTICE("start  ddr_init\n");
 	/* This will also populate CSR section from bl31ssram */
 	if (ddr_init()) {
 		ERROR("Failed to configure the DDR subsystem\n");
 		panic();
 	}
+	NOTICE("End  ddr_init\n");
 
 #if (ERRATA_S32_050543 == 1)
 	ddr_errata_update_flag(polling_needed);
-- 
2.25.1

