

================================================================
== Vivado HLS Report for 'matrix_div_1'
================================================================
* Date:           Sat Aug  1 17:20:26 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        deblur_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1966593|  1966593|  1966593|  1966593|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                              |                    |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module       | min | max | min | max |   Type  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_operator_div_float_fu_68  |operator_div_float  |   27|   27|   27|   27|   none  |
        +------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1966592|  1966592|      7682|          -|          -|   256|    no    |
        | + Loop 1.1  |     7680|     7680|        30|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     58|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     24|    3569|   5324|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    105|
|Register         |        -|      -|     106|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     24|    3675|   5487|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     10|       3|     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+------+------+
    |           Instance           |       Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------+--------------------+---------+-------+------+------+
    |grp_operator_div_float_fu_68  |operator_div_float  |        0|     24|  3569|  5324|
    +------------------------------+--------------------+---------+-------+------+------+
    |Total                         |                    |        0|     24|  3569|  5324|
    +------------------------------+--------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |c_3_fu_98_p2        |     +    |      0|  0|  15|           9|           1|
    |r_3_fu_86_p2        |     +    |      0|  0|  15|           9|           1|
    |exitcond1_fu_80_p2  |   icmp   |      0|  0|  13|           9|          10|
    |exitcond_fu_92_p2   |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_state5     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  58|          37|          23|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |G1_M_imag_o_blk_n          |   9|          2|    1|          2|
    |G1_M_imag_read             |   9|          2|    1|          2|
    |G1_M_real_o_blk_n          |   9|          2|    1|          2|
    |G1_M_real_read             |   9|          2|    1|          2|
    |ap_NS_fsm                  |  33|          6|    1|          6|
    |c_reg_57                   |   9|          2|    9|         18|
    |fft_kernel_modu2_M_1_read  |   9|          2|    1|          2|
    |fft_kernel_modu2_M_s_read  |   9|          2|    1|          2|
    |r_reg_46                   |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 105|         22|   25|         54|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   5|   0|    5|          0|
    |c_3_reg_123                                |   9|   0|    9|          0|
    |c_reg_57                                   |   9|   0|    9|          0|
    |grp_operator_div_float_fu_68_ap_start_reg  |   1|   0|    1|          0|
    |p_0_reg_128                                |  32|   0|   32|          0|
    |p_1_reg_133                                |  32|   0|   32|          0|
    |r_3_reg_115                                |   9|   0|    9|          0|
    |r_reg_46                                   |   9|   0|    9|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 106|   0|  106|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |     matrix_div.1     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |     matrix_div.1     | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |     matrix_div.1     | return value |
|ap_done                       | out |    1| ap_ctrl_hs |     matrix_div.1     | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |     matrix_div.1     | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |     matrix_div.1     | return value |
|fft_kernel_modu2_M_s_dout     |  in |   32|   ap_fifo  | fft_kernel_modu2_M_s |    pointer   |
|fft_kernel_modu2_M_s_empty_n  |  in |    1|   ap_fifo  | fft_kernel_modu2_M_s |    pointer   |
|fft_kernel_modu2_M_s_read     | out |    1|   ap_fifo  | fft_kernel_modu2_M_s |    pointer   |
|fft_kernel_modu2_M_1_dout     |  in |   32|   ap_fifo  | fft_kernel_modu2_M_1 |    pointer   |
|fft_kernel_modu2_M_1_empty_n  |  in |    1|   ap_fifo  | fft_kernel_modu2_M_1 |    pointer   |
|fft_kernel_modu2_M_1_read     | out |    1|   ap_fifo  | fft_kernel_modu2_M_1 |    pointer   |
|G1_M_real_dout                |  in |   32|   ap_fifo  |       G1_M_real      |    pointer   |
|G1_M_real_empty_n             |  in |    1|   ap_fifo  |       G1_M_real      |    pointer   |
|G1_M_real_read                | out |    1|   ap_fifo  |       G1_M_real      |    pointer   |
|G1_M_real_din                 | out |   32|   ap_fifo  |       G1_M_real      |    pointer   |
|G1_M_real_full_n              |  in |    1|   ap_fifo  |       G1_M_real      |    pointer   |
|G1_M_real_write               | out |    1|   ap_fifo  |       G1_M_real      |    pointer   |
|G1_M_imag_dout                |  in |   32|   ap_fifo  |       G1_M_imag      |    pointer   |
|G1_M_imag_empty_n             |  in |    1|   ap_fifo  |       G1_M_imag      |    pointer   |
|G1_M_imag_read                | out |    1|   ap_fifo  |       G1_M_imag      |    pointer   |
|G1_M_imag_din                 | out |   32|   ap_fifo  |       G1_M_imag      |    pointer   |
|G1_M_imag_full_n              |  in |    1|   ap_fifo  |       G1_M_imag      |    pointer   |
|G1_M_imag_write               | out |    1|   ap_fifo  |       G1_M_imag      |    pointer   |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @G1_M_real, float* @G1_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @fft_kernel_modu2_M_s, float* @fft_kernel_modu2_M_1, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* @G1_M_real, float* @G1_M_imag, [8 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.loopexit" [WienerDeblur.cpp:499]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%r = phi i9 [ 0, %0 ], [ %r_3, %.loopexit.loopexit ]"   --->   Operation 10 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.66ns)   --->   "%exitcond1 = icmp eq i9 %r, -256" [WienerDeblur.cpp:499]   --->   Operation 11 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%r_3 = add i9 %r, 1" [WienerDeblur.cpp:499]   --->   Operation 13 'add' 'r_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %.preheader.preheader" [WienerDeblur.cpp:499]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.76ns)   --->   "br label %.preheader" [WienerDeblur.cpp:500]   --->   Operation 15 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [WienerDeblur.cpp:504]   --->   Operation 16 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%c = phi i9 [ %c_3, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 17 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.66ns)   --->   "%exitcond = icmp eq i9 %c, -256" [WienerDeblur.cpp:500]   --->   Operation 18 'icmp' 'exitcond' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 19 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.82ns)   --->   "%c_3 = add i9 %c, 1" [WienerDeblur.cpp:500]   --->   Operation 20 'add' 'c_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %1" [WienerDeblur.cpp:500]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "%tmp_s = call fastcc { float, float } @"operator/<float>"(float* @fft_kernel_modu2_M_s, float* @fft_kernel_modu2_M_1, float* @G1_M_real, float* @G1_M_imag)" [WienerDeblur.cpp:502]   --->   Operation 22 'call' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 23 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 24 [1/2] (6.07ns)   --->   "%tmp_s = call fastcc { float, float } @"operator/<float>"(float* @fft_kernel_modu2_M_s, float* @fft_kernel_modu2_M_1, float* @G1_M_real, float* @G1_M_imag)" [WienerDeblur.cpp:502]   --->   Operation 24 'call' 'tmp_s' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%p_0 = extractvalue { float, float } %tmp_s, 0" [WienerDeblur.cpp:502]   --->   Operation 25 'extractvalue' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%p_1 = extractvalue { float, float } %tmp_s, 1" [WienerDeblur.cpp:502]   --->   Operation 26 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 27 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @G1_M_real, float %p_0)" [WienerDeblur.cpp:502]   --->   Operation 27 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 256> <FIFO>
ST_5 : Operation 28 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* @G1_M_imag, float %p_1)" [WienerDeblur.cpp:502]   --->   Operation 28 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 256> <FIFO>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "br label %.preheader" [WienerDeblur.cpp:500]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fft_kernel_modu2_M_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ fft_kernel_modu2_M_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ G1_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ G1_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (specinterface    ) [ 000000]
StgValue_7  (specinterface    ) [ 000000]
StgValue_8  (specinterface    ) [ 000000]
StgValue_9  (br               ) [ 011111]
r           (phi              ) [ 001000]
exitcond1   (icmp             ) [ 001111]
empty       (speclooptripcount) [ 000000]
r_3         (add              ) [ 011111]
StgValue_14 (br               ) [ 000000]
StgValue_15 (br               ) [ 001111]
StgValue_16 (ret              ) [ 000000]
c           (phi              ) [ 000100]
exitcond    (icmp             ) [ 001111]
empty_69    (speclooptripcount) [ 000000]
c_3         (add              ) [ 001111]
StgValue_21 (br               ) [ 000000]
StgValue_23 (br               ) [ 011111]
tmp_s       (call             ) [ 000000]
p_0         (extractvalue     ) [ 000001]
p_1         (extractvalue     ) [ 000001]
StgValue_27 (write            ) [ 000000]
StgValue_28 (write            ) [ 000000]
StgValue_29 (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fft_kernel_modu2_M_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu2_M_s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fft_kernel_modu2_M_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_kernel_modu2_M_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="G1_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G1_M_real"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="G1_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G1_M_imag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator/<float>"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="StgValue_27_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="1"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_27/5 "/>
</bind>
</comp>

<comp id="39" class="1004" name="StgValue_28_write_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="0" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="0"/>
<pin id="42" dir="0" index="2" bw="32" slack="1"/>
<pin id="43" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_28/5 "/>
</bind>
</comp>

<comp id="46" class="1005" name="r_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="9" slack="1"/>
<pin id="48" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="r_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="9" slack="0"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="57" class="1005" name="c_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="9" slack="1"/>
<pin id="59" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="c_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="9" slack="0"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="1" slack="1"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_operator_div_float_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="0" index="3" bw="32" slack="0"/>
<pin id="73" dir="0" index="4" bw="32" slack="0"/>
<pin id="74" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="exitcond1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="r_3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_3/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="exitcond_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="c_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_0_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_1/4 "/>
</bind>
</comp>

<comp id="115" class="1005" name="r_3_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="0"/>
<pin id="117" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="r_3 "/>
</bind>
</comp>

<comp id="123" class="1005" name="c_3_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="9" slack="0"/>
<pin id="125" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="128" class="1005" name="p_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

<comp id="133" class="1005" name="p_1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="30" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="44"><net_src comp="30" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="49"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="57" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="84"><net_src comp="50" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="50" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="61" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="61" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="68" pin="5"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="68" pin="5"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="86" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="126"><net_src comp="98" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="131"><net_src comp="104" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="136"><net_src comp="108" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="39" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fft_kernel_modu2_M_s | {}
	Port: fft_kernel_modu2_M_1 | {}
	Port: G1_M_real | {5 }
	Port: G1_M_imag | {5 }
 - Input state : 
	Port: matrix_div.1 : fft_kernel_modu2_M_s | {3 4 }
	Port: matrix_div.1 : fft_kernel_modu2_M_1 | {3 4 }
	Port: matrix_div.1 : G1_M_real | {3 4 }
	Port: matrix_div.1 : G1_M_imag | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		r_3 : 1
		StgValue_14 : 2
	State 3
		exitcond : 1
		c_3 : 1
		StgValue_21 : 2
	State 4
		p_0 : 1
		p_1 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   | grp_operator_div_float_fu_68 |    24   |  7.076  |   3475  |   5120  |
|----------|------------------------------|---------|---------|---------|---------|
|    add   |           r_3_fu_86          |    0    |    0    |    0    |    15   |
|          |           c_3_fu_98          |    0    |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|---------|
|   icmp   |        exitcond1_fu_80       |    0    |    0    |    0    |    13   |
|          |        exitcond_fu_92        |    0    |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|---------|
|   write  |    StgValue_27_write_fu_32   |    0    |    0    |    0    |    0    |
|          |    StgValue_28_write_fu_39   |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|extractvalue|          p_0_fu_104          |    0    |    0    |    0    |    0    |
|          |          p_1_fu_108          |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    24   |  7.076  |   3475  |   5176  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|c_3_reg_123|    9   |
|  c_reg_57 |    9   |
|p_0_reg_128|   32   |
|p_1_reg_133|   32   |
|r_3_reg_115|    9   |
|  r_reg_46 |    9   |
+-----------+--------+
|   Total   |   100  |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    7   |  3475  |  5176  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    7   |  3575  |  5176  |
+-----------+--------+--------+--------+--------+
