Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  4 23:44:30 2025
| Host         : HOFUD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -quiet -verbose -name timing_1 -file {C:/Users/RISHIK NAIR/Downloads/To-do/Silicon_dating/timing_report_implemented.txt} -rpx {C:/Users/RISHIK NAIR/Downloads/To-do/Silicon_dating/timing_report_implemented.rpx}
| Design       : silicon_dating_top
| Device       : 7vx690t-ffg1157
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 8 ports with partial output delay specified. (HIGH)

debug_leds[0]
debug_leds[1]
debug_leds[2]
debug_leds[3]
debug_leds[4]
debug_leds[5]
debug_leds[6]
debug_leds[7]


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.017        0.000                      0                  478       -2.243     -274.728                    191                  486        4.600        0.000                       0                   192  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gbl  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gbl             7.017        0.000                      0                  287        0.132        0.000                      0                  295        4.600        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_gbl            clk_gbl                  8.967        0.000                      0                  191       -2.243     -274.728                    191                  191  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_gbl                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gbl
  To Clock:  clk_gbl

Setup :            0  Failing Endpoints,  Worst Slack        7.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 GEN_NODES[1].u_person_node/dating_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cupid_core/partner_id_to_node_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.450ns (15.248%)  route 2.501ns (84.752%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.516ns = ( 13.516 - 10.000 ) 
    Source Clock Delay      (SCD):    3.927ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.485     3.927    GEN_NODES[1].u_person_node/CLK
    SLICE_X48Y320        FDCE                                         r  GEN_NODES[1].u_person_node/dating_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y320        FDCE (Prop_fdce_C_Q)         0.223     4.150 f  GEN_NODES[1].u_person_node/dating_busy_reg/Q
                         net (fo=5, routed)           0.364     4.514    GEN_NODES[1].u_person_node/work_cnt_reg[0]_1[0]
    SLICE_X49Y319                                                     f  GEN_NODES[1].u_person_node/partner_id_to_node[2][0]_i_3/I2
    SLICE_X49Y319        LUT3 (Prop_lut3_I2_O)        0.052     4.566 r  GEN_NODES[1].u_person_node/partner_id_to_node[2][0]_i_3/O
                         net (fo=9, routed)           1.059     5.626    GEN_NODES[0].u_person_node/free_to_cupid_reg_1
    SLICE_X50Y323                                                     r  GEN_NODES[0].u_person_node/pair_valid_to_node[1]_i_1/I3
    SLICE_X50Y323        LUT5 (Prop_lut5_I3_O)        0.132     5.758 r  GEN_NODES[0].u_person_node/pair_valid_to_node[1]_i_1/O
                         net (fo=3, routed)           1.078     6.835    GEN_NODES[2].u_person_node/D[0]
    SLICE_X54Y320                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[1][0]_i_1/I1
    SLICE_X54Y320        LUT3 (Prop_lut3_I1_O)        0.043     6.878 r  GEN_NODES[2].u_person_node/partner_id_to_node[1][0]_i_1/O
                         net (fo=1, routed)           0.000     6.878    u_cupid_core/partner_id_to_node_reg[1][0]_0
    SLICE_X54Y320        FDCE                                         r  u_cupid_core/partner_id_to_node_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.649    10.649 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.483    12.132    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.215 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.301    13.516    u_cupid_core/CLK
    SLICE_X54Y320        FDCE                                         r  u_cupid_core/partner_id_to_node_reg[1][0]/C
                         clock pessimism              0.350    13.866    
                         clock uncertainty           -0.035    13.831    
    SLICE_X54Y320        FDCE (Setup_fdce_C_D)        0.064    13.895    u_cupid_core/partner_id_to_node_reg[1][0]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 u_wormhole_fabric/dst_valid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wormhole_fabric/dst_valid_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.490ns (16.570%)  route 2.467ns (83.430%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.525ns = ( 13.525 - 10.000 ) 
    Source Clock Delay      (SCD):    3.922ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.480     3.922    u_wormhole_fabric/CLK
    SLICE_X51Y323        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y323        FDCE (Prop_fdce_C_Q)         0.223     4.145 f  u_wormhole_fabric/dst_valid_reg[0]/Q
                         net (fo=12, routed)          1.041     5.186    u_cupid_core/wh_dst_valid[0]
    SLICE_X53Y322                                                     f  u_cupid_core/dst_data[0][2]_i_4/I1
    SLICE_X53Y322        LUT4 (Prop_lut4_I1_O)        0.043     5.229 f  u_cupid_core/dst_data[0][2]_i_4/O
                         net (fo=3, routed)           0.453     5.682    u_cupid_core/dst_data[0][2]_i_4_n_0
    SLICE_X52Y320                                                     f  u_cupid_core/dst_valid[0]_i_4/I0
    SLICE_X52Y320        LUT4 (Prop_lut4_I0_O)        0.047     5.729 f  u_cupid_core/dst_valid[0]_i_4/O
                         net (fo=1, routed)           0.599     6.327    u_cupid_core/dst_valid[0]_i_4_n_0
    SLICE_X51Y320                                                     f  u_cupid_core/dst_valid[0]_i_2/I1
    SLICE_X51Y320        LUT5 (Prop_lut5_I1_O)        0.134     6.461 r  u_cupid_core/dst_valid[0]_i_2/O
                         net (fo=2, routed)           0.375     6.836    u_wormhole_fabric/partner_id_to_node_reg[0][0]_0
    SLICE_X51Y323                                                     r  u_wormhole_fabric/dst_valid[0]_i_1/I2
    SLICE_X51Y323        LUT3 (Prop_lut3_I2_O)        0.043     6.879 r  u_wormhole_fabric/dst_valid[0]_i_1/O
                         net (fo=1, routed)           0.000     6.879    u_wormhole_fabric/dst_valid[0]_i_1_n_0
    SLICE_X51Y323        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.649    10.649 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.483    12.132    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.215 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.310    13.525    u_wormhole_fabric/CLK
    SLICE_X51Y323        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[0]/C
                         clock pessimism              0.397    13.922    
                         clock uncertainty           -0.035    13.887    
    SLICE_X51Y323        FDCE (Setup_fdce_C_D)        0.034    13.921    u_wormhole_fabric/dst_valid_reg[0]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 u_wormhole_fabric/dst_valid_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wormhole_fabric/dst_data_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.388ns (13.314%)  route 2.526ns (86.686%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.469     3.911    u_wormhole_fabric/CLK
    SLICE_X54Y321        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y321        FDCE (Prop_fdce_C_Q)         0.259     4.170 f  u_wormhole_fabric/dst_valid_reg[2]/Q
                         net (fo=14, routed)          1.028     5.198    u_wormhole_fabric/wh_dst_valid[2]
    SLICE_X51Y322                                                     f  u_wormhole_fabric/src_ready[0]_i_2/I1
    SLICE_X51Y322        LUT5 (Prop_lut5_I1_O)        0.043     5.241 r  u_wormhole_fabric/src_ready[0]_i_2/O
                         net (fo=5, routed)           0.904     6.145    u_wormhole_fabric/p_7_out[0]
    SLICE_X52Y321                                                     r  u_wormhole_fabric/dst_valid[1]_i_2/I3
    SLICE_X52Y321        LUT6 (Prop_lut6_I3_O)        0.043     6.188 r  u_wormhole_fabric/dst_valid[1]_i_2/O
                         net (fo=2, routed)           0.595     6.782    u_wormhole_fabric/dst_valid[1]_i_2_n_0
    SLICE_X51Y321                                                     r  u_wormhole_fabric/dst_data[1][2]_i_1/I1
    SLICE_X51Y321        LUT3 (Prop_lut3_I1_O)        0.043     6.825 r  u_wormhole_fabric/dst_data[1][2]_i_1/O
                         net (fo=1, routed)           0.000     6.825    u_wormhole_fabric/dst_data[1][2]_i_1_n_0
    SLICE_X51Y321        FDCE                                         r  u_wormhole_fabric/dst_data_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.649    10.649 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.483    12.132    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.215 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.312    13.527    u_wormhole_fabric/CLK
    SLICE_X51Y321        FDCE                                         r  u_wormhole_fabric/dst_data_reg[1][2]/C
                         clock pessimism              0.350    13.877    
                         clock uncertainty           -0.035    13.842    
    SLICE_X51Y321        FDCE (Setup_fdce_C_D)        0.033    13.875    u_wormhole_fabric/dst_data_reg[1][2]
  -------------------------------------------------------------------
                         required time                         13.875    
                         arrival time                          -6.825    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 u_wormhole_fabric/dst_valid_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wormhole_fabric/dst_data_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.490ns (16.763%)  route 2.433ns (83.237%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 13.526 - 10.000 ) 
    Source Clock Delay      (SCD):    3.922ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.480     3.922    u_wormhole_fabric/CLK
    SLICE_X51Y323        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y323        FDCE (Prop_fdce_C_Q)         0.223     4.145 f  u_wormhole_fabric/dst_valid_reg[0]/Q
                         net (fo=12, routed)          1.041     5.186    u_cupid_core/wh_dst_valid[0]
    SLICE_X53Y322                                                     f  u_cupid_core/dst_data[0][2]_i_4/I1
    SLICE_X53Y322        LUT4 (Prop_lut4_I1_O)        0.043     5.229 f  u_cupid_core/dst_data[0][2]_i_4/O
                         net (fo=3, routed)           0.453     5.682    u_cupid_core/dst_data[0][2]_i_4_n_0
    SLICE_X52Y320                                                     f  u_cupid_core/dst_valid[0]_i_4/I0
    SLICE_X52Y320        LUT4 (Prop_lut4_I0_O)        0.047     5.729 f  u_cupid_core/dst_valid[0]_i_4/O
                         net (fo=1, routed)           0.599     6.327    u_cupid_core/dst_valid[0]_i_4_n_0
    SLICE_X51Y320                                                     f  u_cupid_core/dst_valid[0]_i_2/I1
    SLICE_X51Y320        LUT5 (Prop_lut5_I1_O)        0.134     6.461 r  u_cupid_core/dst_valid[0]_i_2/O
                         net (fo=2, routed)           0.341     6.802    u_cupid_core/dst_data_reg[0][2]
    SLICE_X51Y322                                                     r  u_cupid_core/dst_data[0][2]_i_1/I2
    SLICE_X51Y322        LUT4 (Prop_lut4_I2_O)        0.043     6.845 r  u_cupid_core/dst_data[0][2]_i_1/O
                         net (fo=1, routed)           0.000     6.845    u_wormhole_fabric/dst_data_reg[0][2]_0
    SLICE_X51Y322        FDCE                                         r  u_wormhole_fabric/dst_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.649    10.649 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.483    12.132    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.215 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.311    13.526    u_wormhole_fabric/CLK
    SLICE_X51Y322        FDCE                                         r  u_wormhole_fabric/dst_data_reg[0][2]/C
                         clock pessimism              0.376    13.902    
                         clock uncertainty           -0.035    13.867    
    SLICE_X51Y322        FDCE (Setup_fdce_C_D)        0.033    13.900    u_wormhole_fabric/dst_data_reg[0][2]
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.063ns  (required time - arrival time)
  Source:                 u_wormhole_fabric/dst_valid_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wormhole_fabric/dst_valid_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.399ns (13.640%)  route 2.526ns (86.360%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns = ( 13.527 - 10.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.469     3.911    u_wormhole_fabric/CLK
    SLICE_X54Y321        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y321        FDCE (Prop_fdce_C_Q)         0.259     4.170 f  u_wormhole_fabric/dst_valid_reg[2]/Q
                         net (fo=14, routed)          1.028     5.198    u_wormhole_fabric/wh_dst_valid[2]
    SLICE_X51Y322                                                     f  u_wormhole_fabric/src_ready[0]_i_2/I1
    SLICE_X51Y322        LUT5 (Prop_lut5_I1_O)        0.043     5.241 r  u_wormhole_fabric/src_ready[0]_i_2/O
                         net (fo=5, routed)           0.904     6.145    u_wormhole_fabric/p_7_out[0]
    SLICE_X52Y321                                                     r  u_wormhole_fabric/dst_valid[1]_i_2/I3
    SLICE_X52Y321        LUT6 (Prop_lut6_I3_O)        0.043     6.188 r  u_wormhole_fabric/dst_valid[1]_i_2/O
                         net (fo=2, routed)           0.595     6.782    u_wormhole_fabric/dst_valid[1]_i_2_n_0
    SLICE_X51Y321                                                     r  u_wormhole_fabric/dst_valid[1]_i_1/I2
    SLICE_X51Y321        LUT3 (Prop_lut3_I2_O)        0.054     6.836 r  u_wormhole_fabric/dst_valid[1]_i_1/O
                         net (fo=1, routed)           0.000     6.836    u_wormhole_fabric/dst_valid[1]_i_1_n_0
    SLICE_X51Y321        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.649    10.649 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.483    12.132    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.215 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.312    13.527    u_wormhole_fabric/CLK
    SLICE_X51Y321        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[1]/C
                         clock pessimism              0.350    13.877    
                         clock uncertainty           -0.035    13.842    
    SLICE_X51Y321        FDCE (Setup_fdce_C_D)        0.058    13.900    u_wormhole_fabric/dst_valid_reg[1]
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -6.836    
  -------------------------------------------------------------------
                         slack                                  7.063    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 u_cupid_core/partner_id_to_node_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wormhole_fabric/dst_data_reg[2][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.655ns (24.050%)  route 2.068ns (75.950%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.924ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.482     3.924    u_cupid_core/CLK
    SLICE_X51Y322        FDCE                                         r  u_cupid_core/partner_id_to_node_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y322        FDCE (Prop_fdce_C_Q)         0.204     4.128 r  u_cupid_core/partner_id_to_node_reg[1][1]/Q
                         net (fo=8, routed)           0.952     5.080    u_cupid_core/route_dst_id_flat[3]
    SLICE_X52Y321                                                     r  u_cupid_core/dst_valid[2]_i_3/I1
    SLICE_X52Y321        LUT4 (Prop_lut4_I1_O)        0.130     5.210 f  u_cupid_core/dst_valid[2]_i_3/O
                         net (fo=3, routed)           0.552     5.762    GEN_NODES[1].u_person_node/wh_tx_valid_reg_0
    SLICE_X53Y320                                                     f  GEN_NODES[1].u_person_node/dst_data[2][2]_i_5/I1
    SLICE_X53Y320        LUT2 (Prop_lut2_I1_O)        0.142     5.904 r  GEN_NODES[1].u_person_node/dst_data[2][2]_i_5/O
                         net (fo=1, routed)           0.234     6.137    u_cupid_core/wh_tx_data_reg[2]
    SLICE_X53Y320                                                     r  u_cupid_core/dst_data[2][2]_i_2/I4
    SLICE_X53Y320        LUT6 (Prop_lut6_I4_O)        0.136     6.273 r  u_cupid_core/dst_data[2][2]_i_2/O
                         net (fo=1, routed)           0.331     6.605    u_cupid_core/dst_data[2][2]_i_2_n_0
    SLICE_X54Y321                                                     r  u_cupid_core/dst_data[2][2]_i_1/I0
    SLICE_X54Y321        LUT3 (Prop_lut3_I0_O)        0.043     6.648 r  u_cupid_core/dst_data[2][2]_i_1/O
                         net (fo=1, routed)           0.000     6.648    u_wormhole_fabric/dst_data_reg[2][2]_0
    SLICE_X54Y321        FDCE                                         r  u_wormhole_fabric/dst_data_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.649    10.649 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.483    12.132    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.215 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.299    13.514    u_wormhole_fabric/CLK
    SLICE_X54Y321        FDCE                                         r  u_wormhole_fabric/dst_data_reg[2][2]/C
                         clock pessimism              0.350    13.864    
                         clock uncertainty           -0.035    13.829    
    SLICE_X54Y321        FDCE (Setup_fdce_C_D)        0.066    13.895    u_wormhole_fabric/dst_data_reg[2][2]
  -------------------------------------------------------------------
                         required time                         13.895    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 u_wormhole_fabric/dst_valid_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wormhole_fabric/dst_valid_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.431ns (16.155%)  route 2.237ns (83.845%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.514ns = ( 13.514 - 10.000 ) 
    Source Clock Delay      (SCD):    3.913ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.471     3.913    u_wormhole_fabric/CLK
    SLICE_X54Y320        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y320        FDCE (Prop_fdce_C_Q)         0.259     4.172 f  u_wormhole_fabric/dst_valid_reg[3]/Q
                         net (fo=12, routed)          0.813     4.985    u_wormhole_fabric/wh_dst_valid[3]
    SLICE_X51Y322                                                     f  u_wormhole_fabric/src_ready[0]_i_3/I4
    SLICE_X51Y322        LUT5 (Prop_lut5_I4_O)        0.043     5.028 f  u_wormhole_fabric/src_ready[0]_i_3/O
                         net (fo=1, routed)           0.150     5.178    u_wormhole_fabric/src_ready[0]_i_3_n_0
    SLICE_X51Y322                                                     f  u_wormhole_fabric/src_ready[0]_i_2/I0
    SLICE_X51Y322        LUT5 (Prop_lut5_I0_O)        0.043     5.221 r  u_wormhole_fabric/src_ready[0]_i_2/O
                         net (fo=5, routed)           1.071     6.292    u_cupid_core/dst_valid_reg[2]
    SLICE_X52Y320                                                     r  u_cupid_core/dst_valid[2]_i_2/I2
    SLICE_X52Y320        LUT5 (Prop_lut5_I2_O)        0.043     6.335 r  u_cupid_core/dst_valid[2]_i_2/O
                         net (fo=2, routed)           0.203     6.538    u_wormhole_fabric/partner_id_to_node_reg[0][1]
    SLICE_X54Y321                                                     r  u_wormhole_fabric/dst_valid[2]_i_1/I2
    SLICE_X54Y321        LUT3 (Prop_lut3_I2_O)        0.043     6.581 r  u_wormhole_fabric/dst_valid[2]_i_1/O
                         net (fo=1, routed)           0.000     6.581    u_wormhole_fabric/dst_valid[2]_i_1_n_0
    SLICE_X54Y321        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.649    10.649 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.483    12.132    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.215 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.299    13.514    u_wormhole_fabric/CLK
    SLICE_X54Y321        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[2]/C
                         clock pessimism              0.375    13.889    
                         clock uncertainty           -0.035    13.854    
    SLICE_X54Y321        FDCE (Setup_fdce_C_D)        0.066    13.920    u_wormhole_fabric/dst_valid_reg[2]
  -------------------------------------------------------------------
                         required time                         13.920    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 GEN_NODES[0].u_person_node/couple_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cupid_core/partner_id_to_node_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.455ns (17.424%)  route 2.156ns (82.576%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 13.526 - 10.000 ) 
    Source Clock Delay      (SCD):    3.924ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.482     3.924    GEN_NODES[0].u_person_node/CLK
    SLICE_X49Y322        FDCE                                         r  GEN_NODES[0].u_person_node/couple_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y322        FDCE (Prop_fdce_C_Q)         0.223     4.147 f  GEN_NODES[0].u_person_node/couple_locked_reg/Q
                         net (fo=12, routed)          0.569     4.716    GEN_NODES[0].u_person_node/couple_locked[0]
    SLICE_X50Y323                                                     f  GEN_NODES[0].u_person_node/partner_id_to_node[2][0]_i_2/I1
    SLICE_X50Y323        LUT3 (Prop_lut3_I1_O)        0.051     4.767 r  GEN_NODES[0].u_person_node/partner_id_to_node[2][0]_i_2/O
                         net (fo=6, routed)           0.800     5.567    GEN_NODES[2].u_person_node/free_to_cupid_reg_3
    SLICE_X52Y322                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_3/I0
    SLICE_X52Y322        LUT6 (Prop_lut6_I0_O)        0.138     5.705 r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_3/O
                         net (fo=2, routed)           0.788     6.492    GEN_NODES[2].u_person_node/u_cupid_core/route_dst_id_reg[0][1]
    SLICE_X51Y322                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_1/I0
    SLICE_X51Y322        LUT3 (Prop_lut3_I0_O)        0.043     6.535 r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_1/O
                         net (fo=1, routed)           0.000     6.535    u_cupid_core/partner_id_to_node_reg[0][1]_0
    SLICE_X51Y322        FDCE                                         r  u_cupid_core/partner_id_to_node_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.649    10.649 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.483    12.132    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.215 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.311    13.526    u_cupid_core/CLK
    SLICE_X51Y322        FDCE                                         r  u_cupid_core/partner_id_to_node_reg[0][1]/C
                         clock pessimism              0.376    13.902    
                         clock uncertainty           -0.035    13.867    
    SLICE_X51Y322        FDCE (Setup_fdce_C_D)        0.034    13.901    u_cupid_core/partner_id_to_node_reg[0][1]
  -------------------------------------------------------------------
                         required time                         13.901    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  7.365    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 GEN_NODES[0].u_person_node/couple_locked_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cupid_core/partner_id_to_node_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.461ns (17.613%)  route 2.156ns (82.387%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns = ( 13.526 - 10.000 ) 
    Source Clock Delay      (SCD):    3.924ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.482     3.924    GEN_NODES[0].u_person_node/CLK
    SLICE_X49Y322        FDCE                                         r  GEN_NODES[0].u_person_node/couple_locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y322        FDCE (Prop_fdce_C_Q)         0.223     4.147 f  GEN_NODES[0].u_person_node/couple_locked_reg/Q
                         net (fo=12, routed)          0.569     4.716    GEN_NODES[0].u_person_node/couple_locked[0]
    SLICE_X50Y323                                                     f  GEN_NODES[0].u_person_node/partner_id_to_node[2][0]_i_2/I1
    SLICE_X50Y323        LUT3 (Prop_lut3_I1_O)        0.051     4.767 r  GEN_NODES[0].u_person_node/partner_id_to_node[2][0]_i_2/O
                         net (fo=6, routed)           0.800     5.567    GEN_NODES[2].u_person_node/free_to_cupid_reg_3
    SLICE_X52Y322                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_3/I0
    SLICE_X52Y322        LUT6 (Prop_lut6_I0_O)        0.138     5.705 r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_3/O
                         net (fo=2, routed)           0.788     6.492    GEN_NODES[2].u_person_node/u_cupid_core/route_dst_id_reg[0][1]
    SLICE_X51Y322                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[1][1]_i_1/I0
    SLICE_X51Y322        LUT3 (Prop_lut3_I0_O)        0.049     6.541 r  GEN_NODES[2].u_person_node/partner_id_to_node[1][1]_i_1/O
                         net (fo=1, routed)           0.000     6.541    u_cupid_core/partner_id_to_node_reg[1][1]_0
    SLICE_X51Y322        FDCE                                         r  u_cupid_core/partner_id_to_node_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.649    10.649 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.483    12.132    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.215 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.311    13.526    u_cupid_core/CLK
    SLICE_X51Y322        FDCE                                         r  u_cupid_core/partner_id_to_node_reg[1][1]/C
                         clock pessimism              0.376    13.902    
                         clock uncertainty           -0.035    13.867    
    SLICE_X51Y322        FDCE (Setup_fdce_C_D)        0.058    13.925    u_cupid_core/partner_id_to_node_reg[1][1]
  -------------------------------------------------------------------
                         required time                         13.925    
                         arrival time                          -6.541    
  -------------------------------------------------------------------
                         slack                                  7.383    

Slack (MET) :             7.430ns  (required time - arrival time)
  Source:                 u_wormhole_fabric/dst_valid_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wormhole_fabric/dst_valid_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.388ns (15.035%)  route 2.193ns (84.965%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.516ns = ( 13.516 - 10.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.469     3.911    u_wormhole_fabric/CLK
    SLICE_X54Y321        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y321        FDCE (Prop_fdce_C_Q)         0.259     4.170 f  u_wormhole_fabric/dst_valid_reg[2]/Q
                         net (fo=14, routed)          1.028     5.198    u_wormhole_fabric/wh_dst_valid[2]
    SLICE_X51Y322                                                     f  u_wormhole_fabric/src_ready[0]_i_2/I1
    SLICE_X51Y322        LUT5 (Prop_lut5_I1_O)        0.043     5.241 r  u_wormhole_fabric/src_ready[0]_i_2/O
                         net (fo=5, routed)           0.971     6.212    u_cupid_core/dst_valid_reg[2]
    SLICE_X52Y320                                                     r  u_cupid_core/dst_valid[3]_i_2/I2
    SLICE_X52Y320        LUT5 (Prop_lut5_I2_O)        0.043     6.255 r  u_cupid_core/dst_valid[3]_i_2/O
                         net (fo=2, routed)           0.194     6.449    u_wormhole_fabric/partner_id_to_node_reg[0][0]
    SLICE_X54Y320                                                     r  u_wormhole_fabric/dst_valid[3]_i_1/I2
    SLICE_X54Y320        LUT3 (Prop_lut3_I2_O)        0.043     6.492 r  u_wormhole_fabric/dst_valid[3]_i_1/O
                         net (fo=1, routed)           0.000     6.492    u_wormhole_fabric/dst_valid[3]_i_1_n_0
    SLICE_X54Y320        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.649    10.649 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.483    12.132    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.215 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.301    13.516    u_wormhole_fabric/CLK
    SLICE_X54Y320        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[3]/C
                         clock pessimism              0.375    13.891    
                         clock uncertainty           -0.035    13.856    
    SLICE_X54Y320        FDCE (Setup_fdce_C_D)        0.066    13.922    u_wormhole_fabric/dst_valid_reg[3]
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                  7.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 GEN_NODES[3].u_person_node/dating_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[3].u_person_node/dating_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.609%)  route 0.102ns (44.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.668     1.524    GEN_NODES[3].u_person_node/CLK
    SLICE_X55Y316        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y316        FDCE (Prop_fdce_C_Q)         0.100     1.624 r  GEN_NODES[3].u_person_node/dating_cnt_reg[1]/Q
                         net (fo=6, routed)           0.102     1.726    GEN_NODES[3].u_person_node/dating_cnt_reg_n_0_[1]
    SLICE_X54Y316                                                     r  GEN_NODES[3].u_person_node/dating_cnt[4]_i_1__2/I2
    SLICE_X54Y316        LUT6 (Prop_lut6_I2_O)        0.028     1.754 r  GEN_NODES[3].u_person_node/dating_cnt[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.754    GEN_NODES[3].u_person_node/dating_cnt[4]_i_1__2_n_0
    SLICE_X54Y316        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.139    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.169 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.893     2.062    GEN_NODES[3].u_person_node/CLK
    SLICE_X54Y316        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[4]/C
                         clock pessimism             -0.527     1.535    
    SLICE_X54Y316        FDCE (Hold_fdce_C_D)         0.087     1.622    GEN_NODES[3].u_person_node/dating_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 GEN_NODES[3].u_person_node/dating_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[3].u_person_node/dating_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.368%)  route 0.103ns (44.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.668     1.524    GEN_NODES[3].u_person_node/CLK
    SLICE_X55Y316        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y316        FDCE (Prop_fdce_C_Q)         0.100     1.624 r  GEN_NODES[3].u_person_node/dating_cnt_reg[1]/Q
                         net (fo=6, routed)           0.103     1.727    GEN_NODES[3].u_person_node/dating_cnt_reg_n_0_[1]
    SLICE_X54Y316                                                     r  GEN_NODES[3].u_person_node/dating_cnt[3]_i_1__2/I4
    SLICE_X54Y316        LUT5 (Prop_lut5_I4_O)        0.028     1.755 r  GEN_NODES[3].u_person_node/dating_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.755    GEN_NODES[3].u_person_node/dating_cnt[3]_i_1__2_n_0
    SLICE_X54Y316        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.139    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.169 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.893     2.062    GEN_NODES[3].u_person_node/CLK
    SLICE_X54Y316        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[3]/C
                         clock pessimism             -0.527     1.535    
    SLICE_X54Y316        FDCE (Hold_fdce_C_D)         0.087     1.622    GEN_NODES[3].u_person_node/dating_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 GEN_NODES[3].u_person_node/partner_pref_latched_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[3].u_person_node/wh_tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.424%)  route 0.107ns (45.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.666     1.522    GEN_NODES[3].u_person_node/CLK
    SLICE_X53Y318        FDCE                                         r  GEN_NODES[3].u_person_node/partner_pref_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y318        FDCE (Prop_fdce_C_Q)         0.100     1.622 r  GEN_NODES[3].u_person_node/partner_pref_latched_reg[2]/Q
                         net (fo=8, routed)           0.107     1.729    GEN_NODES[3].u_person_node/partner_pref_latched_reg_n_0_[2]
    SLICE_X52Y318                                                     r  GEN_NODES[3].u_person_node/wh_tx_data[2]_i_1__2/I1
    SLICE_X52Y318        LUT6 (Prop_lut6_I1_O)        0.028     1.757 r  GEN_NODES[3].u_person_node/wh_tx_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.757    GEN_NODES[3].u_person_node/wh_tx_data[2]_i_1__2_n_0
    SLICE_X52Y318        FDCE                                         r  GEN_NODES[3].u_person_node/wh_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.139    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.169 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.891     2.060    GEN_NODES[3].u_person_node/CLK
    SLICE_X52Y318        FDCE                                         r  GEN_NODES[3].u_person_node/wh_tx_data_reg[2]/C
                         clock pessimism             -0.527     1.533    
    SLICE_X52Y318        FDCE (Hold_fdce_C_D)         0.087     1.620    GEN_NODES[3].u_person_node/wh_tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 GEN_NODES[3].u_person_node/partner_pref_latched_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[3].u_person_node/wh_tx_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (53.965%)  route 0.109ns (46.035%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.666     1.522    GEN_NODES[3].u_person_node/CLK
    SLICE_X53Y318        FDCE                                         r  GEN_NODES[3].u_person_node/partner_pref_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y318        FDCE (Prop_fdce_C_Q)         0.100     1.622 r  GEN_NODES[3].u_person_node/partner_pref_latched_reg[2]/Q
                         net (fo=8, routed)           0.109     1.731    GEN_NODES[3].u_person_node/partner_pref_latched_reg_n_0_[2]
    SLICE_X52Y318                                                     r  GEN_NODES[3].u_person_node/wh_tx_valid_i_1__2/I3
    SLICE_X52Y318        LUT5 (Prop_lut5_I3_O)        0.028     1.759 r  GEN_NODES[3].u_person_node/wh_tx_valid_i_1__2/O
                         net (fo=1, routed)           0.000     1.759    GEN_NODES[3].u_person_node/wh_tx_valid_i_1__2_n_0
    SLICE_X52Y318        FDCE                                         r  GEN_NODES[3].u_person_node/wh_tx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.139    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.169 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.891     2.060    GEN_NODES[3].u_person_node/CLK
    SLICE_X52Y318        FDCE                                         r  GEN_NODES[3].u_person_node/wh_tx_valid_reg/C
                         clock pessimism             -0.527     1.533    
    SLICE_X52Y318        FDCE (Hold_fdce_C_D)         0.087     1.620    GEN_NODES[3].u_person_node/wh_tx_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 GEN_NODES[3].u_person_node/dating_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[3].u_person_node/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.304%)  route 0.117ns (47.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.663     1.519    GEN_NODES[3].u_person_node/CLK
    SLICE_X57Y318        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y318        FDCE (Prop_fdce_C_Q)         0.100     1.619 r  GEN_NODES[3].u_person_node/dating_cnt_reg[6]/Q
                         net (fo=5, routed)           0.117     1.735    GEN_NODES[3].u_person_node/dating_cnt_reg_n_0_[6]
    SLICE_X56Y318                                                     r  GEN_NODES[3].u_person_node/FSM_sequential_state[2]_i_1__2/I3
    SLICE_X56Y318        LUT6 (Prop_lut6_I3_O)        0.028     1.763 r  GEN_NODES[3].u_person_node/FSM_sequential_state[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.763    GEN_NODES[3].u_person_node/FSM_sequential_state[2]_i_1__2_n_0
    SLICE_X56Y318        FDCE                                         r  GEN_NODES[3].u_person_node/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.139    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.169 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.889     2.058    GEN_NODES[3].u_person_node/CLK
    SLICE_X56Y318        FDCE                                         r  GEN_NODES[3].u_person_node/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.528     1.530    
    SLICE_X56Y318        FDCE (Hold_fdce_C_D)         0.087     1.617    GEN_NODES[3].u_person_node/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 GEN_NODES[3].u_person_node/dating_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[3].u_person_node/couple_locked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.880%)  route 0.119ns (48.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.663     1.519    GEN_NODES[3].u_person_node/CLK
    SLICE_X57Y318        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y318        FDCE (Prop_fdce_C_Q)         0.100     1.619 r  GEN_NODES[3].u_person_node/dating_cnt_reg[6]/Q
                         net (fo=5, routed)           0.119     1.737    GEN_NODES[3].u_person_node/dating_cnt_reg_n_0_[6]
    SLICE_X56Y318                                                     r  GEN_NODES[3].u_person_node/couple_locked_i_1__2/I1
    SLICE_X56Y318        LUT6 (Prop_lut6_I1_O)        0.028     1.765 r  GEN_NODES[3].u_person_node/couple_locked_i_1__2/O
                         net (fo=1, routed)           0.000     1.765    GEN_NODES[3].u_person_node/couple_locked_i_1__2_n_0
    SLICE_X56Y318        FDCE                                         r  GEN_NODES[3].u_person_node/couple_locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.139    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.169 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.889     2.058    GEN_NODES[3].u_person_node/CLK
    SLICE_X56Y318        FDCE                                         r  GEN_NODES[3].u_person_node/couple_locked_reg/C
                         clock pessimism             -0.528     1.530    
    SLICE_X56Y318        FDCE (Hold_fdce_C_D)         0.087     1.617    GEN_NODES[3].u_person_node/couple_locked_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 GEN_NODES[1].u_person_node/dating_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[1].u_person_node/dating_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.519%)  route 0.095ns (42.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.679     1.535    GEN_NODES[1].u_person_node/CLK
    SLICE_X49Y318        FDCE                                         r  GEN_NODES[1].u_person_node/dating_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y318        FDCE (Prop_fdce_C_Q)         0.100     1.635 r  GEN_NODES[1].u_person_node/dating_cnt_reg[2]/Q
                         net (fo=5, routed)           0.095     1.729    GEN_NODES[1].u_person_node/dating_cnt_reg_n_0_[2]
    SLICE_X48Y318                                                     r  GEN_NODES[1].u_person_node/dating_cnt[4]_i_1__0/I0
    SLICE_X48Y318        LUT6 (Prop_lut6_I0_O)        0.028     1.757 r  GEN_NODES[1].u_person_node/dating_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    GEN_NODES[1].u_person_node/dating_cnt[4]_i_1__0_n_0
    SLICE_X48Y318        FDCE                                         r  GEN_NODES[1].u_person_node/dating_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.139    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.169 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.904     2.073    GEN_NODES[1].u_person_node/CLK
    SLICE_X48Y318        FDCE                                         r  GEN_NODES[1].u_person_node/dating_cnt_reg[4]/C
                         clock pessimism             -0.527     1.546    
    SLICE_X48Y318        FDCE (Hold_fdce_C_D)         0.060     1.606    GEN_NODES[1].u_person_node/dating_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 GEN_NODES[3].u_person_node/free_wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[3].u_person_node/free_wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.847%)  route 0.124ns (49.153%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.665     1.521    GEN_NODES[3].u_person_node/CLK
    SLICE_X53Y319        FDCE                                         r  GEN_NODES[3].u_person_node/free_wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y319        FDCE (Prop_fdce_C_Q)         0.100     1.621 r  GEN_NODES[3].u_person_node/free_wait_cnt_reg[0]/Q
                         net (fo=7, routed)           0.124     1.744    GEN_NODES[3].u_person_node/free_wait_cnt_reg_n_0_[0]
    SLICE_X54Y319                                                     r  GEN_NODES[3].u_person_node/free_wait_cnt[2]_i_1__2/I2
    SLICE_X54Y319        LUT4 (Prop_lut4_I2_O)        0.028     1.772 r  GEN_NODES[3].u_person_node/free_wait_cnt[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.772    GEN_NODES[3].u_person_node/free_wait_cnt[2]_i_1__2_n_0
    SLICE_X54Y319        FDCE                                         r  GEN_NODES[3].u_person_node/free_wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.139    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.169 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.890     2.059    GEN_NODES[3].u_person_node/CLK
    SLICE_X54Y319        FDCE                                         r  GEN_NODES[3].u_person_node/free_wait_cnt_reg[2]/C
                         clock pessimism             -0.526     1.533    
    SLICE_X54Y319        FDCE (Hold_fdce_C_D)         0.087     1.620    GEN_NODES[3].u_person_node/free_wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 GEN_NODES[0].u_person_node/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[0].u_person_node/couple_locked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.869%)  route 0.097ns (43.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.675     1.531    GEN_NODES[0].u_person_node/CLK
    SLICE_X48Y322        FDCE                                         r  GEN_NODES[0].u_person_node/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y322        FDCE (Prop_fdce_C_Q)         0.100     1.631 f  GEN_NODES[0].u_person_node/FSM_sequential_state_reg[2]/Q
                         net (fo=15, routed)          0.097     1.728    GEN_NODES[0].u_person_node/state__0[2]
    SLICE_X49Y322                                                     f  GEN_NODES[0].u_person_node/couple_locked_i_1/I2
    SLICE_X49Y322        LUT6 (Prop_lut6_I2_O)        0.028     1.756 r  GEN_NODES[0].u_person_node/couple_locked_i_1/O
                         net (fo=1, routed)           0.000     1.756    GEN_NODES[0].u_person_node/couple_locked_i_1_n_0
    SLICE_X49Y322        FDCE                                         r  GEN_NODES[0].u_person_node/couple_locked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.139    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.169 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.900     2.069    GEN_NODES[0].u_person_node/CLK
    SLICE_X49Y322        FDCE                                         r  GEN_NODES[0].u_person_node/couple_locked_reg/C
                         clock pessimism             -0.527     1.542    
    SLICE_X49Y322        FDCE (Hold_fdce_C_D)         0.060     1.602    GEN_NODES[0].u_person_node/couple_locked_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 GEN_NODES[0].u_person_node/free_wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[0].u_person_node/free_wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gbl
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.930%)  route 0.145ns (53.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.702     1.558    GEN_NODES[0].u_person_node/CLK
    SLICE_X45Y324        FDCE                                         r  GEN_NODES[0].u_person_node/free_wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y324        FDCE (Prop_fdce_C_Q)         0.100     1.658 r  GEN_NODES[0].u_person_node/free_wait_cnt_reg[0]/Q
                         net (fo=7, routed)           0.145     1.803    GEN_NODES[0].u_person_node/free_wait_cnt_reg_n_0_[0]
    SLICE_X46Y324                                                     r  GEN_NODES[0].u_person_node/free_wait_cnt[3]_i_1/I3
    SLICE_X46Y324        LUT5 (Prop_lut5_I3_O)        0.028     1.831 r  GEN_NODES[0].u_person_node/free_wait_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    GEN_NODES[0].u_person_node/free_wait_cnt[3]_i_1_n_0
    SLICE_X46Y324        FDCE                                         r  GEN_NODES[0].u_person_node/free_wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.139    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.169 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.926     2.095    GEN_NODES[0].u_person_node/CLK
    SLICE_X46Y324        FDCE                                         r  GEN_NODES[0].u_person_node/free_wait_cnt_reg[3]/C
                         clock pessimism             -0.506     1.589    
    SLICE_X46Y324        FDCE (Hold_fdce_C_D)         0.087     1.676    GEN_NODES[0].u_person_node/free_wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gbl
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_global }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  clk_global_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X50Y317   GEN_NODES[1].u_person_node/work_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X51Y317   GEN_NODES[1].u_person_node/work_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X51Y317   GEN_NODES[1].u_person_node/work_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X50Y317   GEN_NODES[1].u_person_node/work_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X52Y324   GEN_NODES[2].u_person_node/work_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X53Y324   GEN_NODES[2].u_person_node/work_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X53Y324   GEN_NODES[2].u_person_node/work_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X53Y323   GEN_NODES[2].u_person_node/work_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X52Y317   GEN_NODES[3].u_person_node/work_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X51Y321   u_wormhole_fabric/dst_valid_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X49Y321   u_cupid_core/initiator_flag_to_node_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X49Y321   u_cupid_core/pair_valid_to_node_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X50Y321   u_task_master/task_valid_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X51Y321   u_task_master/task_valid_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X50Y317   GEN_NODES[1].u_person_node/work_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X51Y317   GEN_NODES[1].u_person_node/work_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X51Y317   GEN_NODES[1].u_person_node/work_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X50Y317   GEN_NODES[1].u_person_node/work_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X52Y324   GEN_NODES[2].u_person_node/work_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X48Y322   GEN_NODES[0].u_person_node/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X48Y322   GEN_NODES[0].u_person_node/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X48Y322   GEN_NODES[0].u_person_node/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X49Y322   GEN_NODES[0].u_person_node/couple_locked_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X48Y323   GEN_NODES[0].u_person_node/dating_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X48Y321   GEN_NODES[0].u_person_node/dating_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X48Y321   GEN_NODES[0].u_person_node/dating_cnt_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X50Y323   GEN_NODES[0].u_person_node/free_to_cupid_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X51Y323   GEN_NODES[0].u_person_node/wh_rx_ready_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X50Y321   GEN_NODES[0].u_person_node/wh_tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_gbl
  To Clock:  clk_gbl

Setup :            0  Failing Endpoints,  Worst Slack        8.967ns,  Total Violation        0.000ns
Hold  :          191  Failing Endpoints,  Worst Slack       -2.243ns,  Total Violation     -274.728ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[2].u_person_node/free_wait_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.360ns (15.019%)  route 2.038ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.325     0.325 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.898    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.035     0.933 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         1.465     2.398    GEN_NODES[2].u_person_node/wh_rx_ready_reg_0
    SLICE_X55Y327        FDCE                                         f  GEN_NODES[2].u_person_node/free_wait_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137    10.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693    10.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.662    11.518    GEN_NODES[2].u_person_node/CLK
    SLICE_X55Y327        FDCE                                         r  GEN_NODES[2].u_person_node/free_wait_cnt_reg[4]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.035    11.482    
    SLICE_X55Y327        FDCE (Recov_fdce_C_CLR)     -0.117    11.365    GEN_NODES[2].u_person_node/free_wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             8.967ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[2].u_person_node/free_wait_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.360ns (15.019%)  route 2.038ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.325     0.325 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.898    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.035     0.933 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         1.465     2.398    GEN_NODES[2].u_person_node/wh_rx_ready_reg_0
    SLICE_X55Y327        FDCE                                         f  GEN_NODES[2].u_person_node/free_wait_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137    10.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693    10.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.662    11.518    GEN_NODES[2].u_person_node/CLK
    SLICE_X55Y327        FDCE                                         r  GEN_NODES[2].u_person_node/free_wait_cnt_reg[5]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.035    11.482    
    SLICE_X55Y327        FDCE (Recov_fdce_C_CLR)     -0.117    11.365    GEN_NODES[2].u_person_node/free_wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                  8.967    

Slack (MET) :             8.992ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[2].u_person_node/free_wait_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.360ns (15.173%)  route 2.014ns (84.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.325     0.325 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.898    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.035     0.933 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         1.441     2.374    GEN_NODES[2].u_person_node/wh_rx_ready_reg_0
    SLICE_X53Y327        FDCE                                         f  GEN_NODES[2].u_person_node/free_wait_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137    10.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693    10.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.662    11.518    GEN_NODES[2].u_person_node/CLK
    SLICE_X53Y327        FDCE                                         r  GEN_NODES[2].u_person_node/free_wait_cnt_reg[0]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.035    11.482    
    SLICE_X53Y327        FDCE (Recov_fdce_C_CLR)     -0.117    11.365    GEN_NODES[2].u_person_node/free_wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.365    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                  8.992    

Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[2].u_person_node/free_wait_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.360ns (15.019%)  route 2.038ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.325     0.325 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.898    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.035     0.933 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         1.465     2.398    GEN_NODES[2].u_person_node/wh_rx_ready_reg_0
    SLICE_X54Y327        FDCE                                         f  GEN_NODES[2].u_person_node/free_wait_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137    10.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693    10.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.662    11.518    GEN_NODES[2].u_person_node/CLK
    SLICE_X54Y327        FDCE                                         r  GEN_NODES[2].u_person_node/free_wait_cnt_reg[1]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.035    11.482    
    SLICE_X54Y327        FDCE (Recov_fdce_C_CLR)     -0.079    11.403    GEN_NODES[2].u_person_node/free_wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                  9.005    

Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[2].u_person_node/free_wait_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.360ns (15.019%)  route 2.038ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.325     0.325 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.898    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.035     0.933 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         1.465     2.398    GEN_NODES[2].u_person_node/wh_rx_ready_reg_0
    SLICE_X54Y327        FDCE                                         f  GEN_NODES[2].u_person_node/free_wait_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137    10.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693    10.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.662    11.518    GEN_NODES[2].u_person_node/CLK
    SLICE_X54Y327        FDCE                                         r  GEN_NODES[2].u_person_node/free_wait_cnt_reg[2]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.035    11.482    
    SLICE_X54Y327        FDCE (Recov_fdce_C_CLR)     -0.079    11.403    GEN_NODES[2].u_person_node/free_wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                  9.005    

Slack (MET) :             9.005ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[2].u_person_node/free_wait_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.360ns (15.019%)  route 2.038ns (84.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.325     0.325 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.898    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.035     0.933 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         1.465     2.398    GEN_NODES[2].u_person_node/wh_rx_ready_reg_0
    SLICE_X54Y327        FDCE                                         f  GEN_NODES[2].u_person_node/free_wait_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137    10.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693    10.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.662    11.518    GEN_NODES[2].u_person_node/CLK
    SLICE_X54Y327        FDCE                                         r  GEN_NODES[2].u_person_node/free_wait_cnt_reg[3]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.035    11.482    
    SLICE_X54Y327        FDCE (Recov_fdce_C_CLR)     -0.079    11.403    GEN_NODES[2].u_person_node/free_wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                  9.005    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[3].u_person_node/dating_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.360ns (15.480%)  route 1.967ns (84.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.325     0.325 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.898    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.035     0.933 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         1.394     2.327    GEN_NODES[3].u_person_node/rst_n
    SLICE_X55Y316        FDCE                                         f  GEN_NODES[3].u_person_node/dating_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137    10.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693    10.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.668    11.524    GEN_NODES[3].u_person_node/CLK
    SLICE_X55Y316        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[0]/C
                         clock pessimism              0.000    11.524    
                         clock uncertainty           -0.035    11.488    
    SLICE_X55Y316        FDCE (Recov_fdce_C_CLR)     -0.117    11.371    GEN_NODES[3].u_person_node/dating_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[3].u_person_node/dating_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.360ns (15.480%)  route 1.967ns (84.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.325     0.325 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.898    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.035     0.933 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         1.394     2.327    GEN_NODES[3].u_person_node/rst_n
    SLICE_X55Y316        FDCE                                         f  GEN_NODES[3].u_person_node/dating_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137    10.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693    10.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.668    11.524    GEN_NODES[3].u_person_node/CLK
    SLICE_X55Y316        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[1]/C
                         clock pessimism              0.000    11.524    
                         clock uncertainty           -0.035    11.488    
    SLICE_X55Y316        FDCE (Recov_fdce_C_CLR)     -0.117    11.371    GEN_NODES[3].u_person_node/dating_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[3].u_person_node/dating_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.360ns (15.480%)  route 1.967ns (84.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.325     0.325 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.898    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.035     0.933 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         1.394     2.327    GEN_NODES[3].u_person_node/rst_n
    SLICE_X55Y316        FDCE                                         f  GEN_NODES[3].u_person_node/dating_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137    10.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693    10.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.668    11.524    GEN_NODES[3].u_person_node/CLK
    SLICE_X55Y316        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[2]/C
                         clock pessimism              0.000    11.524    
                         clock uncertainty           -0.035    11.488    
    SLICE_X55Y316        FDCE (Recov_fdce_C_CLR)     -0.117    11.371    GEN_NODES[3].u_person_node/dating_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[3].u_person_node/dating_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk_gbl rise@10.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.360ns (15.480%)  route 1.967ns (84.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 11.524 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.325     0.325 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.573     0.898    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.035     0.933 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         1.394     2.327    GEN_NODES[3].u_person_node/rst_n
    SLICE_X55Y316        FDCE                                         f  GEN_NODES[3].u_person_node/dating_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)   10.000    10.000 r  
    AD29                                              0.000    10.000 r  clk_global (IN)
                         net (fo=0)                   0.000    10.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137    10.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693    10.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.668    11.524    GEN_NODES[3].u_person_node/CLK
    SLICE_X55Y316        FDCE                                         r  GEN_NODES[3].u_person_node/dating_cnt_reg[5]/C
                         clock pessimism              0.000    11.524    
                         clock uncertainty           -0.035    11.488    
    SLICE_X55Y316        FDCE (Recov_fdce_C_CLR)     -0.117    11.371    GEN_NODES[3].u_person_node/dating_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  9.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.243ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            couple_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.582ns (36.737%)  route 1.002ns (63.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.546     0.546 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.682     1.227    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.036     1.263 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         0.320     1.583    GEN_NODES[2].u_person_node_n_1
    SLICE_X51Y333        FDCE                                         f  couple_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.489     3.931    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[0]/C
                         clock pessimism              0.000     3.931    
                         clock uncertainty            0.035     3.966    
    SLICE_X51Y333        FDCE (Remov_fdce_C_CLR)     -0.140     3.826    couple_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.826    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            couple_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.582ns (36.737%)  route 1.002ns (63.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.546     0.546 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.682     1.227    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.036     1.263 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         0.320     1.583    GEN_NODES[2].u_person_node_n_1
    SLICE_X51Y333        FDCE                                         f  couple_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.489     3.931    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[1]/C
                         clock pessimism              0.000     3.931    
                         clock uncertainty            0.035     3.966    
    SLICE_X51Y333        FDCE (Remov_fdce_C_CLR)     -0.140     3.826    couple_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.826    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            couple_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.582ns (36.737%)  route 1.002ns (63.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.546     0.546 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.682     1.227    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.036     1.263 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         0.320     1.583    GEN_NODES[2].u_person_node_n_1
    SLICE_X51Y333        FDCE                                         f  couple_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.489     3.931    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[2]/C
                         clock pessimism              0.000     3.931    
                         clock uncertainty            0.035     3.966    
    SLICE_X51Y333        FDCE (Remov_fdce_C_CLR)     -0.140     3.826    couple_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.826    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            couple_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.582ns (36.737%)  route 1.002ns (63.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.546     0.546 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.682     1.227    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.036     1.263 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         0.320     1.583    GEN_NODES[2].u_person_node_n_1
    SLICE_X51Y333        FDCE                                         f  couple_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.489     3.931    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[3]/C
                         clock pessimism              0.000     3.931    
                         clock uncertainty            0.035     3.966    
    SLICE_X51Y333        FDCE (Remov_fdce_C_CLR)     -0.140     3.826    couple_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.826    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.243ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            couple_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.582ns (36.737%)  route 1.002ns (63.263%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.546     0.546 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.682     1.227    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.036     1.263 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         0.320     1.583    GEN_NODES[2].u_person_node_n_1
    SLICE_X51Y333        FDCE                                         f  couple_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.489     3.931    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[4]/C
                         clock pessimism              0.000     3.931    
                         clock uncertainty            0.035     3.966    
    SLICE_X51Y333        FDCE (Remov_fdce_C_CLR)     -0.140     3.826    couple_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.826    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                 -2.243    

Slack (VIOLATED) :        -2.204ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[0].u_person_node/working_reg/CLR
                            (removal check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.582ns (35.292%)  route 1.066ns (64.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.546     0.546 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.682     1.227    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.036     1.263 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         0.385     1.648    GEN_NODES[0].u_person_node/rst_n
    SLICE_X50Y323        FDCE                                         f  GEN_NODES[0].u_person_node/working_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.480     3.922    GEN_NODES[0].u_person_node/CLK
    SLICE_X50Y323        FDCE                                         r  GEN_NODES[0].u_person_node/working_reg/C
                         clock pessimism              0.000     3.922    
                         clock uncertainty            0.035     3.957    
    SLICE_X50Y323        FDCE (Remov_fdce_C_CLR)     -0.106     3.851    GEN_NODES[0].u_person_node/working_reg
  -------------------------------------------------------------------
                         required time                         -3.851    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                 -2.204    

Slack (VIOLATED) :        -2.195ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[0].u_person_node/free_to_cupid_reg/PRE
                            (removal check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.582ns (35.292%)  route 1.066ns (64.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.546     0.546 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.682     1.227    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.036     1.263 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         0.385     1.648    GEN_NODES[0].u_person_node/rst_n
    SLICE_X50Y323        FDPE                                         f  GEN_NODES[0].u_person_node/free_to_cupid_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.480     3.922    GEN_NODES[0].u_person_node/CLK
    SLICE_X50Y323        FDPE                                         r  GEN_NODES[0].u_person_node/free_to_cupid_reg/C
                         clock pessimism              0.000     3.922    
                         clock uncertainty            0.035     3.957    
    SLICE_X50Y323        FDPE (Remov_fdpe_C_PRE)     -0.115     3.842    GEN_NODES[0].u_person_node/free_to_cupid_reg
  -------------------------------------------------------------------
                         required time                         -3.842    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                 -2.195    

Slack (VIOLATED) :        -2.170ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[0].u_person_node/wh_rx_ready_reg/CLR
                            (removal check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.582ns (35.292%)  route 1.066ns (64.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.546     0.546 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.682     1.227    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.036     1.263 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         0.385     1.648    GEN_NODES[0].u_person_node/rst_n
    SLICE_X51Y323        FDCE                                         f  GEN_NODES[0].u_person_node/wh_rx_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.480     3.922    GEN_NODES[0].u_person_node/CLK
    SLICE_X51Y323        FDCE                                         r  GEN_NODES[0].u_person_node/wh_rx_ready_reg/C
                         clock pessimism              0.000     3.922    
                         clock uncertainty            0.035     3.957    
    SLICE_X51Y323        FDCE (Remov_fdce_C_CLR)     -0.140     3.817    GEN_NODES[0].u_person_node/wh_rx_ready_reg
  -------------------------------------------------------------------
                         required time                         -3.817    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                 -2.170    

Slack (VIOLATED) :        -2.170ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_NODES[0].u_person_node/wh_tx_valid_reg/CLR
                            (removal check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.582ns (35.292%)  route 1.066ns (64.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.546     0.546 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.682     1.227    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.036     1.263 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         0.385     1.648    GEN_NODES[0].u_person_node/rst_n
    SLICE_X51Y323        FDCE                                         f  GEN_NODES[0].u_person_node/wh_tx_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.480     3.922    GEN_NODES[0].u_person_node/CLK
    SLICE_X51Y323        FDCE                                         r  GEN_NODES[0].u_person_node/wh_tx_valid_reg/C
                         clock pessimism              0.000     3.922    
                         clock uncertainty            0.035     3.957    
    SLICE_X51Y323        FDCE (Remov_fdce_C_CLR)     -0.140     3.817    GEN_NODES[0].u_person_node/wh_tx_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.817    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                 -2.170    

Slack (VIOLATED) :        -2.170ns  (arrival time - required time)
  Source:                 rst_n
                            (input port clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wormhole_fabric/dst_valid_reg[0]/CLR
                            (removal check against rising-edge clock clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_gbl rise@0.000ns - clk_gbl rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.582ns (35.292%)  route 1.066ns (64.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    AB30                                              0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    AB30                                                              r  rst_n_IBUF_inst/I
    AB30                 IBUF (Prop_ibuf_I_O)         0.546     0.546 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.682     1.227    GEN_NODES[2].u_person_node/rst_n_IBUF
    SLICE_X51Y331                                                     r  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/I0
    SLICE_X51Y331        LUT1 (Prop_lut1_I0_O)        0.036     1.263 f  GEN_NODES[2].u_person_node/partner_id_to_node[0][1]_i_2/O
                         net (fo=191, routed)         0.385     1.648    u_wormhole_fabric/rst_n
    SLICE_X51Y323        FDCE                                         f  u_wormhole_fabric/dst_valid_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.480     3.922    u_wormhole_fabric/CLK
    SLICE_X51Y323        FDCE                                         r  u_wormhole_fabric/dst_valid_reg[0]/C
                         clock pessimism              0.000     3.922    
                         clock uncertainty            0.035     3.957    
    SLICE_X51Y323        FDCE (Remov_fdce_C_CLR)     -0.140     3.817    u_wormhole_fabric/dst_valid_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.817    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                 -2.170    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_gbl
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 couple_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.441ns  (logic 2.324ns (52.315%)  route 2.118ns (47.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.489     3.931    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.204     4.135 r  couple_count_reg[1]/Q
                         net (fo=6, routed)           2.118     6.253    debug_leds_OBUF[1]
    AA24                                                              r  debug_leds_OBUF[1]_inst/I
    AA24                 OBUF (Prop_obuf_I_O)         2.120     8.373 r  debug_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.373    debug_leds[1]
    AA24                                                              r  debug_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.385ns  (logic 2.268ns (51.737%)  route 2.116ns (48.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.489     3.931    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.223     4.154 r  couple_count_reg[0]/Q
                         net (fo=7, routed)           2.116     6.270    debug_leds_OBUF[0]
    AB25                                                              r  debug_leds_OBUF[0]_inst/I
    AB25                 OBUF (Prop_obuf_I_O)         2.045     8.316 r  debug_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.316    debug_leds[0]
    AB25                                                              r  debug_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.732ns  (logic 2.350ns (62.963%)  route 1.382ns (37.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.489     3.931    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.204     4.135 r  couple_count_reg[3]/Q
                         net (fo=4, routed)           1.382     5.517    debug_leds_OBUF[3]
    AB32                                                              r  debug_leds_OBUF[3]_inst/I
    AB32                 OBUF (Prop_obuf_I_O)         2.146     7.663 r  debug_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.663    debug_leds[3]
    AB32                                                              r  debug_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.670ns  (logic 2.364ns (64.417%)  route 1.306ns (35.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.494     3.936    clk_global_IBUF_BUFG
    SLICE_X51Y337        FDCE                                         r  couple_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y337        FDCE (Prop_fdce_C_Q)         0.204     4.140 r  couple_count_reg[7]/Q
                         net (fo=2, routed)           1.306     5.446    debug_leds_OBUF[7]
    AC33                                                              r  debug_leds_OBUF[7]_inst/I
    AC33                 OBUF (Prop_obuf_I_O)         2.160     7.606 r  debug_leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.606    debug_leds[7]
    AC33                                                              r  debug_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.623ns  (logic 2.293ns (63.292%)  route 1.330ns (36.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.489     3.931    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.223     4.154 r  couple_count_reg[2]/Q
                         net (fo=5, routed)           1.330     5.484    debug_leds_OBUF[2]
    AB31                                                              r  debug_leds_OBUF[2]_inst/I
    AB31                 OBUF (Prop_obuf_I_O)         2.070     7.554 r  debug_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.554    debug_leds[2]
    AB31                                                              r  debug_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.588ns  (logic 2.273ns (63.350%)  route 1.315ns (36.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.494     3.936    clk_global_IBUF_BUFG
    SLICE_X51Y337        FDCE                                         r  couple_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y337        FDCE (Prop_fdce_C_Q)         0.223     4.159 r  couple_count_reg[5]/Q
                         net (fo=4, routed)           1.315     5.474    debug_leds_OBUF[5]
    V33                                                               r  debug_leds_OBUF[5]_inst/I
    V33                  OBUF (Prop_obuf_I_O)         2.050     7.524 r  debug_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    debug_leds[5]
    V33                                                               r  debug_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.565ns  (logic 2.273ns (63.768%)  route 1.292ns (36.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.494     3.936    clk_global_IBUF_BUFG
    SLICE_X51Y337        FDCE                                         r  couple_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y337        FDCE (Prop_fdce_C_Q)         0.223     4.159 r  couple_count_reg[6]/Q
                         net (fo=3, routed)           1.292     5.451    debug_leds_OBUF[6]
    V32                                                               r  debug_leds_OBUF[6]_inst/I
    V32                  OBUF (Prop_obuf_I_O)         2.050     7.501 r  debug_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.501    debug_leds[6]
    V32                                                               r  debug_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.553ns  (logic 2.261ns (63.639%)  route 1.292ns (36.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           1.594     2.349    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.442 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.489     3.931    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.223     4.154 r  couple_count_reg[4]/Q
                         net (fo=3, routed)           1.292     5.446    debug_leds_OBUF[4]
    U30                                                               r  debug_leds_OBUF[4]_inst/I
    U30                  OBUF (Prop_obuf_I_O)         2.038     7.484 r  debug_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.484    debug_leds[4]
    U30                                                               r  debug_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 couple_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.231ns (71.654%)  route 0.487ns (28.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.681     1.537    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.100     1.637 f  couple_count_reg[4]/Q
                         net (fo=3, routed)           0.487     2.124    debug_leds_OBUF[4]
    U30                                                               f  debug_leds_OBUF[4]_inst/I
    U30                  OBUF (Prop_obuf_I_O)         1.131     3.254 f  debug_leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.254    debug_leds[4]
    U30                                                               f  debug_leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.243ns (71.988%)  route 0.484ns (28.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.683     1.539    clk_global_IBUF_BUFG
    SLICE_X51Y337        FDCE                                         r  couple_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y337        FDCE (Prop_fdce_C_Q)         0.100     1.639 f  couple_count_reg[6]/Q
                         net (fo=3, routed)           0.484     2.122    debug_leds_OBUF[6]
    V32                                                               f  debug_leds_OBUF[6]_inst/I
    V32                  OBUF (Prop_obuf_I_O)         1.143     3.265 f  debug_leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.265    debug_leds[6]
    V32                                                               f  debug_leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.243ns (71.062%)  route 0.506ns (28.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.683     1.539    clk_global_IBUF_BUFG
    SLICE_X51Y337        FDCE                                         r  couple_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y337        FDCE (Prop_fdce_C_Q)         0.100     1.639 f  couple_count_reg[5]/Q
                         net (fo=4, routed)           0.506     2.145    debug_leds_OBUF[5]
    V33                                                               f  debug_leds_OBUF[5]_inst/I
    V33                  OBUF (Prop_obuf_I_O)         1.143     3.287 f  debug_leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.287    debug_leds[5]
    V33                                                               f  debug_leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.262ns (71.069%)  route 0.514ns (28.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.681     1.537    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.100     1.637 f  couple_count_reg[2]/Q
                         net (fo=5, routed)           0.514     2.151    debug_leds_OBUF[2]
    AB31                                                              f  debug_leds_OBUF[2]_inst/I
    AB31                 OBUF (Prop_obuf_I_O)         1.162     3.313 f  debug_leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.313    debug_leds[2]
    AB31                                                              f  debug_leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.298ns (72.323%)  route 0.497ns (27.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.683     1.539    clk_global_IBUF_BUFG
    SLICE_X51Y337        FDCE                                         r  couple_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y337        FDCE (Prop_fdce_C_Q)         0.091     1.630 f  couple_count_reg[7]/Q
                         net (fo=2, routed)           0.497     2.127    debug_leds_OBUF[7]
    AC33                                                              f  debug_leds_OBUF[7]_inst/I
    AC33                 OBUF (Prop_obuf_I_O)         1.207     3.334 f  debug_leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.334    debug_leds[7]
    AC33                                                              f  debug_leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.285ns (70.521%)  route 0.537ns (29.479%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.681     1.537    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.091     1.628 f  couple_count_reg[3]/Q
                         net (fo=4, routed)           0.537     2.165    debug_leds_OBUF[3]
    AB32                                                              f  debug_leds_OBUF[3]_inst/I
    AB32                 OBUF (Prop_obuf_I_O)         1.194     3.359 f  debug_leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.359    debug_leds[3]
    AB32                                                              f  debug_leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.238ns (56.865%)  route 0.939ns (43.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.681     1.537    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.100     1.637 f  couple_count_reg[0]/Q
                         net (fo=7, routed)           0.939     2.576    debug_leds_OBUF[0]
    AB25                                                              f  debug_leds_OBUF[0]_inst/I
    AB25                 OBUF (Prop_obuf_I_O)         1.138     3.714 f  debug_leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.714    debug_leds[0]
    AB25                                                              f  debug_leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 couple_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_gbl  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.258ns (57.346%)  route 0.936ns (42.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gbl rise edge)    0.000     0.000 r  
    AD29                                              0.000     0.000 r  clk_global (IN)
                         net (fo=0)                   0.000     0.000    clk_global
    AD29                                                              r  clk_global_IBUF_inst/I
    AD29                 IBUF (Prop_ibuf_I_O)         0.137     0.137 r  clk_global_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.830    clk_global_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_global_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_global_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.681     1.537    clk_global_IBUF_BUFG
    SLICE_X51Y333        FDCE                                         r  couple_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y333        FDCE (Prop_fdce_C_Q)         0.091     1.628 f  couple_count_reg[1]/Q
                         net (fo=6, routed)           0.936     2.564    debug_leds_OBUF[1]
    AA24                                                              f  debug_leds_OBUF[1]_inst/I
    AA24                 OBUF (Prop_obuf_I_O)         1.167     3.731 f  debug_leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.731    debug_leds[1]
    AA24                                                              f  debug_leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port  | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-------+---------+-------+---------------+---------+---------------+---------+----------+
clk_gbl   | rst_n | FDCE    | -     |     1.033 (r) | FAST    |     2.243 (r) | SLOW    |          |
----------+-------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+---------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output        | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port          | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+---------------+--------+-------+----------------+---------+----------------+---------+----------+
clk_gbl   | debug_leds[0] | FDCE   | -     |              - | -       |      3.679 (r) | FAST    |          |
clk_gbl   | debug_leds[1] | FDCE   | -     |              - | -       |      3.696 (r) | FAST    |          |
clk_gbl   | debug_leds[2] | FDCE   | -     |              - | -       |      3.278 (r) | FAST    |          |
clk_gbl   | debug_leds[3] | FDCE   | -     |              - | -       |      3.324 (r) | FAST    |          |
clk_gbl   | debug_leds[4] | FDCE   | -     |              - | -       |      3.219 (r) | FAST    |          |
clk_gbl   | debug_leds[5] | FDCE   | -     |              - | -       |      3.252 (r) | FAST    |          |
clk_gbl   | debug_leds[6] | FDCE   | -     |              - | -       |      3.230 (r) | FAST    |          |
clk_gbl   | debug_leds[7] | FDCE   | -     |              - | -       |      3.299 (r) | FAST    |          |
----------+---------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk_gbl | clk_gbl     |         2.983 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Max / Min delays for output bus
Clocked by: clk_gbl
Bus Skew: 0.477 ns
-------------------+-----------+---------+-------------+---------+----------+
                   |   Max     | Process |     Min     | Process | Edge     |
Pad                | Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-----------+---------+-------------+---------+----------+
debug_leds[0]      |         - | -       |   3.679 (r) | FAST    |    0.460 |
debug_leds[1]      |         - | -       |   3.696 (r) | FAST    |    0.477 |
debug_leds[2]      |         - | -       |   3.278 (r) | FAST    |    0.059 |
debug_leds[3]      |         - | -       |   3.324 (r) | FAST    |    0.105 |
debug_leds[4]      |         - | -       |   3.219 (r) | FAST    |    0.000 |
debug_leds[5]      |         - | -       |   3.252 (r) | FAST    |    0.033 |
debug_leds[6]      |         - | -       |   3.230 (r) | FAST    |    0.011 |
debug_leds[7]      |         - | -       |   3.299 (r) | FAST    |    0.080 |
-------------------+-----------+---------+-------------+---------+----------+
Worst Case Summary |         - | -       |   3.219 (r) | FAST    |    0.477 |
-------------------+-----------+---------+-------------+---------+----------+




