From 1449ca759e8f0d9fc7755e67ff457737a3c66995 Mon Sep 17 00:00:00 2001
From: "Ye.Li" <B37916@freescale.com>
Date: Mon, 1 Dec 2014 17:28:47 +0800
Subject: [PATCH 1311/1543] MLK-9920 mtd: qspi: Add ddrsmp parameter to device
 tree

commit 142421f79cf38c22c6fd682a9752e83a53db1ceb from
git://git.freescale.com/imx/linux-2.6-imx.git

Since QSPI internal DDR sample point is relevant with board layout,
we can't use same value for all boards. Add ddrsmp parameter to device
tree for i.MX6SX Sabreauto/Sabresd board.

DDRSMP value:
0 ---- i.MX6SX Sabresd board (RevB and RevA)
2 ---- i.MX6SX Sabreauto board

The Sabresd RevA board also needs to reduce clock to 29Mhz according to
the Spansion spec.

Signed-off-by: Ye.Li <B37916@freescale.com>
(cherry picked from commit c9115cc22d836b5b980ca20932a005ea61b20082)
---
 arch/arm/boot/dts/imx6sx-sabreauto.dts |    1 +
 arch/arm/boot/dts/imx6sx-sdb-reva.dts  |    5 +++--
 arch/arm/boot/dts/imx6sx-sdb.dts       |    2 ++
 drivers/mtd/spi-nor/fsl-quadspi.c      |   10 +++++++++-
 4 files changed, 15 insertions(+), 3 deletions(-)

diff --git a/arch/arm/boot/dts/imx6sx-sabreauto.dts b/arch/arm/boot/dts/imx6sx-sabreauto.dts
index 73761c0..b0ca9f5 100644
--- a/arch/arm/boot/dts/imx6sx-sabreauto.dts
+++ b/arch/arm/boot/dts/imx6sx-sabreauto.dts
@@ -889,6 +889,7 @@
 	/* only map 128MB */
 	reg = <0x021e0000 0x4000>, <0x60000000 0x8000000>;
 	status = "okay";
+	ddrsmp=<2>;
 
 	flash0: n25q256a@0 {
 		#address-cells = <1>;
diff --git a/arch/arm/boot/dts/imx6sx-sdb-reva.dts b/arch/arm/boot/dts/imx6sx-sdb-reva.dts
index 35f715d..1610260 100644
--- a/arch/arm/boot/dts/imx6sx-sdb-reva.dts
+++ b/arch/arm/boot/dts/imx6sx-sdb-reva.dts
@@ -54,12 +54,13 @@
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_qspi2_1>;
 	status = "okay";
+	ddrsmp=<0>;
 
 	flash0: s25fl128s@0 {
 		#address-cells = <1>;
 		#size-cells = <1>;
 		compatible = "spansion,s25fl128s";
-		spi-max-frequency = <66000000>;
+		spi-max-frequency = <29000000>;
 		reg = <0>;
 	};
 
@@ -67,7 +68,7 @@
 		#address-cells = <1>;
 		#size-cells = <1>;
 		compatible = "spansion,s25fl128s";
-		spi-max-frequency = <66000000>;
+		spi-max-frequency = <29000000>;
 		reg = <1>;
 	};
 };
diff --git a/arch/arm/boot/dts/imx6sx-sdb.dts b/arch/arm/boot/dts/imx6sx-sdb.dts
index f96bbf7..f5cc42d 100644
--- a/arch/arm/boot/dts/imx6sx-sdb.dts
+++ b/arch/arm/boot/dts/imx6sx-sdb.dts
@@ -376,6 +376,8 @@
 	status = "okay";
 
 #ifndef SPANSIONFLASH
+	ddrsmp=<0>;
+
 	flash0: n25q256a@0 {
 		#address-cells = <1>;
 		#size-cells = <1>;
diff --git a/drivers/mtd/spi-nor/fsl-quadspi.c b/drivers/mtd/spi-nor/fsl-quadspi.c
index 170fbc6..c01b18d 100644
--- a/drivers/mtd/spi-nor/fsl-quadspi.c
+++ b/drivers/mtd/spi-nor/fsl-quadspi.c
@@ -237,6 +237,7 @@ struct fsl_qspi {
 	u32 nor_num;
 	u32 clk_rate;
 	unsigned int chip_base_addr; /* We may support two chips. */
+	u32 ddr_smp;
 	struct mutex lock;
 	struct pm_qos_request	pm_qos_req;
 };
@@ -639,7 +640,8 @@ static void fsl_qspi_init_abh_read(struct fsl_qspi *q)
 		/* Set the Sampling Register for DDR */
 		reg2 = readl(q->iobase + QUADSPI_SMPR);
 		reg2 &= ~QUADSPI_SMPR_DDRSMP_MASK;
-		reg2 |= (2 << QUADSPI_SMPR_DDRSMP_SHIFT);
+		reg2 |= ((q->ddr_smp << QUADSPI_SMPR_DDRSMP_SHIFT) &
+			QUADSPI_SMPR_DDRSMP_MASK);
 		writel(reg2, q->iobase + QUADSPI_SMPR);
 
 		/* Enable the module again (enable the DDR too) */
@@ -945,6 +947,12 @@ static int fsl_qspi_probe(struct platform_device *pdev)
 		goto map_failed;
 	}
 
+	/* find ddrsmp value */
+	ret = of_property_read_u32(dev->of_node, "ddrsmp",
+				&q->ddr_smp);
+	if (ret)
+		q->ddr_smp = 0;
+
 	ret = fsl_qspi_clk_prep_enable(q);
 	if (ret) {
 		dev_err(dev, "can not enable the clock\n");
-- 
1.7.5.4

