--- 
layout: archive
title: "CV"
permalink: /cv/
author_profile: true
redirect_from:
  - /resume
---

{% include base_path %}

[PDF](/files/hao_cv.pdf){: .btn}

Education
======
* Ph.D. in Electrical and Computer Engineering, The University of Texas at Austin, 2024 (expected)
* B.S. in Electrical Engineering, National Taiwan University, 2019

Work experience
======
* Fall 2019 - PRESENT: Graduate Research Assistant
  * Dept. ECE, The University of Texas at Austin
  * Physical design
  * Supervisor: Prof. David Z. Pan

* Fall 2017 - Spring 2019: Research Assistant
  * Dept. EE, National Taiwan University
  * Logic synthesis and emerging technology for VLSI CAD
  * Supervisor: Prof. Jie-Hong R. Jiang

* Spring 2017 - Spring 2019: Research Assistant
  * Dept. EE, National Taiwan University
  * Physical design
  * Supervisor: Prof. Yao-Wen Chang

* Summer 2017: R&D Intern
  * Synopsys, Inc., Taipei, Taiwan
  * Routing Pattern Optimization Improvement
  * Mentor: Kai-Shun Hu
  
Skills
======
* Programming languages
  * C/C++, Python, Java, Verilog, Linux System
* EDA tools
  * Cadence Virtuoso, Cadence Innovus, Cadence ADE, Synopsys Hspice, Synopsys PrimeTime
* Languages
  * English, Mandarin, Taiwanese

Honors & Awards
======
* 2019, 2020: Cockrell School of Engineering Fellowship, The University of Texas at Austin.
* 2018: Outstanding Performance Scholarship, National Taiwan University.
* 2018: 3rd Place, IEEE/ACM ICCAD CAD Contest - Problem A.
* 2018: Top 10, IEEE/ACM ICCAD CAD Contest - Problem B.
* 2018: 3rd Place, ACM ISPD Initial Detailed Routing Contest.

Professional Services
======
* Reviewer
  * IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems (TCAD)

<!---  
Talks
======
  <ul>{% for post in site.talks %}
    {% include archive-single-talk-cv.html %}
  {% endfor %}</ul>
  
Teaching
======
  <ul>{% for post in site.teaching %}
    {% include archive-single-cv.html %}
  {% endfor %}</ul>
  

-->
