// Seed: 681097364
module module_0 #(
    parameter id_6 = 32'd97
) (
    output tri1 id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  wor  id_3
);
  logic [1 : 1] id_5 = 1;
  integer _id_6;
  ;
  wire [id_6 : 1 'b0] id_7;
  wire [id_6 : 1] id_8;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output wire id_4
    , id_12,
    input uwire id_5,
    output wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    input wand id_9,
    input uwire id_10
);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_8,
      id_5
  );
  assign modCall_1.id_6 = 0;
endmodule
