{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port dip_switches_8bits -pg 1 -y 670 -defaultsOSRD
preplace port push_buttons_5bits -pg 1 -y 390 -defaultsOSRD
preplace port led_8bits -pg 1 -y 530 -defaultsOSRD
preplace inst switches -pg 1 -lvl 6 -y 670 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -y 490 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 5 -y 400 -defaultsOSRD
preplace inst buttons -pg 1 -lvl 6 -y 390 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -y 320 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 7 -y 190 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 5 -y 100 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 2 -y 300 -defaultsOSRD
preplace inst leds -pg 1 -lvl 6 -y 530 -defaultsOSRD
preplace inst axi_smc_1 -pg 1 -lvl 3 -y 480 -defaultsOSRD
preplace inst rst_ps8_0_136M -pg 1 -lvl 4 -y 100 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 6 -y 120 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 4 -y 510 -defaultsOSRD
preplace netloc switches_GPIO 1 6 2 NJ 670 NJ
preplace netloc axi_cdma_0_M_AXI 1 2 1 670
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 30 390 370 390 650 380 990 590 1670 590 2010
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 2300
preplace netloc zynq_ultra_ps_e_0_pl_clk1 1 3 3 1000 220 1620 20 1980J
preplace netloc axi_smc_M00_AXI 1 5 1 N
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 4 1 N
preplace netloc ps8_0_axi_periph_M02_AXI 1 5 1 1990
preplace netloc ps8_0_axi_periph_M03_AXI 1 1 5 370 200 NJ 200 NJ 200 1640J 210 1980
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 5 380 520 680 400 960 430 1680 580 2020
preplace netloc ps8_0_axi_periph_M01_AXI 1 5 1 2000
preplace netloc axi_cdma_0_cdma_introut 1 2 2 NJ 310 980
preplace netloc axi_smc_1_M01_AXI 1 3 1 N
preplace netloc ps8_0_axi_periph_M00_AXI 1 5 1 N
preplace netloc axi_gpio_0_GPIO 1 6 2 NJ 390 NJ
preplace netloc axi_smc_1_M00_AXI 1 3 1 970
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 5 20 210 NJ 210 NJ 210 970 210 1610
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 4 1 1630
preplace netloc rst_ps8_0_136M_peripheral_aresetn 1 4 2 1640 180 1980J
preplace netloc axi_gpio_1_GPIO 1 6 2 NJ 530 NJ
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 4 3 1650 200 NJ 200 NJ
preplace netloc rst_ps8_0_99M_interconnect_aresetn 1 1 4 NJ 510 660J 390 980J 420 1660
levelinfo -pg 1 0 200 520 820 1310 1830 2160 2430 2580 -top 0 -bot 750
",
}
{
   da_axi4_cnt: "13",
   da_board_cnt: "3",
   da_bram_cntlr_cnt: "2",
   da_zynq_ultra_ps_e_cnt: "1",
}
