<HDLImplementation language="vhdl" firstRawProperty='p5'>
  <xi:include href="bias_spec.xml"/>
  <property name="p0"  type="bool" volatile="true"/>
  <property name="p1"  type="uchar" writable="true"/>
  <property name="p2"  type="double" writable="true"/>
  <property name="p3"  type="string" stringlength="5" readable="true" writable="true"/>
  <property name="p4"  type="short" arraylength="10" volatile="true"/>
  <property name="p5"  type="string" stringlength="7" arraylength="3" writable="true"/>
  <property name="p6"  type="longlong" arraylength="5" initial="true"/>
  <property name="p7"  type="bool" arraylength="3" writable="true" volatile="true"/>
  <streaminterface name='in' numberofopcodes='64'/>
</HDLImplementation>
