{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426280466055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426280466058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 14 02:31:05 2015 " "Processing started: Sat Mar 14 02:31:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426280466058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426280466058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426280466060 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426280466616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file key_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_lcd " "Found entity 1: key_lcd" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426280466809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426280466809 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boolmy key_lcd.v(95) " "Verilog HDL Implicit Net warning at key_lcd.v(95): created implicit net for \"boolmy\"" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426280466811 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_lcd " "Elaborating entity \"key_lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426280466971 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst key_lcd.v(214) " "Verilog HDL Always Construct warning at key_lcd.v(214): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280466990 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state key_lcd.v(222) " "Verilog HDL Always Construct warning at key_lcd.v(222): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280466991 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_cmd key_lcd.v(225) " "Verilog HDL Always Construct warning at key_lcd.v(225): variable \"count_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280466991 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_cmd key_lcd.v(227) " "Verilog HDL Always Construct warning at key_lcd.v(227): variable \"count_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280466992 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_cmd key_lcd.v(239) " "Verilog HDL Always Construct warning at key_lcd.v(239): variable \"count_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280466992 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_cmd key_lcd.v(247) " "Verilog HDL Always Construct warning at key_lcd.v(247): variable \"count_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 247 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280466993 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_cmd key_lcd.v(252) " "Verilog HDL Always Construct warning at key_lcd.v(252): variable \"count_cmd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280466993 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lcd_dat key_lcd.v(257) " "Verilog HDL Always Construct warning at key_lcd.v(257): variable \"lcd_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280466994 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lcd_dat key_lcd.v(265) " "Verilog HDL Always Construct warning at key_lcd.v(265): variable \"lcd_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280466994 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lcd_dat key_lcd.v(273) " "Verilog HDL Always Construct warning at key_lcd.v(273): variable \"lcd_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280466994 "|key_lcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_debounce key_lcd.v(279) " "Verilog HDL Always Construct warning at key_lcd.v(279): variable \"state_debounce\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1426280466995 "|key_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count_cmd key_lcd.v(211) " "Verilog HDL Always Construct warning at key_lcd.v(211): inferring latch(es) for variable \"count_cmd\", which holds its previous value in one or more paths through the always construct" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426280466996 "|key_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd key_lcd.v(211) " "Verilog HDL Always Construct warning at key_lcd.v(211): inferring latch(es) for variable \"lcd\", which holds its previous value in one or more paths through the always construct" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426280466997 "|key_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_rs key_lcd.v(211) " "Verilog HDL Always Construct warning at key_lcd.v(211): inferring latch(es) for variable \"lcd_rs\", which holds its previous value in one or more paths through the always construct" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426280466997 "|key_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_rw key_lcd.v(211) " "Verilog HDL Always Construct warning at key_lcd.v(211): inferring latch(es) for variable \"lcd_rw\", which holds its previous value in one or more paths through the always construct" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426280466997 "|key_lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lcd_en key_lcd.v(211) " "Verilog HDL Always Construct warning at key_lcd.v(211): inferring latch(es) for variable \"lcd_en\", which holds its previous value in one or more paths through the always construct" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1426280466997 "|key_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lcd_commands.data_a 0 key_lcd.v(29) " "Net \"lcd_commands.data_a\" at key_lcd.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426280467002 "|key_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lcd_commands.waddr_a 0 key_lcd.v(29) " "Net \"lcd_commands.waddr_a\" at key_lcd.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426280467002 "|key_lcd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lcd_commands.we_a 0 key_lcd.v(29) " "Net \"lcd_commands.we_a\" at key_lcd.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1426280467002 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_en key_lcd.v(211) " "Inferred latch for \"lcd_en\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467004 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_rw key_lcd.v(211) " "Inferred latch for \"lcd_rw\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467005 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd_rs key_lcd.v(211) " "Inferred latch for \"lcd_rs\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467005 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[0\] key_lcd.v(211) " "Inferred latch for \"lcd\[0\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467005 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[1\] key_lcd.v(211) " "Inferred latch for \"lcd\[1\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467006 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[2\] key_lcd.v(211) " "Inferred latch for \"lcd\[2\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467006 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[3\] key_lcd.v(211) " "Inferred latch for \"lcd\[3\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467006 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[4\] key_lcd.v(211) " "Inferred latch for \"lcd\[4\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467006 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[5\] key_lcd.v(211) " "Inferred latch for \"lcd\[5\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467007 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[6\] key_lcd.v(211) " "Inferred latch for \"lcd\[6\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467007 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lcd\[7\] key_lcd.v(211) " "Inferred latch for \"lcd\[7\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467007 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[0\] key_lcd.v(211) " "Inferred latch for \"count_cmd\[0\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467008 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[1\] key_lcd.v(211) " "Inferred latch for \"count_cmd\[1\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467008 "|key_lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count_cmd\[2\] key_lcd.v(211) " "Inferred latch for \"count_cmd\[2\]\" at key_lcd.v(211)" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426280467008 "|key_lcd"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 5 /home/tinchuk/ee214/lcd/db/lcd.ram0_key_lcd_7e8d76ae.hdl.mif " "Memory depth (8) in the design file differs from memory depth (5) in the Memory Initialization File \"/home/tinchuk/ee214/lcd/db/lcd.ram0_key_lcd_7e8d76ae.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1426280467297 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count_cmd\[0\] " "LATCH primitive \"count_cmd\[0\]\" is permanently disabled" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1426280467362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count_cmd\[1\] " "LATCH primitive \"count_cmd\[1\]\" is permanently disabled" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1426280467362 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "count_cmd\[2\] " "LATCH primitive \"count_cmd\[2\]\" is permanently disabled" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1426280467362 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[0\] GND " "Pin \"lcd\[0\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|lcd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[1\] GND " "Pin \"lcd\[1\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|lcd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[2\] GND " "Pin \"lcd\[2\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|lcd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[3\] VCC " "Pin \"lcd\[3\]\" is stuck at VCC" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|lcd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[4\] VCC " "Pin \"lcd\[4\]\" is stuck at VCC" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|lcd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[5\] VCC " "Pin \"lcd\[5\]\" is stuck at VCC" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|lcd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[6\] GND " "Pin \"lcd\[6\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|lcd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[7\] GND " "Pin \"lcd\[7\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|lcd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_en GND " "Pin \"lcd_en\" is stuck at GND" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1426280467877 "|key_lcd|lcd_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1426280467877 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1426280468438 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "key_lcd.v" "" { Text "/home/tinchuk/ee214/lcd/key_lcd.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426280468481 "|key_lcd|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1426280468481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426280468483 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426280468483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426280468483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426280468483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426280468717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 14 02:31:08 2015 " "Processing ended: Sat Mar 14 02:31:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426280468717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426280468717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426280468717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426280468717 ""}
