Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb560ed3935d47718a06097adf9806b4 --incr --debug all --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_TB_behav xil_defaultlib.RISC_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/FACS/CN2/Lucrare3/IF_ID/IF_ID.srcs/sources_1/new/RISC_V.v" Line 2. Module RISC_V doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FACS/CN2/Lucrare3/IF_ID/IF_ID.srcs/sources_1/new/IF.v" Line 1. Module IF doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FACS/CN2/Lucrare3/IF_ID/IF_ID.srcs/sources_1/imports/IF_ID/PC.v" Line 2. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FACS/CN2/Lucrare3/IF_ID/IF_ID.srcs/sources_1/new/ID.v" Line 1. Module ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FACS/CN2/Lucrare3/IF_ID/IF_ID.srcs/sources_1/new/ID_EX.v" Line 2. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FACS/CN2/Lucrare3/IF_ID/IF_ID.srcs/sources_1/new/EX.v" Line 2. Module EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FACS/CN2/Lucrare3/IF_ID/IF_ID.srcs/sources_1/new/ALUcontrol.v" Line 2. Module ALUcontrol doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FACS/CN2/Lucrare3/IF_ID/IF_ID.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FACS/CN2/Lucrare3/IF_ID/IF_ID.srcs/sources_1/new/EX_MEM.v" Line 2. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FACS/CN2/Lucrare3/IF_ID/IF_ID.srcs/sources_1/new/MEM_WB.v" Line 2. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2_1
Compiling module xil_defaultlib.IF
Compiling module xil_defaultlib.IF_ID_reg
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.RISC_V_IF_ID
Compiling module xil_defaultlib.control_path
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.mux3_1
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.forwarding
Compiling module xil_defaultlib.RISC_V
Compiling module xil_defaultlib.RISC_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_TB_behav
