<stg><name>srcnn</name>


<trans_list>

<trans id="475" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:28 %output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %conv3_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_biases

]]></Node>
<StgValue><ssdm name="conv3_biases_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:30 %conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights

]]></Node>
<StgValue><ssdm name="conv3_weights_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %conv2_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_biases

]]></Node>
<StgValue><ssdm name="conv2_biases_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights

]]></Node>
<StgValue><ssdm name="conv2_weights_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %conv1_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_biases

]]></Node>
<StgValue><ssdm name="conv1_biases_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights

]]></Node>
<StgValue><ssdm name="conv1_weights_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %conv1_weights_local = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %conv1_weights_local_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %conv1_weights_local_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %conv1_weights_local_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %conv1_weights_local_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %conv1_weights_local_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %conv1_weights_local_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %conv1_weights_local_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %conv1_weights_local_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %conv1_weights_local_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_9"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %conv1_weights_local_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_10"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %conv1_weights_local_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_11"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %conv1_weights_local_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_12"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
entry:62 %conv1_weights_local_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_13"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
entry:64 %conv1_weights_local_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_14"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry:66 %conv1_weights_local_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_15"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
entry:68 %conv1_weights_local_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_16"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
entry:70 %conv1_weights_local_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_17"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
entry:72 %conv1_weights_local_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_18"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
entry:74 %conv1_weights_local_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_19"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
entry:76 %conv1_weights_local_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_20"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
entry:78 %conv1_weights_local_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_21"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
entry:80 %conv1_weights_local_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_22"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
entry:82 %conv1_weights_local_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_23"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
entry:84 %conv1_weights_local_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_24"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
entry:86 %conv1_weights_local_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_25"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
entry:88 %conv1_weights_local_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_26"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="64">
<![CDATA[
entry:90 %conv1_weights_local_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_27"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
entry:92 %conv1_weights_local_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_28"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="64">
<![CDATA[
entry:94 %conv1_weights_local_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_29"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
entry:96 %conv1_weights_local_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_30"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
entry:98 %conv1_weights_local_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_31"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
entry:100 %conv1_weights_local_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_32"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
entry:102 %conv1_weights_local_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_33"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
entry:104 %conv1_weights_local_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_34"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
entry:106 %conv1_weights_local_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_35"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
entry:108 %conv1_weights_local_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_36"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
entry:110 %conv1_weights_local_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_37"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
entry:112 %conv1_weights_local_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_38"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
entry:114 %conv1_weights_local_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_39"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
entry:116 %conv1_weights_local_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_40"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
entry:118 %conv1_weights_local_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_41"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
entry:120 %conv1_weights_local_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_42"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
entry:122 %conv1_weights_local_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_43"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
entry:124 %conv1_weights_local_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_44"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="64">
<![CDATA[
entry:126 %conv1_weights_local_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_45"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
entry:128 %conv1_weights_local_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_46"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
entry:130 %conv1_weights_local_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_47"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
entry:132 %conv1_weights_local_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_48"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="64">
<![CDATA[
entry:134 %conv1_weights_local_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_49"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
entry:136 %conv1_weights_local_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_50"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="64">
<![CDATA[
entry:138 %conv1_weights_local_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_51"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="64">
<![CDATA[
entry:140 %conv1_weights_local_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_52"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
entry:142 %conv1_weights_local_53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_53"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="64">
<![CDATA[
entry:144 %conv1_weights_local_54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_54"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="64">
<![CDATA[
entry:146 %conv1_weights_local_55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_55"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
entry:148 %conv1_weights_local_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_56"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="64">
<![CDATA[
entry:150 %conv1_weights_local_57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_57"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="64">
<![CDATA[
entry:152 %conv1_weights_local_58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_58"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="64">
<![CDATA[
entry:154 %conv1_weights_local_59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_59"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="64">
<![CDATA[
entry:156 %conv1_weights_local_60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_60"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="64">
<![CDATA[
entry:158 %conv1_weights_local_61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_61"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="64">
<![CDATA[
entry:160 %conv1_weights_local_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_62"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="64">
<![CDATA[
entry:162 %conv1_weights_local_63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_63"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="64">
<![CDATA[
entry:164 %conv1_weights_local_64 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_64"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="64">
<![CDATA[
entry:166 %conv1_weights_local_65 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_65"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="64">
<![CDATA[
entry:168 %conv1_weights_local_66 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_66"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="64">
<![CDATA[
entry:170 %conv1_weights_local_67 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_67"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="64">
<![CDATA[
entry:172 %conv1_weights_local_68 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_68"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="64">
<![CDATA[
entry:174 %conv1_weights_local_69 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_69"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="64">
<![CDATA[
entry:176 %conv1_weights_local_70 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_70"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="64">
<![CDATA[
entry:178 %conv1_weights_local_71 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_71"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="64">
<![CDATA[
entry:180 %conv1_weights_local_72 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_72"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="64">
<![CDATA[
entry:182 %conv1_weights_local_73 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_73"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="64">
<![CDATA[
entry:184 %conv1_weights_local_74 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_74"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="64">
<![CDATA[
entry:186 %conv1_weights_local_75 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_75"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="64">
<![CDATA[
entry:188 %conv1_weights_local_76 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_76"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="64">
<![CDATA[
entry:190 %conv1_weights_local_77 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_77"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="64">
<![CDATA[
entry:192 %conv1_weights_local_78 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_78"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="64">
<![CDATA[
entry:194 %conv1_weights_local_79 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_79"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="64">
<![CDATA[
entry:196 %conv1_weights_local_80 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_80"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="64">
<![CDATA[
entry:198 %conv1_weights_local_81 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_81"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="64">
<![CDATA[
entry:200 %conv1_weights_local_82 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_82"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="64">
<![CDATA[
entry:202 %conv1_weights_local_83 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_83"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="64">
<![CDATA[
entry:204 %conv1_weights_local_84 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_84"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="64">
<![CDATA[
entry:206 %conv1_weights_local_85 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_85"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="64">
<![CDATA[
entry:208 %conv1_weights_local_86 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_86"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="64">
<![CDATA[
entry:210 %conv1_weights_local_87 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_87"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="64">
<![CDATA[
entry:212 %conv1_weights_local_88 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_88"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="64">
<![CDATA[
entry:214 %conv1_weights_local_89 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_89"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="64">
<![CDATA[
entry:216 %conv1_weights_local_90 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_90"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="64">
<![CDATA[
entry:218 %conv1_weights_local_91 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_91"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="64">
<![CDATA[
entry:220 %conv1_weights_local_92 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_92"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="64">
<![CDATA[
entry:222 %conv1_weights_local_93 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_93"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="64">
<![CDATA[
entry:224 %conv1_weights_local_94 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_94"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="64">
<![CDATA[
entry:226 %conv1_weights_local_95 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_95"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="64">
<![CDATA[
entry:228 %conv1_weights_local_96 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_96"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="64">
<![CDATA[
entry:230 %conv1_weights_local_97 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_97"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="64">
<![CDATA[
entry:232 %conv1_weights_local_98 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_98"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="64">
<![CDATA[
entry:234 %conv1_weights_local_99 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_99"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="64">
<![CDATA[
entry:236 %conv1_weights_local_100 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_100"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="64">
<![CDATA[
entry:238 %conv1_weights_local_101 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_101"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="64">
<![CDATA[
entry:240 %conv1_weights_local_102 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_102"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="64">
<![CDATA[
entry:242 %conv1_weights_local_103 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_103"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="64">
<![CDATA[
entry:244 %conv1_weights_local_104 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_104"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="64">
<![CDATA[
entry:246 %conv1_weights_local_105 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_105"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="64">
<![CDATA[
entry:248 %conv1_weights_local_106 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_106"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="64">
<![CDATA[
entry:250 %conv1_weights_local_107 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_107"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="64">
<![CDATA[
entry:252 %conv1_weights_local_108 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_108"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="64">
<![CDATA[
entry:254 %conv1_weights_local_109 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_109"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="64">
<![CDATA[
entry:256 %conv1_weights_local_110 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_110"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="64">
<![CDATA[
entry:258 %conv1_weights_local_111 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_111"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="64">
<![CDATA[
entry:260 %conv1_weights_local_112 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_112"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="64">
<![CDATA[
entry:262 %conv1_weights_local_113 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_113"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="64">
<![CDATA[
entry:264 %conv1_weights_local_114 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_114"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="64">
<![CDATA[
entry:266 %conv1_weights_local_115 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_115"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="64">
<![CDATA[
entry:268 %conv1_weights_local_116 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_116"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="64">
<![CDATA[
entry:270 %conv1_weights_local_117 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_117"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="64">
<![CDATA[
entry:272 %conv1_weights_local_118 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_118"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="64">
<![CDATA[
entry:274 %conv1_weights_local_119 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_119"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="64">
<![CDATA[
entry:276 %conv1_weights_local_120 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_120"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="64">
<![CDATA[
entry:278 %conv1_weights_local_121 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_121"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="64">
<![CDATA[
entry:280 %conv1_weights_local_122 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_122"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="64">
<![CDATA[
entry:282 %conv1_weights_local_123 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_123"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="64">
<![CDATA[
entry:284 %conv1_weights_local_124 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_124"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="64">
<![CDATA[
entry:286 %conv1_weights_local_125 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_125"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="64">
<![CDATA[
entry:288 %conv1_weights_local_126 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_126"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="64">
<![CDATA[
entry:290 %conv1_weights_local_127 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_127"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="64">
<![CDATA[
entry:292 %conv1_weights_local_128 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_128"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="64">
<![CDATA[
entry:294 %conv1_weights_local_129 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_129"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="64">
<![CDATA[
entry:296 %conv1_weights_local_130 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_130"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="64">
<![CDATA[
entry:298 %conv1_weights_local_131 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_131"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="64">
<![CDATA[
entry:300 %conv1_weights_local_132 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_132"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="64">
<![CDATA[
entry:302 %conv1_weights_local_133 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_133"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="64">
<![CDATA[
entry:304 %conv1_weights_local_134 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_134"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="64">
<![CDATA[
entry:306 %conv1_weights_local_135 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_135"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="64">
<![CDATA[
entry:308 %conv1_weights_local_136 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_136"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="64">
<![CDATA[
entry:310 %conv1_weights_local_137 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_137"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="64">
<![CDATA[
entry:312 %conv1_weights_local_138 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_138"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="64">
<![CDATA[
entry:314 %conv1_weights_local_139 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_139"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="64">
<![CDATA[
entry:316 %conv1_weights_local_140 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_140"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="64">
<![CDATA[
entry:318 %conv1_weights_local_141 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_141"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="64">
<![CDATA[
entry:320 %conv1_weights_local_142 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_142"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="64">
<![CDATA[
entry:322 %conv1_weights_local_143 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_143"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="64">
<![CDATA[
entry:324 %conv1_weights_local_144 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_144"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="64">
<![CDATA[
entry:326 %conv1_weights_local_145 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_145"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="64">
<![CDATA[
entry:328 %conv1_weights_local_146 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_146"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="64">
<![CDATA[
entry:330 %conv1_weights_local_147 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_147"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="64">
<![CDATA[
entry:332 %conv1_weights_local_148 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_148"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="64">
<![CDATA[
entry:334 %conv1_weights_local_149 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_149"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="64">
<![CDATA[
entry:336 %conv1_weights_local_150 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_150"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="64">
<![CDATA[
entry:338 %conv1_weights_local_151 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_151"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="64">
<![CDATA[
entry:340 %conv1_weights_local_152 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_152"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="64">
<![CDATA[
entry:342 %conv1_weights_local_153 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_153"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="64">
<![CDATA[
entry:344 %conv1_weights_local_154 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_154"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="64">
<![CDATA[
entry:346 %conv1_weights_local_155 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_155"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="64">
<![CDATA[
entry:348 %conv1_weights_local_156 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_156"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="64">
<![CDATA[
entry:350 %conv1_weights_local_157 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_157"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="64">
<![CDATA[
entry:352 %conv1_weights_local_158 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_158"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="64">
<![CDATA[
entry:354 %conv1_weights_local_159 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_159"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="64">
<![CDATA[
entry:356 %conv1_weights_local_160 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_160"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="64">
<![CDATA[
entry:358 %conv1_weights_local_161 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_weights_local_161"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="64">
<![CDATA[
entry:360 %conv1_biases_local = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv1_biases_local"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="64">
<![CDATA[
entry:362 %conv2_weights_local = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_weights_local"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="64">
<![CDATA[
entry:364 %conv2_weights_local_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_weights_local_1"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="64">
<![CDATA[
entry:366 %conv2_weights_local_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_weights_local_2"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="64">
<![CDATA[
entry:368 %conv2_weights_local_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_weights_local_3"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="64">
<![CDATA[
entry:370 %conv2_biases_local = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2_biases_local"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="64">
<![CDATA[
entry:372 %conv3_weights_local = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="64">
<![CDATA[
entry:374 %conv3_weights_local_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_1"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="64">
<![CDATA[
entry:376 %conv3_weights_local_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_2"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="64">
<![CDATA[
entry:378 %conv3_weights_local_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_3"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="64">
<![CDATA[
entry:380 %conv3_weights_local_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_4"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="64">
<![CDATA[
entry:382 %conv3_weights_local_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_5"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="64">
<![CDATA[
entry:384 %conv3_weights_local_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_6"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="64">
<![CDATA[
entry:386 %conv3_weights_local_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_7"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="64">
<![CDATA[
entry:388 %conv3_weights_local_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_8"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="64">
<![CDATA[
entry:390 %conv3_weights_local_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_9"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="64">
<![CDATA[
entry:392 %conv3_weights_local_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_10"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="64">
<![CDATA[
entry:394 %conv3_weights_local_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_11"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="64">
<![CDATA[
entry:396 %conv3_weights_local_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_12"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="64">
<![CDATA[
entry:398 %conv3_weights_local_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_13"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="64">
<![CDATA[
entry:400 %conv3_weights_local_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_14"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="64">
<![CDATA[
entry:402 %conv3_weights_local_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_15"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="64">
<![CDATA[
entry:404 %conv3_weights_local_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_16"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="64">
<![CDATA[
entry:406 %conv3_weights_local_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_17"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="64">
<![CDATA[
entry:408 %conv3_weights_local_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_18"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="64">
<![CDATA[
entry:410 %conv3_weights_local_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_19"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="64">
<![CDATA[
entry:412 %conv3_weights_local_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_20"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="64">
<![CDATA[
entry:414 %conv3_weights_local_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_21"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="64">
<![CDATA[
entry:416 %conv3_weights_local_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_22"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="64">
<![CDATA[
entry:418 %conv3_weights_local_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_23"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="64">
<![CDATA[
entry:420 %conv3_weights_local_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_24"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="64">
<![CDATA[
entry:422 %conv3_weights_local_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_25"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="64">
<![CDATA[
entry:424 %conv3_weights_local_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_26"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="64">
<![CDATA[
entry:426 %conv3_weights_local_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_27"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="64">
<![CDATA[
entry:428 %conv3_weights_local_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_28"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="64">
<![CDATA[
entry:430 %conv3_weights_local_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_29"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="64">
<![CDATA[
entry:432 %conv3_weights_local_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_30"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="64">
<![CDATA[
entry:434 %conv3_weights_local_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_weights_local_31"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="64">
<![CDATA[
entry:436 %conv3_biases_local = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv3_biases_local"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:440 %p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_biases_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="62">
<![CDATA[
entry:441 %p_cast_cast = sext i62 %p_cast

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:442 %gmem_w3_addr = getelementptr i32 %gmem_w3, i64 %p_cast_cast

]]></Node>
<StgValue><ssdm name="gmem_w3_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="227" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:443 %gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w3_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="228" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:443 %gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w3_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="229" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:443 %gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w3_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="230" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:443 %gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w3_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="231" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:443 %gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w3_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="232" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:443 %gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w3_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="233" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:443 %gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w3_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="234" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:443 %gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_w3_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="235" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:444 %gmem_w3_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w3_addr

]]></Node>
<StgValue><ssdm name="gmem_w3_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="236" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="64" op_166_bw="64">
<![CDATA[
entry:438 %call_ln90 = call void @load_conv1_params, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %gmem_w1, i64 %conv1_weights_read, i64 %conv1_biases_read

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:439 %call_ln91 = call void @load_conv2_params, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %gmem_w2, i64 %conv2_weights_read, i64 %conv2_biases_read

]]></Node>
<StgValue><ssdm name="call_ln91"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32">
<![CDATA[
entry:445 %empty = bitcast i32 %gmem_w3_addr_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="64" op_36_bw="32" op_37_bw="0">
<![CDATA[
entry:446 %call_ln92 = call void @load_conv3_params, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %conv3_biases_local, i32 %gmem_w3, i64 %conv3_weights_read, i32 %empty

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="240" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="64" op_166_bw="64">
<![CDATA[
entry:438 %call_ln90 = call void @load_conv1_params, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %gmem_w1, i64 %conv1_weights_read, i64 %conv1_biases_read

]]></Node>
<StgValue><ssdm name="call_ln90"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:439 %call_ln91 = call void @load_conv2_params, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %gmem_w2, i64 %conv2_weights_read, i64 %conv2_biases_read

]]></Node>
<StgValue><ssdm name="call_ln91"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="64" op_36_bw="32" op_37_bw="0">
<![CDATA[
entry:446 %call_ln92 = call void @load_conv3_params, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %conv3_biases_local, i32 %gmem_w3, i64 %conv3_weights_read, i32 %empty

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="243" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="64" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0">
<![CDATA[
entry:447 %call_ln0 = call void @dataflow_parent_loop_proc, i32 %gmem_in, i64 %input_ftmap_read, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %conv3_biases_local, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %gmem_out, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_152

]]></Node>
<StgValue><ssdm name="spectopmodule_ln7"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 65025, void @empty_133, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w1, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 5184, void @empty_135, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 2048, void @empty_136, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w3, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 800, void @empty_137, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 65025, void @empty_163, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_141, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_144, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_145, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_1, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_205, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_148, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_149, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_150, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_132, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:37 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:39 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:41 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_2, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:43 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_3, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:45 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_4, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:47 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_5, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:49 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_6, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:51 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_7, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:53 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_8, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:55 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_9, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:57 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_10, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:59 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_11, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:61 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_12, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:63 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_13, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:65 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_14, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:67 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_15, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:69 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_16, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:71 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_17, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:73 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_18, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:75 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_19, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:77 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_20, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:79 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_21, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:81 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_22, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:83 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_23, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:85 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_24, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:87 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_25, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:89 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_26, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:91 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_27, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="300" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:93 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_28, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:95 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_29, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:97 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_30, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:99 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_31, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:101 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_32, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:103 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_33, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:105 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_34, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="307" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:107 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_35, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="308" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:109 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_36, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="309" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:111 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_37, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="310" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:113 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_38, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="311" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:115 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_39, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:117 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_40, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:119 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_41, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:121 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_42, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:123 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_43, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:125 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_44, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:127 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_45, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:129 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_46, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:131 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_47, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:133 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_48, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:135 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_49, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:137 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_50, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:139 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_51, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:141 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_52, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:143 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_53, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:145 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_54, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:147 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_55, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:149 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_56, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:151 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_57, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:153 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_58, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:155 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_59, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:157 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_60, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:159 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_61, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:161 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_62, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:163 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_63, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:165 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_64, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:167 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_65, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:169 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_66, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:171 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_67, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:173 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_68, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:175 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_69, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:177 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_70, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:179 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_71, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:181 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_72, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:183 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_73, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:185 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_74, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:187 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_75, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:189 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_76, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:191 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_77, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:193 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_78, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:195 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_79, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:197 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_80, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:199 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_81, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:201 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_82, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:203 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_83, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:205 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_84, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:207 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_85, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:209 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_86, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:211 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_87, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:213 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_88, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:215 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_89, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:217 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_90, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:219 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_91, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:221 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_92, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:223 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_93, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:225 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_94, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:227 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_95, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:229 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_96, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:231 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_97, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:233 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_98, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:235 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_99, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:237 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_100, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:239 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_101, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:241 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_102, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:243 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_103, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:245 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_104, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:247 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_105, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:249 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_106, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:251 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_107, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:253 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_108, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:255 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_109, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:257 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_110, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:259 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_111, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:261 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_112, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:263 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_113, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:265 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_114, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:267 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_115, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:269 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_116, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:271 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_117, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:273 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_118, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:275 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_119, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:277 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_120, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:279 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_121, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:281 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_122, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:283 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_123, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:285 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_124, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:287 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_125, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:289 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_126, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:291 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_127, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:293 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_128, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:295 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_129, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:297 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_130, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:299 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_131, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:301 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_132, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:303 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_133, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:305 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_134, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:307 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_135, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:309 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_136, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:311 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_137, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:313 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_138, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:315 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_139, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:317 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_140, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:319 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_141, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:321 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_142, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:323 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_143, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:325 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_144, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:327 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_145, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:329 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_146, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:331 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_147, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:333 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_148, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:335 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_149, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:337 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_150, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:339 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_151, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:341 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_152, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:343 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_153, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:345 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_154, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:347 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_155, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:349 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_156, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:351 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_157, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:353 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_158, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:355 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_159, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:357 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_160, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:359 %specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_161, i64 666, i64 27, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln71"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:361 %specmemcore_ln72 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_biases_local, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln72"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:363 %specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln78"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:365 %specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln78"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:367 %specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln78"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:369 %specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln78"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:371 %specmemcore_ln79 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases_local, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln79"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:373 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:375 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:377 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:379 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:381 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:383 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:385 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:387 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:389 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_8, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:391 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_9, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:393 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_10, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:395 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_11, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:397 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_12, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:399 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_13, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:401 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_14, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:403 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_15, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:405 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_16, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:407 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_17, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:409 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_18, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:411 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_19, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:413 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_20, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:415 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_21, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:417 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_22, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:419 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_23, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:421 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_24, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:423 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_25, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:425 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_26, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:427 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_27, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:429 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_28, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:431 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_29, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:433 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_30, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:435 %specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_31, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln84"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:437 %specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_biases_local, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln85"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="64" op_206_bw="0" op_207_bw="0" op_208_bw="0" op_209_bw="0">
<![CDATA[
entry:447 %call_ln0 = call void @dataflow_parent_loop_proc, i32 %gmem_in, i64 %input_ftmap_read, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %conv3_biases_local, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %gmem_out, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0">
<![CDATA[
entry:448 %ret_ln131 = ret

]]></Node>
<StgValue><ssdm name="ret_ln131"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
