{"vcs1":{"timestamp_begin":1737546994.989398487, "rt":0.23, "ut":0.08, "st":0.11}}
{"vcselab":{"timestamp_begin":1737546995.300470944, "rt":0.19, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1737546995.547772557, "rt":0.20, "ut":0.09, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737546994.732832303}
{"VCS_COMP_START_TIME": 1737546994.732832303}
{"VCS_COMP_END_TIME": 1737546995.817984798}
{"VCS_USER_OPTIONS": "-sverilog constructor.sv simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261576}}
{"vcselab": {"peak_mem": 133952}}
