===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 19.2260 seconds

  ----Wall Time----  ----Name----
    3.2590 ( 17.0%)  FIR Parser
    7.6235 ( 39.7%)  'firrtl.circuit' Pipeline
    1.1016 (  5.7%)    'firrtl.module' Pipeline
    1.1016 (  5.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0974 (  0.5%)    InferWidths
    0.5757 (  3.0%)    LowerFIRRTLTypes
    4.8661 ( 25.3%)    'firrtl.module' Pipeline
    0.7263 (  3.8%)      ExpandWhens
    4.1397 ( 21.5%)      SimpleCanonicalizer
    0.9377 (  4.9%)    IMConstProp
    0.0330 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    0.0448 (  0.2%)    'firrtl.module' Pipeline
    0.0448 (  0.2%)      CheckWidths
    2.0514 ( 10.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    3.6740 ( 19.1%)  'hw.module' Pipeline
    0.0859 (  0.4%)    HWCleanup
    0.9640 (  5.0%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.6241 ( 13.6%)    SimpleCanonicalizer
    0.3120 (  1.6%)  HWLegalizeNames
    0.7549 (  3.9%)  'hw.module' Pipeline
    0.7549 (  3.9%)    PrettifyVerilog
    1.5495 (  8.1%)  Output
    0.0016 (  0.0%)  Rest
   19.2260 (100.0%)  Total

{
  totalTime: 19.251,
  maxMemory: 596389888
}
