// Seed: 1383990232
module module_0 (
    inout wire id_0,
    output supply1 id_1,
    input supply1 id_2,
    output supply1 id_3,
    inout uwire id_4
);
  wire [-1 : 1] id_6;
  always $signed(89);
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd6,
    parameter id_1  = 32'd51,
    parameter id_14 = 32'd64,
    parameter id_19 = 32'd90,
    parameter id_4  = 32'd63,
    parameter id_8  = 32'd91
) (
    input wand _id_0,
    output tri0 _id_1#(.id_16(1)),
    input supply1 id_2,
    input uwire id_3[id_4  .  id_0 : id_4],
    output wor _id_4,
    inout uwire id_5,
    input wand id_6,
    input supply1 id_7,
    input wire _id_8,
    output wire id_9,
    input wand id_10,
    output supply0 id_11,
    input wire id_12,
    input supply1 id_13[1 : 1],
    input supply1 _id_14
);
  logic id_17;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_7,
      id_11,
      id_5
  );
  logic id_18[id_14  -  id_1 : id_8];
  ;
  wire [1 : -1  -  1] _id_19;
  wire [  -1 : id_19] id_20;
endmodule
