# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram


![IOC2](https://github.com/SUBBIAH1904/Experiment--02-Implementation-of-combinational-logic-/assets/147473604/69adc494-fd5f-4fb0-ab16-8053b5b234eb)


## Procedure
## Program:


![IOC1](https://github.com/SUBBIAH1904/Experiment--02-Implementation-of-combinational-logic-/assets/147473604/1c8f7f37-964f-4450-94cb-2393b83ce3a8)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: SUBBIAH S

RegisterNumber: 23005732

*/

## Truth Table 

![Exp2 truthtable](https://github.com/SUBBIAH1904/Experiment--02-Implementation-of-combinational-logic-/assets/147473604/02fd8665-7d55-45de-aba5-d3dcccff50ef)


## Output:

## RTL

## Timing Diagram

![ex2 wave](https://github.com/SUBBIAH1904/Experiment--02-Implementation-of-combinational-logic-/assets/147473604/b80acece-b501-4753-b03a-0f4df5829f64)



## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
