

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_207_15'
================================================================
* Date:           Wed Sep 14 20:24:08 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.745 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  60.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_207_15  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 5 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs_V_6 = alloca i32 1"   --->   Operation 7 'alloca' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%TAPS_NUM_5_reload_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %TAPS_NUM_5_reload"   --->   Operation 8 'read' 'TAPS_NUM_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i205_le3926"   --->   Operation 9 'read' 'conv_i_i_i205_le3926_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i131_le3933"   --->   Operation 10 'read' 'conv_i_i_i131_le3933_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%TAPS_NUM_5_reload_cast = zext i31 %TAPS_NUM_5_reload_read"   --->   Operation 11 'zext' 'TAPS_NUM_5_reload_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i131_le3933_read, i22 %lhs_V_6"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i205_le3926_read, i22 %lhs_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_V"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_V_3 = load i4 %i_V"   --->   Operation 16 'load' 'i_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1057 = zext i4 %i_V_3"   --->   Operation 18 'zext' 'zext_ln1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.99ns)   --->   "%icmp_ln1057 = icmp_ult  i32 %zext_ln1057, i32 %TAPS_NUM_5_reload_cast"   --->   Operation 19 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%i_V_4 = add i4 %i_V_3, i4 1"   --->   Operation 21 'add' 'i_V_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln1057, void %._crit_edge3823.loopexit.exitStub, void %_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271.split" [../channel_code/channel_gen.cpp:207]   --->   Operation 22 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %i_V_3"   --->   Operation 23 'zext' 'zext_ln573' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_9taps_addr = getelementptr i15 %weight_9taps, i64 0, i64 %zext_ln573"   --->   Operation 24 'getelementptr' 'weight_9taps_addr' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%weight_9taps_load = load i4 %weight_9taps_addr"   --->   Operation 25 'load' 'weight_9taps_load' <Predicate = (icmp_ln1057)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%n_9taps_V_addr = getelementptr i22 %n_9taps_V, i64 0, i64 %zext_ln573"   --->   Operation 26 'getelementptr' 'n_9taps_V_addr' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%n_9taps_V_load = load i4 %n_9taps_V_addr"   --->   Operation 27 'load' 'n_9taps_V_load' <Predicate = (icmp_ln1057)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%x_real_9taps_V_addr = getelementptr i22 %x_real_9taps_V, i64 0, i64 %zext_ln573"   --->   Operation 28 'getelementptr' 'x_real_9taps_V_addr' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%x_real_9taps_V_load = load i4 %x_real_9taps_V_addr"   --->   Operation 29 'load' 'x_real_9taps_V_load' <Predicate = (icmp_ln1057)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x_imag_9taps_V_addr = getelementptr i22 %x_imag_9taps_V, i64 0, i64 %zext_ln573"   --->   Operation 30 'getelementptr' 'x_imag_9taps_V_addr' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%x_imag_9taps_V_load = load i4 %x_imag_9taps_V_addr"   --->   Operation 31 'load' 'x_imag_9taps_V_load' <Predicate = (icmp_ln1057)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln870 = store i4 %i_V_4, i4 %i_V"   --->   Operation 32 'store' 'store_ln870' <Predicate = (icmp_ln1057)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lhs_V_load = load i22 %lhs_V"   --->   Operation 56 'load' 'lhs_V_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%lhs_V_6_load = load i22 %lhs_V_6"   --->   Operation 57 'load' 'lhs_V_6_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_6_out, i22 %lhs_V_6_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_out, i22 %lhs_V_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V_load_1 = load i22 %lhs_V"   --->   Operation 33 'load' 'lhs_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_V_6_load_1 = load i22 %lhs_V_6"   --->   Operation 34 'load' 'lhs_V_6_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../channel_code/channel_gen.cpp:18]   --->   Operation 35 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.67ns)   --->   "%weight_9taps_load = load i4 %weight_9taps_addr"   --->   Operation 36 'load' 'weight_9taps_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 9> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i15 %weight_9taps_load"   --->   Operation 37 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.67ns)   --->   "%n_9taps_V_load = load i4 %n_9taps_V_addr"   --->   Operation 38 'load' 'n_9taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_2 : Operation 39 [1/1] (0.91ns)   --->   "%r_V = add i22 %n_9taps_V_load, i22 %zext_ln712"   --->   Operation 39 'add' 'r_V' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%x_real_9taps_V_load = load i4 %x_real_9taps_V_addr"   --->   Operation 40 'load' 'x_real_9taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i22 %x_real_9taps_V_load"   --->   Operation 41 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i22 %r_V"   --->   Operation 42 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%lhs_V_5 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_load_1, i15 0"   --->   Operation 43 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.70ns)   --->   "%mul_ln1245 = mul i37 %sext_ln1171, i37 %sext_ln1171_1"   --->   Operation 44 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.02ns)   --->   "%ret_V = add i37 %lhs_V_5, i37 %mul_ln1245"   --->   Operation 45 'add' 'ret_V' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V, i32 15, i32 36"   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (0.67ns)   --->   "%x_imag_9taps_V_load = load i4 %x_imag_9taps_V_addr"   --->   Operation 47 'load' 'x_imag_9taps_V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 9> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i22 %x_imag_9taps_V_load"   --->   Operation 48 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%lhs_V_7 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_6_load_1, i15 0"   --->   Operation 49 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.70ns)   --->   "%mul_ln1245_1 = mul i37 %sext_ln1171_2, i37 %sext_ln1171_1"   --->   Operation 50 'mul' 'mul_ln1245_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.02ns)   --->   "%ret_V_12 = add i37 %lhs_V_7, i37 %mul_ln1245_1"   --->   Operation 51 'add' 'ret_V_12' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln717_1 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V_12, i32 15, i32 36"   --->   Operation 52 'partselect' 'trunc_ln717_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_1, i22 %lhs_V_6"   --->   Operation 53 'store' 'store_ln717' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln, i22 %lhs_V"   --->   Operation 54 'store' 'store_ln717' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi23ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi22ELi7ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i271"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_i_i_i131_le3933]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i_i205_le3926]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ TAPS_NUM_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_9taps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_real_9taps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_imag_9taps_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lhs_V_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lhs_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weight_9taps]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                       (alloca           ) [ 010]
lhs_V                     (alloca           ) [ 011]
lhs_V_6                   (alloca           ) [ 011]
TAPS_NUM_5_reload_read    (read             ) [ 000]
conv_i_i_i205_le3926_read (read             ) [ 000]
conv_i_i_i131_le3933_read (read             ) [ 000]
TAPS_NUM_5_reload_cast    (zext             ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
br_ln0                    (br               ) [ 000]
i_V_3                     (load             ) [ 000]
specpipeline_ln0          (specpipeline     ) [ 000]
zext_ln1057               (zext             ) [ 000]
icmp_ln1057               (icmp             ) [ 010]
empty                     (speclooptripcount) [ 000]
i_V_4                     (add              ) [ 000]
br_ln207                  (br               ) [ 000]
zext_ln573                (zext             ) [ 000]
weight_9taps_addr         (getelementptr    ) [ 011]
n_9taps_V_addr            (getelementptr    ) [ 011]
x_real_9taps_V_addr       (getelementptr    ) [ 011]
x_imag_9taps_V_addr       (getelementptr    ) [ 011]
store_ln870               (store            ) [ 000]
lhs_V_load_1              (load             ) [ 000]
lhs_V_6_load_1            (load             ) [ 000]
specloopname_ln18         (specloopname     ) [ 000]
weight_9taps_load         (load             ) [ 000]
zext_ln712                (zext             ) [ 000]
n_9taps_V_load            (load             ) [ 000]
r_V                       (add              ) [ 000]
x_real_9taps_V_load       (load             ) [ 000]
sext_ln1171               (sext             ) [ 000]
sext_ln1171_1             (sext             ) [ 000]
lhs_V_5                   (bitconcatenate   ) [ 000]
mul_ln1245                (mul              ) [ 000]
ret_V                     (add              ) [ 000]
trunc_ln                  (partselect       ) [ 000]
x_imag_9taps_V_load       (load             ) [ 000]
sext_ln1171_2             (sext             ) [ 000]
lhs_V_7                   (bitconcatenate   ) [ 000]
mul_ln1245_1              (mul              ) [ 000]
ret_V_12                  (add              ) [ 000]
trunc_ln717_1             (partselect       ) [ 000]
store_ln717               (store            ) [ 000]
store_ln717               (store            ) [ 000]
br_ln0                    (br               ) [ 000]
lhs_V_load                (load             ) [ 000]
lhs_V_6_load              (load             ) [ 000]
write_ln0                 (write            ) [ 000]
write_ln0                 (write            ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_i_i_i131_le3933">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_i131_le3933"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_i_i_i205_le3926">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i_i205_le3926"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="TAPS_NUM_5_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="TAPS_NUM_5_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n_9taps_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_9taps_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_real_9taps_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_real_9taps_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_imag_9taps_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_imag_9taps_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lhs_V_6_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_6_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lhs_V_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs_V_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weight_9taps">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_9taps"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i22.i15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i22P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_V_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="lhs_V_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="lhs_V_6_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V_6/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="TAPS_NUM_5_reload_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="31" slack="0"/>
<pin id="74" dir="0" index="1" bw="31" slack="0"/>
<pin id="75" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="TAPS_NUM_5_reload_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="conv_i_i_i205_le3926_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="22" slack="0"/>
<pin id="80" dir="0" index="1" bw="22" slack="0"/>
<pin id="81" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_i205_le3926_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="conv_i_i_i131_le3933_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="22" slack="0"/>
<pin id="86" dir="0" index="1" bw="22" slack="0"/>
<pin id="87" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i_i131_le3933_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="22" slack="0"/>
<pin id="93" dir="0" index="2" bw="22" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln0_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="22" slack="0"/>
<pin id="100" dir="0" index="2" bw="22" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="weight_9taps_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="15" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_9taps_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_9taps_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="n_9taps_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="22" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="n_9taps_V_addr/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_9taps_V_load/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_real_9taps_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="22" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_real_9taps_V_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_real_9taps_V_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="x_imag_9taps_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="22" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_imag_9taps_V_addr/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_imag_9taps_V_load/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="TAPS_NUM_5_reload_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="TAPS_NUM_5_reload_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="22" slack="0"/>
<pin id="162" dir="0" index="1" bw="22" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="22" slack="0"/>
<pin id="167" dir="0" index="1" bw="22" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_V_3_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln1057_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1057/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln1057_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="31" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1057/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_V_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln573_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln870_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="4" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="lhs_V_load_1_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="22" slack="1"/>
<pin id="209" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="lhs_V_6_load_1_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="22" slack="1"/>
<pin id="212" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_6_load_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln712_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="r_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="22" slack="0"/>
<pin id="219" dir="0" index="1" bw="15" slack="0"/>
<pin id="220" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln1171_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="22" slack="0"/>
<pin id="225" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln1171_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="22" slack="0"/>
<pin id="229" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="lhs_V_5_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="37" slack="0"/>
<pin id="233" dir="0" index="1" bw="22" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="mul_ln1245_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="22" slack="0"/>
<pin id="241" dir="0" index="1" bw="22" slack="0"/>
<pin id="242" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="ret_V_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="37" slack="0"/>
<pin id="247" dir="0" index="1" bw="37" slack="0"/>
<pin id="248" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="trunc_ln_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="22" slack="0"/>
<pin id="253" dir="0" index="1" bw="37" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln1171_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="22" slack="0"/>
<pin id="263" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_2/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="lhs_V_7_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="37" slack="0"/>
<pin id="267" dir="0" index="1" bw="22" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="mul_ln1245_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="22" slack="0"/>
<pin id="275" dir="0" index="1" bw="22" slack="0"/>
<pin id="276" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="ret_V_12_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="37" slack="0"/>
<pin id="281" dir="0" index="1" bw="37" slack="0"/>
<pin id="282" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln717_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="22" slack="0"/>
<pin id="287" dir="0" index="1" bw="37" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="0" index="3" bw="7" slack="0"/>
<pin id="290" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_1/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln717_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="22" slack="0"/>
<pin id="297" dir="0" index="1" bw="22" slack="1"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln717/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln717_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="22" slack="0"/>
<pin id="302" dir="0" index="1" bw="22" slack="1"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln717/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="lhs_V_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="22" slack="0"/>
<pin id="307" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="lhs_V_6_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="22" slack="0"/>
<pin id="311" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_6_load/1 "/>
</bind>
</comp>

<comp id="313" class="1005" name="i_V_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="320" class="1005" name="lhs_V_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="22" slack="0"/>
<pin id="322" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="328" class="1005" name="lhs_V_6_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="22" slack="0"/>
<pin id="330" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V_6 "/>
</bind>
</comp>

<comp id="339" class="1005" name="weight_9taps_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="1"/>
<pin id="341" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_9taps_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="n_9taps_V_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="n_9taps_V_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="x_real_9taps_V_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_real_9taps_V_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="x_imag_9taps_V_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_imag_9taps_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="58" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="72" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="84" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="78" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="156" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="175" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="175" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="206"><net_src comp="188" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="216"><net_src comp="111" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="124" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="137" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="217" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="207" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="223" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="227" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="231" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="239" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="150" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="210" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="50" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="261" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="227" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="265" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="56" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="299"><net_src comp="285" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="251" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="316"><net_src comp="60" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="323"><net_src comp="64" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="331"><net_src comp="68" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="342"><net_src comp="104" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="347"><net_src comp="117" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="352"><net_src comp="130" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="357"><net_src comp="143" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lhs_V_6_out | {1 }
	Port: lhs_V_out | {1 }
 - Input state : 
	Port: channel_gen_Pipeline_VITIS_LOOP_207_15 : conv_i_i_i131_le3933 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_207_15 : conv_i_i_i205_le3926 | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_207_15 : TAPS_NUM_5_reload | {1 }
	Port: channel_gen_Pipeline_VITIS_LOOP_207_15 : n_9taps_V | {1 2 }
	Port: channel_gen_Pipeline_VITIS_LOOP_207_15 : x_real_9taps_V | {1 2 }
	Port: channel_gen_Pipeline_VITIS_LOOP_207_15 : x_imag_9taps_V | {1 2 }
	Port: channel_gen_Pipeline_VITIS_LOOP_207_15 : weight_9taps | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_3 : 1
		zext_ln1057 : 2
		icmp_ln1057 : 3
		i_V_4 : 2
		br_ln207 : 4
		zext_ln573 : 2
		weight_9taps_addr : 3
		weight_9taps_load : 4
		n_9taps_V_addr : 3
		n_9taps_V_load : 4
		x_real_9taps_V_addr : 3
		x_real_9taps_V_load : 4
		x_imag_9taps_V_addr : 3
		x_imag_9taps_V_load : 4
		store_ln870 : 3
		lhs_V_load : 1
		lhs_V_6_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		zext_ln712 : 1
		r_V : 2
		sext_ln1171 : 1
		sext_ln1171_1 : 3
		lhs_V_5 : 1
		mul_ln1245 : 4
		ret_V : 5
		trunc_ln : 6
		sext_ln1171_2 : 1
		lhs_V_7 : 1
		mul_ln1245_1 : 4
		ret_V_12 : 5
		trunc_ln717_1 : 6
		store_ln717 : 7
		store_ln717 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |             i_V_4_fu_188             |    0    |    0    |    12   |
|    add   |              r_V_fu_217              |    0    |    0    |    29   |
|          |             ret_V_fu_245             |    0    |    0    |    44   |
|          |            ret_V_12_fu_279           |    0    |    0    |    44   |
|----------|--------------------------------------|---------|---------|---------|
|    mul   |           mul_ln1245_fu_239          |    2    |    0    |    22   |
|          |          mul_ln1245_1_fu_273         |    2    |    0    |    22   |
|----------|--------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln1057_fu_182          |    0    |    0    |    19   |
|----------|--------------------------------------|---------|---------|---------|
|          |   TAPS_NUM_5_reload_read_read_fu_72  |    0    |    0    |    0    |
|   read   | conv_i_i_i205_le3926_read_read_fu_78 |    0    |    0    |    0    |
|          | conv_i_i_i131_le3933_read_read_fu_84 |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |         write_ln0_write_fu_90        |    0    |    0    |    0    |
|          |         write_ln0_write_fu_97        |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |     TAPS_NUM_5_reload_cast_fu_156    |    0    |    0    |    0    |
|   zext   |          zext_ln1057_fu_178          |    0    |    0    |    0    |
|          |           zext_ln573_fu_194          |    0    |    0    |    0    |
|          |           zext_ln712_fu_213          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |          sext_ln1171_fu_223          |    0    |    0    |    0    |
|   sext   |         sext_ln1171_1_fu_227         |    0    |    0    |    0    |
|          |         sext_ln1171_2_fu_261         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|bitconcatenate|            lhs_V_5_fu_231            |    0    |    0    |    0    |
|          |            lhs_V_7_fu_265            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|partselect|            trunc_ln_fu_251           |    0    |    0    |    0    |
|          |         trunc_ln717_1_fu_285         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    4    |    0    |   192   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        i_V_reg_313        |    4   |
|      lhs_V_6_reg_328      |   22   |
|       lhs_V_reg_320       |   22   |
|   n_9taps_V_addr_reg_344  |    4   |
| weight_9taps_addr_reg_339 |    4   |
|x_imag_9taps_V_addr_reg_354|    4   |
|x_real_9taps_V_addr_reg_349|    4   |
+---------------------------+--------+
|           Total           |   64   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   192  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   64   |   228  |
+-----------+--------+--------+--------+--------+
