Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov  4 16:12:35 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Manchester_rx_uart_top_timing_summary_routed.rpt -pb Manchester_rx_uart_top_timing_summary_routed.pb -rpx Manchester_rx_uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Manchester_rx_uart_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: uart_tx/clk_div/q_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 132 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.105        0.000                      0                  174        0.092        0.000                      0                  174        3.750        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.105        0.000                      0                  174        0.092        0.000                      0                  174        3.750        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.105ns  (required time - arrival time)
  Source:                 rx_top/rxm/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/rxm/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.315ns (33.901%)  route 2.564ns (66.099%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  rx_top/rxm/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  rx_top/rxm/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.929     6.654    rx_top/rxm/rx_shift_reg_reg_n_0_[0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I1_O)        0.299     6.953 r  rx_top/rxm/parallel_dout_internal[7]_i_6/O
                         net (fo=1, routed)           0.428     7.381    rx_top/rxm/parallel_dout_internal[7]_i_6_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.505 r  rx_top/rxm/parallel_dout_internal[7]_i_4/O
                         net (fo=3, routed)           0.430     7.935    rx_top/rxm/parallel_dout_internal[7]_i_4_n_0
    SLICE_X0Y116         LUT5 (Prop_lut5_I0_O)        0.120     8.055 r  rx_top/rxm/bit_cnt[2]_i_2/O
                         net (fo=3, routed)           0.777     8.832    rx_top/rxm/bit_cnt[2]_i_2_n_0
    SLICE_X0Y117         LUT3 (Prop_lut3_I1_O)        0.353     9.185 r  rx_top/rxm/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.185    rx_top/rxm/bit_cnt[0]_i_1_n_0
    SLICE_X0Y117         FDRE                                         r  rx_top/rxm/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.581    15.003    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  rx_top/rxm/bit_cnt_reg[0]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.047    15.290    rx_top/rxm/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  6.105    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 rx_top/rxm/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/rxm/parallel_dout_internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.966ns (27.280%)  route 2.575ns (72.720%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  rx_top/rxm/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  rx_top/rxm/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.929     6.654    rx_top/rxm/rx_shift_reg_reg_n_0_[0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I1_O)        0.299     6.953 r  rx_top/rxm/parallel_dout_internal[7]_i_6/O
                         net (fo=1, routed)           0.428     7.381    rx_top/rxm/parallel_dout_internal[7]_i_6_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.505 r  rx_top/rxm/parallel_dout_internal[7]_i_4/O
                         net (fo=3, routed)           0.513     8.018    rx_top/rxm/parallel_dout_internal[7]_i_4_n_0
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.124     8.142 r  rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.705     8.847    rx_top/rxm/parallel_dout_internal
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.583    15.005    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[0]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    15.040    rx_top/rxm/parallel_dout_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 rx_top/rxm/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/rxm/parallel_dout_internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.966ns (27.280%)  route 2.575ns (72.720%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  rx_top/rxm/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  rx_top/rxm/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.929     6.654    rx_top/rxm/rx_shift_reg_reg_n_0_[0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I1_O)        0.299     6.953 r  rx_top/rxm/parallel_dout_internal[7]_i_6/O
                         net (fo=1, routed)           0.428     7.381    rx_top/rxm/parallel_dout_internal[7]_i_6_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.505 r  rx_top/rxm/parallel_dout_internal[7]_i_4/O
                         net (fo=3, routed)           0.513     8.018    rx_top/rxm/parallel_dout_internal[7]_i_4_n_0
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.124     8.142 r  rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.705     8.847    rx_top/rxm/parallel_dout_internal
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.583    15.005    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[1]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    15.040    rx_top/rxm/parallel_dout_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 rx_top/rxm/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/rxm/parallel_dout_internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.966ns (27.280%)  route 2.575ns (72.720%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  rx_top/rxm/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  rx_top/rxm/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.929     6.654    rx_top/rxm/rx_shift_reg_reg_n_0_[0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I1_O)        0.299     6.953 r  rx_top/rxm/parallel_dout_internal[7]_i_6/O
                         net (fo=1, routed)           0.428     7.381    rx_top/rxm/parallel_dout_internal[7]_i_6_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.505 r  rx_top/rxm/parallel_dout_internal[7]_i_4/O
                         net (fo=3, routed)           0.513     8.018    rx_top/rxm/parallel_dout_internal[7]_i_4_n_0
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.124     8.142 r  rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.705     8.847    rx_top/rxm/parallel_dout_internal
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.583    15.005    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[2]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    15.040    rx_top/rxm/parallel_dout_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 rx_top/rxm/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/rxm/parallel_dout_internal_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.966ns (27.280%)  route 2.575ns (72.720%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  rx_top/rxm/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  rx_top/rxm/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.929     6.654    rx_top/rxm/rx_shift_reg_reg_n_0_[0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I1_O)        0.299     6.953 r  rx_top/rxm/parallel_dout_internal[7]_i_6/O
                         net (fo=1, routed)           0.428     7.381    rx_top/rxm/parallel_dout_internal[7]_i_6_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.505 r  rx_top/rxm/parallel_dout_internal[7]_i_4/O
                         net (fo=3, routed)           0.513     8.018    rx_top/rxm/parallel_dout_internal[7]_i_4_n_0
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.124     8.142 r  rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.705     8.847    rx_top/rxm/parallel_dout_internal
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.583    15.005    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[6]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    15.040    rx_top/rxm/parallel_dout_internal_reg[6]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 rx_top/rxm/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/rxm/parallel_dout_internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.966ns (27.280%)  route 2.575ns (72.720%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  rx_top/rxm/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  rx_top/rxm/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.929     6.654    rx_top/rxm/rx_shift_reg_reg_n_0_[0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I1_O)        0.299     6.953 r  rx_top/rxm/parallel_dout_internal[7]_i_6/O
                         net (fo=1, routed)           0.428     7.381    rx_top/rxm/parallel_dout_internal[7]_i_6_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.505 r  rx_top/rxm/parallel_dout_internal[7]_i_4/O
                         net (fo=3, routed)           0.513     8.018    rx_top/rxm/parallel_dout_internal[7]_i_4_n_0
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.124     8.142 r  rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.705     8.847    rx_top/rxm/parallel_dout_internal
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.583    15.005    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[7]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X3Y115         FDRE (Setup_fdre_C_CE)      -0.205    15.040    rx_top/rxm/parallel_dout_internal_reg[7]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 rx_top/rxm/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/rxm/parallel_dout_internal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.966ns (28.402%)  route 2.435ns (71.598%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  rx_top/rxm/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  rx_top/rxm/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.929     6.654    rx_top/rxm/rx_shift_reg_reg_n_0_[0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I1_O)        0.299     6.953 r  rx_top/rxm/parallel_dout_internal[7]_i_6/O
                         net (fo=1, routed)           0.428     7.381    rx_top/rxm/parallel_dout_internal[7]_i_6_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.505 r  rx_top/rxm/parallel_dout_internal[7]_i_4/O
                         net (fo=3, routed)           0.513     8.018    rx_top/rxm/parallel_dout_internal[7]_i_4_n_0
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.124     8.142 r  rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.565     8.708    rx_top/rxm/parallel_dout_internal
    SLICE_X3Y116         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.582    15.004    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[3]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    15.039    rx_top/rxm/parallel_dout_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 rx_top/rxm/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/rxm/parallel_dout_internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.966ns (28.402%)  route 2.435ns (71.598%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  rx_top/rxm/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  rx_top/rxm/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.929     6.654    rx_top/rxm/rx_shift_reg_reg_n_0_[0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I1_O)        0.299     6.953 r  rx_top/rxm/parallel_dout_internal[7]_i_6/O
                         net (fo=1, routed)           0.428     7.381    rx_top/rxm/parallel_dout_internal[7]_i_6_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.505 r  rx_top/rxm/parallel_dout_internal[7]_i_4/O
                         net (fo=3, routed)           0.513     8.018    rx_top/rxm/parallel_dout_internal[7]_i_4_n_0
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.124     8.142 r  rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.565     8.708    rx_top/rxm/parallel_dout_internal
    SLICE_X3Y116         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.582    15.004    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[4]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    15.039    rx_top/rxm/parallel_dout_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 rx_top/rxm/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/rxm/parallel_dout_internal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.966ns (28.402%)  route 2.435ns (71.598%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  rx_top/rxm/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  rx_top/rxm/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.929     6.654    rx_top/rxm/rx_shift_reg_reg_n_0_[0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I1_O)        0.299     6.953 r  rx_top/rxm/parallel_dout_internal[7]_i_6/O
                         net (fo=1, routed)           0.428     7.381    rx_top/rxm/parallel_dout_internal[7]_i_6_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.505 r  rx_top/rxm/parallel_dout_internal[7]_i_4/O
                         net (fo=3, routed)           0.513     8.018    rx_top/rxm/parallel_dout_internal[7]_i_4_n_0
    SLICE_X0Y117         LUT5 (Prop_lut5_I4_O)        0.124     8.142 r  rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.565     8.708    rx_top/rxm/parallel_dout_internal
    SLICE_X3Y116         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.582    15.004    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[5]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X3Y116         FDRE (Setup_fdre_C_CE)      -0.205    15.039    rx_top/rxm/parallel_dout_internal_reg[5]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 rx_top/rxm/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/rxm/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.289ns (36.761%)  route 2.217ns (63.239%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.704     5.306    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y114         FDRE                                         r  rx_top/rxm/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.419     5.725 f  rx_top/rxm/rx_shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.929     6.654    rx_top/rxm/rx_shift_reg_reg_n_0_[0]
    SLICE_X3Y115         LUT4 (Prop_lut4_I1_O)        0.299     6.953 r  rx_top/rxm/parallel_dout_internal[7]_i_6/O
                         net (fo=1, routed)           0.428     7.381    rx_top/rxm/parallel_dout_internal[7]_i_6_n_0
    SLICE_X1Y115         LUT6 (Prop_lut6_I5_O)        0.124     7.505 r  rx_top/rxm/parallel_dout_internal[7]_i_4/O
                         net (fo=3, routed)           0.430     7.935    rx_top/rxm/parallel_dout_internal[7]_i_4_n_0
    SLICE_X0Y116         LUT5 (Prop_lut5_I0_O)        0.120     8.055 r  rx_top/rxm/bit_cnt[2]_i_2/O
                         net (fo=3, routed)           0.430     8.486    rx_top/rxm/bit_cnt[2]_i_2_n_0
    SLICE_X0Y117         LUT4 (Prop_lut4_I1_O)        0.327     8.813 r  rx_top/rxm/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.813    rx_top/rxm/bit_cnt[1]_i_1_n_0
    SLICE_X0Y117         FDRE                                         r  rx_top/rxm/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.581    15.003    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X0Y117         FDRE                                         r  rx_top/rxm/bit_cnt_reg[1]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X0Y117         FDRE (Setup_fdre_C_D)        0.029    15.272    rx_top/rxm/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  6.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rx_top/rxm/parallel_dout_internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.513    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  rx_top/rxm/parallel_dout_internal_reg[2]/Q
                         net (fo=1, routed)           0.110     1.764    rx_top/ram/ram_dp_reg_0_7_0_5/DIB0
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.672    rx_top/ram/ram_dp_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 rx_top/rxm/parallel_dout_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.513    rx_top/rxm/clk_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  rx_top/rxm/parallel_dout_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  rx_top/rxm/parallel_dout_internal_reg[0]/Q
                         net (fo=1, routed)           0.112     1.766    rx_top/ram/ram_dp_reg_0_7_0_5/DIA0
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.673    rx_top/ram/ram_dp_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.767%)  route 0.317ns (69.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    rx_top/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.317     1.971    rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD1
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.858    rx_top/ram/ram_dp_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.767%)  route 0.317ns (69.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    rx_top/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.317     1.971    rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD1
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.858    rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.767%)  route 0.317ns (69.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    rx_top/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.317     1.971    rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD1
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.858    rx_top/ram/ram_dp_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.767%)  route 0.317ns (69.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    rx_top/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.317     1.971    rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD1
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.858    rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.767%)  route 0.317ns (69.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    rx_top/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.317     1.971    rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD1
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.858    rx_top/ram/ram_dp_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.767%)  route 0.317ns (69.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    rx_top/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.317     1.971    rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD1
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.858    rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.767%)  route 0.317ns (69.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    rx_top/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.317     1.971    rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD1
    SLICE_X2Y116         RAMS32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMS32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y116         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.858    rx_top/ram/ram_dp_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rx_top/ram_addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.767%)  route 0.317ns (69.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.593     1.512    rx_top/clk_IBUF_BUFG
    SLICE_X5Y115         FDRE                                         r  rx_top/ram_addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  rx_top/ram_addra_reg[1]/Q
                         net (fo=18, routed)          0.317     1.971    rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD1
    SLICE_X2Y116         RAMS32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.864     2.029    rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMS32                                       r  rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.479     1.549    
    SLICE_X2Y116         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.858    rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y115    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y115    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y114    cntr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y114    cntr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y114    cntr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y114    cntr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y116    enb_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y115    ram_addrb_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y115    ram_addrb_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y115    rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y115    rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y116    rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/CLK



