<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1546659714">
  <File Type="ROUTE-PWR" Name="riscv_top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="riscv_top.tcl"/>
  <File Type="BITSTR-BMM" Name="riscv_top_bd.bmm"/>
  <File Type="ROUTE-PWR-SUM" Name="riscv_top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="riscv_top_reports.tcl"/>
  <File Type="OPT-DCP" Name="riscv_top_opt.dcp"/>
  <File Type="OPT-DRC" Name="riscv_top_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="riscv_top.hwdef"/>
  <File Type="PWROPT-DCP" Name="riscv_top_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="riscv_top_placed.dcp"/>
  <File Type="PLACE-IO" Name="riscv_top_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="riscv_top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="riscv_top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="riscv_top_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="riscv_top_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="riscv_top.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="riscv_top_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="riscv_top.bin"/>
  <File Type="PHYSOPT-DCP" Name="riscv_top_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="riscv_top.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="riscv_top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="riscv_top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="riscv_top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="riscv_top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="riscv_top_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="riscv_top_drc_routed.rpx"/>
  <File Type="BITSTR-LTX" Name="riscv_top.ltx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="riscv_top_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="riscv_top.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="riscv_top_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="riscv_top_methodology_drc_routed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="riscv_top.sysdef"/>
  <File Type="ROUTE-PWR-RPX" Name="riscv_top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="riscv_top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="riscv_top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="riscv_top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="riscv_top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="riscv_top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="riscv_top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="riscv_top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="riscv_top_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="riscv_top_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="riscv_top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="riscv_top_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="riscv_top.bit"/>
  <File Type="BITSTR-RBT" Name="riscv_top.rbt"/>
  <File Type="BITSTR-NKY" Name="riscv_top.nky"/>
  <File Type="BG-DRC" Name="riscv_top.drc"/>
  <File Type="RDI-RDI" Name="riscv_top.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/core/defines.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/core/Ctrl.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/core/EXU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/core/IDU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/core/IFU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/core/MAU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/core/Memory_Ctrl.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/core/Regfile.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/core/WBU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/common/block_ram/block_ram.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/cpu.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/common/fifo/fifo.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/hci.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/ram.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/common/uart/uart.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/common/uart/uart_baud_clk.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/common/uart/uart_rx.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/common/uart/uart_tx.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/riscv_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="riscv_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../HDL/CPU_RISCV/src/Basys-3-Master.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PPRDIR/../HDL/CPU_RISCV/src/Basys-3-Master.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Performance_NetDelay_low" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="power_opt_design"/>
    <Step Id="place_design">
      <Option Id="Directive">3</Option>
    </Step>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1">
      <Option Id="Directive">2</Option>
    </Step>
    <Step Id="route_design">
      <Option Id="Directive">1</Option>
    </Step>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream">
      <Option Id="RawbitFileBool">1</Option>
      <Option Id="BinFile">1</Option>
    </Step>
  </Strategy>
</GenRun>
