
V2_FreeRTOS_Intro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007888  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000278c  08007a38  08007a38  00017a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1c4  0800a1c4  000200ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800a1c4  0800a1c4  0001a1c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1cc  0800a1cc  000200ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1cc  0800a1cc  0001a1cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a1d0  0800a1d0  0001a1d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  0800a1d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200ec  2**0
                  CONTENTS
 10 .bss          00008acc  200000ec  200000ec  000200ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20008bb8  20008bb8  000200ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0003455b  00000000  00000000  0002011c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000058ab  00000000  00000000  00054677  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    00021bd9  00000000  00000000  00059f22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002098  00000000  00000000  0007bb00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001fd8  00000000  00000000  0007db98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002abd9  00000000  00000000  0007fb70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003216c  00000000  00000000  000aa749  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f4d7a  00000000  00000000  000dc8b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001d162f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000062e8  00000000  00000000  001d1684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000ec 	.word	0x200000ec
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007a20 	.word	0x08007a20

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000f0 	.word	0x200000f0
 80001ec:	08007a20 	.word	0x08007a20

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96e 	b.w	8000584 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468c      	mov	ip, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	f040 8083 	bne.w	80003d6 <__udivmoddi4+0x116>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d947      	bls.n	8000366 <__udivmoddi4+0xa6>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b142      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002dc:	f1c2 0020 	rsb	r0, r2, #32
 80002e0:	fa24 f000 	lsr.w	r0, r4, r0
 80002e4:	4091      	lsls	r1, r2
 80002e6:	4097      	lsls	r7, r2
 80002e8:	ea40 0c01 	orr.w	ip, r0, r1
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbbc f6f8 	udiv	r6, ip, r8
 80002f8:	fa1f fe87 	uxth.w	lr, r7
 80002fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000300:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000304:	fb06 f10e 	mul.w	r1, r6, lr
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18fb      	adds	r3, r7, r3
 800030e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000312:	f080 8119 	bcs.w	8000548 <__udivmoddi4+0x288>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8116 	bls.w	8000548 <__udivmoddi4+0x288>
 800031c:	3e02      	subs	r6, #2
 800031e:	443b      	add	r3, r7
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0f8 	udiv	r0, r3, r8
 8000328:	fb08 3310 	mls	r3, r8, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fe0e 	mul.w	lr, r0, lr
 8000334:	45a6      	cmp	lr, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	193c      	adds	r4, r7, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8105 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000342:	45a6      	cmp	lr, r4
 8000344:	f240 8102 	bls.w	800054c <__udivmoddi4+0x28c>
 8000348:	3802      	subs	r0, #2
 800034a:	443c      	add	r4, r7
 800034c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000350:	eba4 040e 	sub.w	r4, r4, lr
 8000354:	2600      	movs	r6, #0
 8000356:	b11d      	cbz	r5, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c5 4300 	strd	r4, r3, [r5]
 8000360:	4631      	mov	r1, r6
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	b902      	cbnz	r2, 800036a <__udivmoddi4+0xaa>
 8000368:	deff      	udf	#255	; 0xff
 800036a:	fab2 f282 	clz	r2, r2
 800036e:	2a00      	cmp	r2, #0
 8000370:	d150      	bne.n	8000414 <__udivmoddi4+0x154>
 8000372:	1bcb      	subs	r3, r1, r7
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	fa1f f887 	uxth.w	r8, r7
 800037c:	2601      	movs	r6, #1
 800037e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000382:	0c21      	lsrs	r1, r4, #16
 8000384:	fb0e 331c 	mls	r3, lr, ip, r3
 8000388:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800038c:	fb08 f30c 	mul.w	r3, r8, ip
 8000390:	428b      	cmp	r3, r1
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0xe4>
 8000394:	1879      	adds	r1, r7, r1
 8000396:	f10c 30ff 	add.w	r0, ip, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0xe2>
 800039c:	428b      	cmp	r3, r1
 800039e:	f200 80e9 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003a2:	4684      	mov	ip, r0
 80003a4:	1ac9      	subs	r1, r1, r3
 80003a6:	b2a3      	uxth	r3, r4
 80003a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80003b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003b4:	fb08 f800 	mul.w	r8, r8, r0
 80003b8:	45a0      	cmp	r8, r4
 80003ba:	d907      	bls.n	80003cc <__udivmoddi4+0x10c>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x10a>
 80003c4:	45a0      	cmp	r8, r4
 80003c6:	f200 80d9 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003ca:	4618      	mov	r0, r3
 80003cc:	eba4 0408 	sub.w	r4, r4, r8
 80003d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003d4:	e7bf      	b.n	8000356 <__udivmoddi4+0x96>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d909      	bls.n	80003ee <__udivmoddi4+0x12e>
 80003da:	2d00      	cmp	r5, #0
 80003dc:	f000 80b1 	beq.w	8000542 <__udivmoddi4+0x282>
 80003e0:	2600      	movs	r6, #0
 80003e2:	e9c5 0100 	strd	r0, r1, [r5]
 80003e6:	4630      	mov	r0, r6
 80003e8:	4631      	mov	r1, r6
 80003ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ee:	fab3 f683 	clz	r6, r3
 80003f2:	2e00      	cmp	r6, #0
 80003f4:	d14a      	bne.n	800048c <__udivmoddi4+0x1cc>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d302      	bcc.n	8000400 <__udivmoddi4+0x140>
 80003fa:	4282      	cmp	r2, r0
 80003fc:	f200 80b8 	bhi.w	8000570 <__udivmoddi4+0x2b0>
 8000400:	1a84      	subs	r4, r0, r2
 8000402:	eb61 0103 	sbc.w	r1, r1, r3
 8000406:	2001      	movs	r0, #1
 8000408:	468c      	mov	ip, r1
 800040a:	2d00      	cmp	r5, #0
 800040c:	d0a8      	beq.n	8000360 <__udivmoddi4+0xa0>
 800040e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000412:	e7a5      	b.n	8000360 <__udivmoddi4+0xa0>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f603 	lsr.w	r6, r0, r3
 800041c:	4097      	lsls	r7, r2
 800041e:	fa01 f002 	lsl.w	r0, r1, r2
 8000422:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000426:	40d9      	lsrs	r1, r3
 8000428:	4330      	orrs	r0, r6
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000430:	fa1f f887 	uxth.w	r8, r7
 8000434:	fb0e 1116 	mls	r1, lr, r6, r1
 8000438:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043c:	fb06 f108 	mul.w	r1, r6, r8
 8000440:	4299      	cmp	r1, r3
 8000442:	fa04 f402 	lsl.w	r4, r4, r2
 8000446:	d909      	bls.n	800045c <__udivmoddi4+0x19c>
 8000448:	18fb      	adds	r3, r7, r3
 800044a:	f106 3cff 	add.w	ip, r6, #4294967295
 800044e:	f080 808d 	bcs.w	800056c <__udivmoddi4+0x2ac>
 8000452:	4299      	cmp	r1, r3
 8000454:	f240 808a 	bls.w	800056c <__udivmoddi4+0x2ac>
 8000458:	3e02      	subs	r6, #2
 800045a:	443b      	add	r3, r7
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b281      	uxth	r1, r0
 8000460:	fbb3 f0fe 	udiv	r0, r3, lr
 8000464:	fb0e 3310 	mls	r3, lr, r0, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb00 f308 	mul.w	r3, r0, r8
 8000470:	428b      	cmp	r3, r1
 8000472:	d907      	bls.n	8000484 <__udivmoddi4+0x1c4>
 8000474:	1879      	adds	r1, r7, r1
 8000476:	f100 3cff 	add.w	ip, r0, #4294967295
 800047a:	d273      	bcs.n	8000564 <__udivmoddi4+0x2a4>
 800047c:	428b      	cmp	r3, r1
 800047e:	d971      	bls.n	8000564 <__udivmoddi4+0x2a4>
 8000480:	3802      	subs	r0, #2
 8000482:	4439      	add	r1, r7
 8000484:	1acb      	subs	r3, r1, r3
 8000486:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800048a:	e778      	b.n	800037e <__udivmoddi4+0xbe>
 800048c:	f1c6 0c20 	rsb	ip, r6, #32
 8000490:	fa03 f406 	lsl.w	r4, r3, r6
 8000494:	fa22 f30c 	lsr.w	r3, r2, ip
 8000498:	431c      	orrs	r4, r3
 800049a:	fa20 f70c 	lsr.w	r7, r0, ip
 800049e:	fa01 f306 	lsl.w	r3, r1, r6
 80004a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004aa:	431f      	orrs	r7, r3
 80004ac:	0c3b      	lsrs	r3, r7, #16
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fa1f f884 	uxth.w	r8, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004be:	fb09 fa08 	mul.w	sl, r9, r8
 80004c2:	458a      	cmp	sl, r1
 80004c4:	fa02 f206 	lsl.w	r2, r2, r6
 80004c8:	fa00 f306 	lsl.w	r3, r0, r6
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x220>
 80004ce:	1861      	adds	r1, r4, r1
 80004d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004d4:	d248      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 80004d6:	458a      	cmp	sl, r1
 80004d8:	d946      	bls.n	8000568 <__udivmoddi4+0x2a8>
 80004da:	f1a9 0902 	sub.w	r9, r9, #2
 80004de:	4421      	add	r1, r4
 80004e0:	eba1 010a 	sub.w	r1, r1, sl
 80004e4:	b2bf      	uxth	r7, r7
 80004e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004f2:	fb00 f808 	mul.w	r8, r0, r8
 80004f6:	45b8      	cmp	r8, r7
 80004f8:	d907      	bls.n	800050a <__udivmoddi4+0x24a>
 80004fa:	19e7      	adds	r7, r4, r7
 80004fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000500:	d22e      	bcs.n	8000560 <__udivmoddi4+0x2a0>
 8000502:	45b8      	cmp	r8, r7
 8000504:	d92c      	bls.n	8000560 <__udivmoddi4+0x2a0>
 8000506:	3802      	subs	r0, #2
 8000508:	4427      	add	r7, r4
 800050a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800050e:	eba7 0708 	sub.w	r7, r7, r8
 8000512:	fba0 8902 	umull	r8, r9, r0, r2
 8000516:	454f      	cmp	r7, r9
 8000518:	46c6      	mov	lr, r8
 800051a:	4649      	mov	r1, r9
 800051c:	d31a      	bcc.n	8000554 <__udivmoddi4+0x294>
 800051e:	d017      	beq.n	8000550 <__udivmoddi4+0x290>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x27a>
 8000522:	ebb3 020e 	subs.w	r2, r3, lr
 8000526:	eb67 0701 	sbc.w	r7, r7, r1
 800052a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800052e:	40f2      	lsrs	r2, r6
 8000530:	ea4c 0202 	orr.w	r2, ip, r2
 8000534:	40f7      	lsrs	r7, r6
 8000536:	e9c5 2700 	strd	r2, r7, [r5]
 800053a:	2600      	movs	r6, #0
 800053c:	4631      	mov	r1, r6
 800053e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e70b      	b.n	8000360 <__udivmoddi4+0xa0>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e9      	b.n	8000320 <__udivmoddi4+0x60>
 800054c:	4618      	mov	r0, r3
 800054e:	e6fd      	b.n	800034c <__udivmoddi4+0x8c>
 8000550:	4543      	cmp	r3, r8
 8000552:	d2e5      	bcs.n	8000520 <__udivmoddi4+0x260>
 8000554:	ebb8 0e02 	subs.w	lr, r8, r2
 8000558:	eb69 0104 	sbc.w	r1, r9, r4
 800055c:	3801      	subs	r0, #1
 800055e:	e7df      	b.n	8000520 <__udivmoddi4+0x260>
 8000560:	4608      	mov	r0, r1
 8000562:	e7d2      	b.n	800050a <__udivmoddi4+0x24a>
 8000564:	4660      	mov	r0, ip
 8000566:	e78d      	b.n	8000484 <__udivmoddi4+0x1c4>
 8000568:	4681      	mov	r9, r0
 800056a:	e7b9      	b.n	80004e0 <__udivmoddi4+0x220>
 800056c:	4666      	mov	r6, ip
 800056e:	e775      	b.n	800045c <__udivmoddi4+0x19c>
 8000570:	4630      	mov	r0, r6
 8000572:	e74a      	b.n	800040a <__udivmoddi4+0x14a>
 8000574:	f1ac 0c02 	sub.w	ip, ip, #2
 8000578:	4439      	add	r1, r7
 800057a:	e713      	b.n	80003a4 <__udivmoddi4+0xe4>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	e724      	b.n	80003cc <__udivmoddi4+0x10c>
 8000582:	bf00      	nop

08000584 <__aeabi_idiv0>:
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop

08000588 <TouchTask>:



#ifdef WITH_TOUCH_TASK
static void TouchTask(__attribute__ ((unused)) void *pvParameters)
{
 8000588:	b500      	push	{lr}
 800058a:	b089      	sub	sp, #36	; 0x24
	while (BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize())) {
 800058c:	e009      	b.n	80005a2 <TouchTask+0x1a>
		BSP_LCD_DisplayStringAt(0, 0, "Error init. TS!!", CENTER_MODE);
 800058e:	2301      	movs	r3, #1
 8000590:	4a1f      	ldr	r2, [pc, #124]	; (8000610 <TouchTask+0x88>)
 8000592:	2100      	movs	r1, #0
 8000594:	4608      	mov	r0, r1
 8000596:	f000 fdd9 	bl	800114c <BSP_LCD_DisplayStringAt>
		vTaskDelay(500);
 800059a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800059e:	f006 faa1 	bl	8006ae4 <vTaskDelay>
	while (BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize())) {
 80005a2:	f000 fc61 	bl	8000e68 <BSP_LCD_GetXSize>
 80005a6:	4604      	mov	r4, r0
 80005a8:	f000 fc66 	bl	8000e78 <BSP_LCD_GetYSize>
 80005ac:	b281      	uxth	r1, r0
 80005ae:	b2a0      	uxth	r0, r4
 80005b0:	f000 fe86 	bl	80012c0 <BSP_TS_Init>
 80005b4:	2800      	cmp	r0, #0
 80005b6:	d1ea      	bne.n	800058e <TouchTask+0x6>
 80005b8:	e00e      	b.n	80005d8 <TouchTask+0x50>
			sprintf(s, "  (%d,%d)  ", ts.X, ts.X);
			BSP_LCD_DisplayStringAt(0, 0, s, CENTER_MODE);
			HAL_GPIO_WritePin(LD_GPIO_PORT, LD4_RED,1);
		}
		else {
			BSP_LCD_DisplayStringAt(0, 0, "      touch me!     ", CENTER_MODE);
 80005ba:	2301      	movs	r3, #1
 80005bc:	4a15      	ldr	r2, [pc, #84]	; (8000614 <TouchTask+0x8c>)
 80005be:	2100      	movs	r1, #0
 80005c0:	4608      	mov	r0, r1
 80005c2:	f000 fdc3 	bl	800114c <BSP_LCD_DisplayStringAt>
			HAL_GPIO_WritePin(LD_GPIO_PORT, LD4_RED,0);
 80005c6:	2200      	movs	r2, #0
 80005c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005cc:	4812      	ldr	r0, [pc, #72]	; (8000618 <TouchTask+0x90>)
 80005ce:	f002 fb87 	bl	8002ce0 <HAL_GPIO_WritePin>
		}
		vTaskDelay(100);
 80005d2:	2064      	movs	r0, #100	; 0x64
 80005d4:	f006 fa86 	bl	8006ae4 <vTaskDelay>
		BSP_TS_GetState(&ts);
 80005d8:	a801      	add	r0, sp, #4
 80005da:	f000 fe95 	bl	8001308 <BSP_TS_GetState>
		if (ts.TouchDetected) {
 80005de:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d0e9      	beq.n	80005ba <TouchTask+0x32>
			sprintf(s, "  (%d,%d)  ", ts.X, ts.X);
 80005e6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80005ea:	4613      	mov	r3, r2
 80005ec:	490b      	ldr	r1, [pc, #44]	; (800061c <TouchTask+0x94>)
 80005ee:	a803      	add	r0, sp, #12
 80005f0:	f006 fdf6 	bl	80071e0 <siprintf>
			BSP_LCD_DisplayStringAt(0, 0, s, CENTER_MODE);
 80005f4:	2301      	movs	r3, #1
 80005f6:	aa03      	add	r2, sp, #12
 80005f8:	2100      	movs	r1, #0
 80005fa:	4608      	mov	r0, r1
 80005fc:	f000 fda6 	bl	800114c <BSP_LCD_DisplayStringAt>
			HAL_GPIO_WritePin(LD_GPIO_PORT, LD4_RED,1);
 8000600:	2201      	movs	r2, #1
 8000602:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000606:	4804      	ldr	r0, [pc, #16]	; (8000618 <TouchTask+0x90>)
 8000608:	f002 fb6a 	bl	8002ce0 <HAL_GPIO_WritePin>
 800060c:	e7e1      	b.n	80005d2 <TouchTask+0x4a>
 800060e:	bf00      	nop
 8000610:	08007a38 	.word	0x08007a38
 8000614:	08007a58 	.word	0x08007a58
 8000618:	40021800 	.word	0x40021800
 800061c:	08007a4c 	.word	0x08007a4c

08000620 <app_main>:
{
 8000620:	b500      	push	{lr}
 8000622:	b083      	sub	sp, #12
	BSP_LCD_Init();
 8000624:	f000 fcc0 	bl	8000fa8 <BSP_LCD_Init>
	xTaskCreate(TouchTask, "CtrTask", (configMINIMAL_STACK_SIZE + 80), NULL, (tskIDLE_PRIORITY + 1), NULL);
 8000628:	2300      	movs	r3, #0
 800062a:	9301      	str	r3, [sp, #4]
 800062c:	2201      	movs	r2, #1
 800062e:	9200      	str	r2, [sp, #0]
 8000630:	22d0      	movs	r2, #208	; 0xd0
 8000632:	4903      	ldr	r1, [pc, #12]	; (8000640 <app_main+0x20>)
 8000634:	4803      	ldr	r0, [pc, #12]	; (8000644 <app_main+0x24>)
 8000636:	f006 f8db 	bl	80067f0 <xTaskCreate>
	vTaskStartScheduler();
 800063a:	f006 f90d 	bl	8006858 <vTaskStartScheduler>
	for (;;) ;
 800063e:	e7fe      	b.n	800063e <app_main+0x1e>
 8000640:	08007a70 	.word	0x08007a70
 8000644:	08000589 	.word	0x08000589

08000648 <ili9341_GetLcdPixelWidth>:
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
}
 8000648:	20f0      	movs	r0, #240	; 0xf0
 800064a:	4770      	bx	lr

0800064c <ili9341_GetLcdPixelHeight>:
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
}
 800064c:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8000650:	4770      	bx	lr

08000652 <ili9341_WriteReg>:
{
 8000652:	b508      	push	{r3, lr}
  LCD_IO_WriteReg(LCD_Reg);
 8000654:	f000 fb78 	bl	8000d48 <LCD_IO_WriteReg>
}
 8000658:	bd08      	pop	{r3, pc}

0800065a <ili9341_DisplayOn>:
{
 800065a:	b508      	push	{r3, lr}
  ili9341_WriteReg(LCD_DISPLAY_ON);
 800065c:	2029      	movs	r0, #41	; 0x29
 800065e:	f7ff fff8 	bl	8000652 <ili9341_WriteReg>
}
 8000662:	bd08      	pop	{r3, pc}

08000664 <ili9341_DisplayOff>:
{
 8000664:	b508      	push	{r3, lr}
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8000666:	2028      	movs	r0, #40	; 0x28
 8000668:	f7ff fff3 	bl	8000652 <ili9341_WriteReg>
}
 800066c:	bd08      	pop	{r3, pc}

0800066e <ili9341_WriteData>:
{
 800066e:	b508      	push	{r3, lr}
  LCD_IO_WriteData(RegValue);
 8000670:	f000 fb4e 	bl	8000d10 <LCD_IO_WriteData>
}
 8000674:	bd08      	pop	{r3, pc}

08000676 <ili9341_Init>:
{
 8000676:	b508      	push	{r3, lr}
  LCD_IO_Init();
 8000678:	f000 fae6 	bl	8000c48 <LCD_IO_Init>
  ili9341_WriteReg(0xCA);
 800067c:	20ca      	movs	r0, #202	; 0xca
 800067e:	f7ff ffe8 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8000682:	20c3      	movs	r0, #195	; 0xc3
 8000684:	f7ff fff3 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8000688:	2008      	movs	r0, #8
 800068a:	f7ff fff0 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x50);
 800068e:	2050      	movs	r0, #80	; 0x50
 8000690:	f7ff ffed 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8000694:	20cf      	movs	r0, #207	; 0xcf
 8000696:	f7ff ffdc 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800069a:	2000      	movs	r0, #0
 800069c:	f7ff ffe7 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 80006a0:	20c1      	movs	r0, #193	; 0xc1
 80006a2:	f7ff ffe4 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x30);
 80006a6:	2030      	movs	r0, #48	; 0x30
 80006a8:	f7ff ffe1 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 80006ac:	20ed      	movs	r0, #237	; 0xed
 80006ae:	f7ff ffd0 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 80006b2:	2064      	movs	r0, #100	; 0x64
 80006b4:	f7ff ffdb 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x03);
 80006b8:	2003      	movs	r0, #3
 80006ba:	f7ff ffd8 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x12);
 80006be:	2012      	movs	r0, #18
 80006c0:	f7ff ffd5 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x81);
 80006c4:	2081      	movs	r0, #129	; 0x81
 80006c6:	f7ff ffd2 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 80006ca:	20e8      	movs	r0, #232	; 0xe8
 80006cc:	f7ff ffc1 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 80006d0:	2085      	movs	r0, #133	; 0x85
 80006d2:	f7ff ffcc 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80006d6:	2000      	movs	r0, #0
 80006d8:	f7ff ffc9 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80006dc:	2078      	movs	r0, #120	; 0x78
 80006de:	f7ff ffc6 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 80006e2:	20cb      	movs	r0, #203	; 0xcb
 80006e4:	f7ff ffb5 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 80006e8:	2039      	movs	r0, #57	; 0x39
 80006ea:	f7ff ffc0 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 80006ee:	202c      	movs	r0, #44	; 0x2c
 80006f0:	f7ff ffbd 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80006f4:	2000      	movs	r0, #0
 80006f6:	f7ff ffba 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x34);
 80006fa:	2034      	movs	r0, #52	; 0x34
 80006fc:	f7ff ffb7 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8000700:	2002      	movs	r0, #2
 8000702:	f7ff ffb4 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8000706:	20f7      	movs	r0, #247	; 0xf7
 8000708:	f7ff ffa3 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 800070c:	2020      	movs	r0, #32
 800070e:	f7ff ffae 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8000712:	20ea      	movs	r0, #234	; 0xea
 8000714:	f7ff ff9d 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000718:	2000      	movs	r0, #0
 800071a:	f7ff ffa8 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800071e:	2000      	movs	r0, #0
 8000720:	f7ff ffa5 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8000724:	20b1      	movs	r0, #177	; 0xb1
 8000726:	f7ff ff94 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800072a:	2000      	movs	r0, #0
 800072c:	f7ff ff9f 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8000730:	201b      	movs	r0, #27
 8000732:	f7ff ff9c 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8000736:	20b6      	movs	r0, #182	; 0xb6
 8000738:	f7ff ff8b 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800073c:	200a      	movs	r0, #10
 800073e:	f7ff ff96 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8000742:	20a2      	movs	r0, #162	; 0xa2
 8000744:	f7ff ff93 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8000748:	20c0      	movs	r0, #192	; 0xc0
 800074a:	f7ff ff82 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 800074e:	2010      	movs	r0, #16
 8000750:	f7ff ff8d 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8000754:	20c1      	movs	r0, #193	; 0xc1
 8000756:	f7ff ff7c 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 800075a:	2010      	movs	r0, #16
 800075c:	f7ff ff87 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8000760:	20c5      	movs	r0, #197	; 0xc5
 8000762:	f7ff ff76 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8000766:	2045      	movs	r0, #69	; 0x45
 8000768:	f7ff ff81 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x15);
 800076c:	2015      	movs	r0, #21
 800076e:	f7ff ff7e 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8000772:	20c7      	movs	r0, #199	; 0xc7
 8000774:	f7ff ff6d 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8000778:	2090      	movs	r0, #144	; 0x90
 800077a:	f7ff ff78 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 800077e:	2036      	movs	r0, #54	; 0x36
 8000780:	f7ff ff67 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8000784:	20c8      	movs	r0, #200	; 0xc8
 8000786:	f7ff ff72 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 800078a:	20f2      	movs	r0, #242	; 0xf2
 800078c:	f7ff ff61 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000790:	2000      	movs	r0, #0
 8000792:	f7ff ff6c 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8000796:	20b0      	movs	r0, #176	; 0xb0
 8000798:	f7ff ff5b 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 800079c:	20c2      	movs	r0, #194	; 0xc2
 800079e:	f7ff ff66 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80007a2:	20b6      	movs	r0, #182	; 0xb6
 80007a4:	f7ff ff55 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80007a8:	200a      	movs	r0, #10
 80007aa:	f7ff ff60 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 80007ae:	20a7      	movs	r0, #167	; 0xa7
 80007b0:	f7ff ff5d 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x27);
 80007b4:	2027      	movs	r0, #39	; 0x27
 80007b6:	f7ff ff5a 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80007ba:	2004      	movs	r0, #4
 80007bc:	f7ff ff57 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 80007c0:	202a      	movs	r0, #42	; 0x2a
 80007c2:	f7ff ff46 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80007c6:	2000      	movs	r0, #0
 80007c8:	f7ff ff51 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80007cc:	2000      	movs	r0, #0
 80007ce:	f7ff ff4e 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80007d2:	2000      	movs	r0, #0
 80007d4:	f7ff ff4b 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 80007d8:	20ef      	movs	r0, #239	; 0xef
 80007da:	f7ff ff48 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_PAGE_ADDR);
 80007de:	202b      	movs	r0, #43	; 0x2b
 80007e0:	f7ff ff37 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80007e4:	2000      	movs	r0, #0
 80007e6:	f7ff ff42 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80007ea:	2000      	movs	r0, #0
 80007ec:	f7ff ff3f 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x01);
 80007f0:	2001      	movs	r0, #1
 80007f2:	f7ff ff3c 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 80007f6:	203f      	movs	r0, #63	; 0x3f
 80007f8:	f7ff ff39 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 80007fc:	20f6      	movs	r0, #246	; 0xf6
 80007fe:	f7ff ff28 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8000802:	2001      	movs	r0, #1
 8000804:	f7ff ff33 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000808:	2000      	movs	r0, #0
 800080a:	f7ff ff30 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x06);
 800080e:	2006      	movs	r0, #6
 8000810:	f7ff ff2d 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_GRAM);
 8000814:	202c      	movs	r0, #44	; 0x2c
 8000816:	f7ff ff1c 	bl	8000652 <ili9341_WriteReg>
  LCD_Delay(200);
 800081a:	20c8      	movs	r0, #200	; 0xc8
 800081c:	f000 fad8 	bl	8000dd0 <LCD_Delay>
  ili9341_WriteReg(LCD_GAMMA);
 8000820:	2026      	movs	r0, #38	; 0x26
 8000822:	f7ff ff16 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8000826:	2001      	movs	r0, #1
 8000828:	f7ff ff21 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_PGAMMA);
 800082c:	20e0      	movs	r0, #224	; 0xe0
 800082e:	f7ff ff10 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8000832:	200f      	movs	r0, #15
 8000834:	f7ff ff1b 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8000838:	2029      	movs	r0, #41	; 0x29
 800083a:	f7ff ff18 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x24);
 800083e:	2024      	movs	r0, #36	; 0x24
 8000840:	f7ff ff15 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8000844:	200c      	movs	r0, #12
 8000846:	f7ff ff12 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 800084a:	200e      	movs	r0, #14
 800084c:	f7ff ff0f 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8000850:	2009      	movs	r0, #9
 8000852:	f7ff ff0c 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8000856:	204e      	movs	r0, #78	; 0x4e
 8000858:	f7ff ff09 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800085c:	2078      	movs	r0, #120	; 0x78
 800085e:	f7ff ff06 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8000862:	203c      	movs	r0, #60	; 0x3c
 8000864:	f7ff ff03 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8000868:	2009      	movs	r0, #9
 800086a:	f7ff ff00 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x13);
 800086e:	2013      	movs	r0, #19
 8000870:	f7ff fefd 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8000874:	2005      	movs	r0, #5
 8000876:	f7ff fefa 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x17);
 800087a:	2017      	movs	r0, #23
 800087c:	f7ff fef7 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8000880:	2011      	movs	r0, #17
 8000882:	f7ff fef4 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000886:	2000      	movs	r0, #0
 8000888:	f7ff fef1 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 800088c:	20e1      	movs	r0, #225	; 0xe1
 800088e:	f7ff fee0 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000892:	2000      	movs	r0, #0
 8000894:	f7ff feeb 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8000898:	2016      	movs	r0, #22
 800089a:	f7ff fee8 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800089e:	201b      	movs	r0, #27
 80008a0:	f7ff fee5 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x04);
 80008a4:	2004      	movs	r0, #4
 80008a6:	f7ff fee2 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80008aa:	2011      	movs	r0, #17
 80008ac:	f7ff fedf 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x07);
 80008b0:	2007      	movs	r0, #7
 80008b2:	f7ff fedc 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x31);
 80008b6:	2031      	movs	r0, #49	; 0x31
 80008b8:	f7ff fed9 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x33);
 80008bc:	2033      	movs	r0, #51	; 0x33
 80008be:	f7ff fed6 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x42);
 80008c2:	2042      	movs	r0, #66	; 0x42
 80008c4:	f7ff fed3 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80008c8:	2005      	movs	r0, #5
 80008ca:	f7ff fed0 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80008ce:	200c      	movs	r0, #12
 80008d0:	f7ff fecd 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 80008d4:	200a      	movs	r0, #10
 80008d6:	f7ff feca 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x28);
 80008da:	2028      	movs	r0, #40	; 0x28
 80008dc:	f7ff fec7 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 80008e0:	202f      	movs	r0, #47	; 0x2f
 80008e2:	f7ff fec4 	bl	800066e <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 80008e6:	200f      	movs	r0, #15
 80008e8:	f7ff fec1 	bl	800066e <ili9341_WriteData>
  ili9341_WriteReg(LCD_SLEEP_OUT);
 80008ec:	2011      	movs	r0, #17
 80008ee:	f7ff feb0 	bl	8000652 <ili9341_WriteReg>
  LCD_Delay(200);
 80008f2:	20c8      	movs	r0, #200	; 0xc8
 80008f4:	f000 fa6c 	bl	8000dd0 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80008f8:	2029      	movs	r0, #41	; 0x29
 80008fa:	f7ff feaa 	bl	8000652 <ili9341_WriteReg>
  ili9341_WriteReg(LCD_GRAM);
 80008fe:	202c      	movs	r0, #44	; 0x2c
 8000900:	f7ff fea7 	bl	8000652 <ili9341_WriteReg>
}
 8000904:	bd08      	pop	{r3, pc}

08000906 <ili9341_ReadData>:
{
 8000906:	b508      	push	{r3, lr}
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8000908:	f000 fa3a 	bl	8000d80 <LCD_IO_ReadData>
}
 800090c:	bd08      	pop	{r3, pc}

0800090e <ili9341_ReadID>:
{
 800090e:	b508      	push	{r3, lr}
  LCD_IO_Init();
 8000910:	f000 f99a 	bl	8000c48 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8000914:	2103      	movs	r1, #3
 8000916:	20d3      	movs	r0, #211	; 0xd3
 8000918:	f7ff fff5 	bl	8000906 <ili9341_ReadData>
}
 800091c:	b280      	uxth	r0, r0
 800091e:	bd08      	pop	{r3, pc}

08000920 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8000920:	b500      	push	{lr}
 8000922:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8000924:	2100      	movs	r1, #0
 8000926:	9101      	str	r1, [sp, #4]
 8000928:	4b12      	ldr	r3, [pc, #72]	; (8000974 <SPIx_MspInit+0x54>)
 800092a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800092c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000930:	645a      	str	r2, [r3, #68]	; 0x44
 8000932:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000934:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8000938:	9201      	str	r2, [sp, #4]
 800093a:	9a01      	ldr	r2, [sp, #4]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 800093c:	9102      	str	r1, [sp, #8]
 800093e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000940:	f042 0220 	orr.w	r2, r2, #32
 8000944:	631a      	str	r2, [r3, #48]	; 0x30
 8000946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000948:	f003 0320 	and.w	r3, r3, #32
 800094c:	9302      	str	r3, [sp, #8]
 800094e:	9b02      	ldr	r3, [sp, #8]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8000950:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000954:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8000956:	2302      	movs	r3, #2
 8000958:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800095a:	9305      	str	r3, [sp, #20]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800095c:	2301      	movs	r3, #1
 800095e:	9306      	str	r3, [sp, #24]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8000960:	2305      	movs	r3, #5
 8000962:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8000964:	a903      	add	r1, sp, #12
 8000966:	4804      	ldr	r0, [pc, #16]	; (8000978 <SPIx_MspInit+0x58>)
 8000968:	f002 f81c 	bl	80029a4 <HAL_GPIO_Init>
}
 800096c:	b009      	add	sp, #36	; 0x24
 800096e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000972:	bf00      	nop
 8000974:	40023800 	.word	0x40023800
 8000978:	40021400 	.word	0x40021400

0800097c <I2Cx_MspInit>:
  if (hi2c->Instance == DISCOVERY_I2Cx)
 800097c:	6802      	ldr	r2, [r0, #0]
 800097e:	4b2a      	ldr	r3, [pc, #168]	; (8000a28 <I2Cx_MspInit+0xac>)
 8000980:	429a      	cmp	r2, r3
 8000982:	d000      	beq.n	8000986 <I2Cx_MspInit+0xa>
 8000984:	4770      	bx	lr
{
 8000986:	b530      	push	{r4, r5, lr}
 8000988:	b089      	sub	sp, #36	; 0x24
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 800098a:	2500      	movs	r5, #0
 800098c:	9500      	str	r5, [sp, #0]
 800098e:	4c27      	ldr	r4, [pc, #156]	; (8000a2c <I2Cx_MspInit+0xb0>)
 8000990:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000992:	f043 0304 	orr.w	r3, r3, #4
 8000996:	6323      	str	r3, [r4, #48]	; 0x30
 8000998:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800099a:	f003 0304 	and.w	r3, r3, #4
 800099e:	9300      	str	r3, [sp, #0]
 80009a0:	9b00      	ldr	r3, [sp, #0]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 80009a2:	9501      	str	r5, [sp, #4]
 80009a4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80009a6:	f043 0301 	orr.w	r3, r3, #1
 80009aa:	6323      	str	r3, [r4, #48]	; 0x30
 80009ac:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80009ae:	f003 0301 	and.w	r3, r3, #1
 80009b2:	9301      	str	r3, [sp, #4]
 80009b4:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 80009b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80009bc:	2312      	movs	r3, #18
 80009be:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80009c0:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 80009c2:	2302      	movs	r3, #2
 80009c4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80009c6:	2304      	movs	r3, #4
 80009c8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80009ca:	a903      	add	r1, sp, #12
 80009cc:	4818      	ldr	r0, [pc, #96]	; (8000a30 <I2Cx_MspInit+0xb4>)
 80009ce:	f001 ffe9 	bl	80029a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 80009d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009d6:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 80009d8:	a903      	add	r1, sp, #12
 80009da:	4816      	ldr	r0, [pc, #88]	; (8000a34 <I2Cx_MspInit+0xb8>)
 80009dc:	f001 ffe2 	bl	80029a4 <HAL_GPIO_Init>
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 80009e0:	9502      	str	r5, [sp, #8]
 80009e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80009e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80009e8:	6423      	str	r3, [r4, #64]	; 0x40
 80009ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80009ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80009f0:	9302      	str	r3, [sp, #8]
 80009f2:	9b02      	ldr	r3, [sp, #8]
    DISCOVERY_I2Cx_FORCE_RESET();
 80009f4:	6a23      	ldr	r3, [r4, #32]
 80009f6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80009fa:	6223      	str	r3, [r4, #32]
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 80009fc:	6a23      	ldr	r3, [r4, #32]
 80009fe:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8000a02:	6223      	str	r3, [r4, #32]
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8000a04:	462a      	mov	r2, r5
 8000a06:	210f      	movs	r1, #15
 8000a08:	2048      	movs	r0, #72	; 0x48
 8000a0a:	f001 fd49 	bl	80024a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8000a0e:	2048      	movs	r0, #72	; 0x48
 8000a10:	f001 fd7a 	bl	8002508 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8000a14:	462a      	mov	r2, r5
 8000a16:	210f      	movs	r1, #15
 8000a18:	2049      	movs	r0, #73	; 0x49
 8000a1a:	f001 fd41 	bl	80024a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8000a1e:	2049      	movs	r0, #73	; 0x49
 8000a20:	f001 fd72 	bl	8002508 <HAL_NVIC_EnableIRQ>
}
 8000a24:	b009      	add	sp, #36	; 0x24
 8000a26:	bd30      	pop	{r4, r5, pc}
 8000a28:	40005c00 	.word	0x40005c00
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40020000 	.word	0x40020000
 8000a34:	40020800 	.word	0x40020800

08000a38 <I2Cx_ITConfig>:
{
 8000a38:	b510      	push	{r4, lr}
 8000a3a:	b086      	sub	sp, #24
  STMPE811_INT_CLK_ENABLE();
 8000a3c:	2400      	movs	r4, #0
 8000a3e:	9400      	str	r4, [sp, #0]
 8000a40:	4b10      	ldr	r3, [pc, #64]	; (8000a84 <I2Cx_ITConfig+0x4c>)
 8000a42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a44:	f042 0201 	orr.w	r2, r2, #1
 8000a48:	631a      	str	r2, [r3, #48]	; 0x30
 8000a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	9300      	str	r3, [sp, #0]
 8000a52:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 8000a54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a58:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8000a5e:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8000a60:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000a64:	9302      	str	r3, [sp, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 8000a66:	a901      	add	r1, sp, #4
 8000a68:	4807      	ldr	r0, [pc, #28]	; (8000a88 <I2Cx_ITConfig+0x50>)
 8000a6a:	f001 ff9b 	bl	80029a4 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 8000a6e:	4622      	mov	r2, r4
 8000a70:	210f      	movs	r1, #15
 8000a72:	2028      	movs	r0, #40	; 0x28
 8000a74:	f001 fd14 	bl	80024a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8000a78:	2028      	movs	r0, #40	; 0x28
 8000a7a:	f001 fd45 	bl	8002508 <HAL_NVIC_EnableIRQ>
}
 8000a7e:	b006      	add	sp, #24
 8000a80:	bd10      	pop	{r4, pc}
 8000a82:	bf00      	nop
 8000a84:	40023800 	.word	0x40023800
 8000a88:	40020000 	.word	0x40020000

08000a8c <SPIx_Init>:
{
 8000a8c:	b510      	push	{r4, lr}
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8000a8e:	4810      	ldr	r0, [pc, #64]	; (8000ad0 <SPIx_Init+0x44>)
 8000a90:	f004 fe84 	bl	800579c <HAL_SPI_GetState>
 8000a94:	b100      	cbz	r0, 8000a98 <SPIx_Init+0xc>
}
 8000a96:	bd10      	pop	{r4, pc}
    SpiHandle.Instance = DISCOVERY_SPIx;
 8000a98:	4c0d      	ldr	r4, [pc, #52]	; (8000ad0 <SPIx_Init+0x44>)
 8000a9a:	4b0e      	ldr	r3, [pc, #56]	; (8000ad4 <SPIx_Init+0x48>)
 8000a9c:	6023      	str	r3, [r4, #0]
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000a9e:	2318      	movs	r3, #24
 8000aa0:	61e3      	str	r3, [r4, #28]
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	60a3      	str	r3, [r4, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8000aa6:	6163      	str	r3, [r4, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8000aa8:	6123      	str	r3, [r4, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8000aaa:	62a3      	str	r3, [r4, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8000aac:	2207      	movs	r2, #7
 8000aae:	62e2      	str	r2, [r4, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8000ab0:	60e3      	str	r3, [r4, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8000ab2:	6223      	str	r3, [r4, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8000ab4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ab8:	61a2      	str	r2, [r4, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8000aba:	6263      	str	r3, [r4, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8000abc:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000ac0:	6063      	str	r3, [r4, #4]
    SPIx_MspInit(&SpiHandle);
 8000ac2:	4620      	mov	r0, r4
 8000ac4:	f7ff ff2c 	bl	8000920 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8000ac8:	4620      	mov	r0, r4
 8000aca:	f004 fb45 	bl	8005158 <HAL_SPI_Init>
}
 8000ace:	e7e2      	b.n	8000a96 <SPIx_Init+0xa>
 8000ad0:	2000010c 	.word	0x2000010c
 8000ad4:	40015000 	.word	0x40015000

08000ad8 <SPIx_Error>:
{
 8000ad8:	b508      	push	{r3, lr}
  HAL_SPI_DeInit(&SpiHandle);
 8000ada:	4803      	ldr	r0, [pc, #12]	; (8000ae8 <SPIx_Error+0x10>)
 8000adc:	f004 fb9b 	bl	8005216 <HAL_SPI_DeInit>
  SPIx_Init();
 8000ae0:	f7ff ffd4 	bl	8000a8c <SPIx_Init>
}
 8000ae4:	bd08      	pop	{r3, pc}
 8000ae6:	bf00      	nop
 8000ae8:	2000010c 	.word	0x2000010c

08000aec <SPIx_Write>:
{
 8000aec:	b500      	push	{lr}
 8000aee:	b083      	sub	sp, #12
 8000af0:	f8ad 0006 	strh.w	r0, [sp, #6]
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8000af4:	4b07      	ldr	r3, [pc, #28]	; (8000b14 <SPIx_Write+0x28>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2201      	movs	r2, #1
 8000afa:	f10d 0106 	add.w	r1, sp, #6
 8000afe:	4806      	ldr	r0, [pc, #24]	; (8000b18 <SPIx_Write+0x2c>)
 8000b00:	f004 fb9f 	bl	8005242 <HAL_SPI_Transmit>
  if(status != HAL_OK)
 8000b04:	b910      	cbnz	r0, 8000b0c <SPIx_Write+0x20>
}
 8000b06:	b003      	add	sp, #12
 8000b08:	f85d fb04 	ldr.w	pc, [sp], #4
    SPIx_Error();
 8000b0c:	f7ff ffe4 	bl	8000ad8 <SPIx_Error>
}
 8000b10:	e7f9      	b.n	8000b06 <SPIx_Write+0x1a>
 8000b12:	bf00      	nop
 8000b14:	2000004c 	.word	0x2000004c
 8000b18:	2000010c 	.word	0x2000010c

08000b1c <SPIx_Read>:
{
 8000b1c:	b500      	push	{lr}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	4602      	mov	r2, r0
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8000b22:	4b07      	ldr	r3, [pc, #28]	; (8000b40 <SPIx_Read+0x24>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	a901      	add	r1, sp, #4
 8000b28:	4806      	ldr	r0, [pc, #24]	; (8000b44 <SPIx_Read+0x28>)
 8000b2a:	f004 fd7d 	bl	8005628 <HAL_SPI_Receive>
  if(status != HAL_OK)
 8000b2e:	b918      	cbnz	r0, 8000b38 <SPIx_Read+0x1c>
}
 8000b30:	9801      	ldr	r0, [sp, #4]
 8000b32:	b003      	add	sp, #12
 8000b34:	f85d fb04 	ldr.w	pc, [sp], #4
    SPIx_Error();
 8000b38:	f7ff ffce 	bl	8000ad8 <SPIx_Error>
 8000b3c:	e7f8      	b.n	8000b30 <SPIx_Read+0x14>
 8000b3e:	bf00      	nop
 8000b40:	2000004c 	.word	0x2000004c
 8000b44:	2000010c 	.word	0x2000010c

08000b48 <I2Cx_Init>:
{
 8000b48:	b510      	push	{r4, lr}
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8000b4a:	480d      	ldr	r0, [pc, #52]	; (8000b80 <I2Cx_Init+0x38>)
 8000b4c:	f003 faec 	bl	8004128 <HAL_I2C_GetState>
 8000b50:	b100      	cbz	r0, 8000b54 <I2Cx_Init+0xc>
}
 8000b52:	bd10      	pop	{r4, pc}
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8000b54:	4c0a      	ldr	r4, [pc, #40]	; (8000b80 <I2Cx_Init+0x38>)
 8000b56:	4b0b      	ldr	r3, [pc, #44]	; (8000b84 <I2Cx_Init+0x3c>)
 8000b58:	6023      	str	r3, [r4, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <I2Cx_Init+0x40>)
 8000b5c:	6063      	str	r3, [r4, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60a3      	str	r3, [r4, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8000b62:	60e3      	str	r3, [r4, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000b64:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b68:	6122      	str	r2, [r4, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8000b6a:	6163      	str	r3, [r4, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 8000b6c:	61a3      	str	r3, [r4, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 8000b6e:	61e3      	str	r3, [r4, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 8000b70:	6223      	str	r3, [r4, #32]
    I2Cx_MspInit(&I2cHandle);
 8000b72:	4620      	mov	r0, r4
 8000b74:	f7ff ff02 	bl	800097c <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8000b78:	4620      	mov	r0, r4
 8000b7a:	f002 ffb9 	bl	8003af0 <HAL_I2C_Init>
}
 8000b7e:	e7e8      	b.n	8000b52 <I2Cx_Init+0xa>
 8000b80:	2000859c 	.word	0x2000859c
 8000b84:	40005c00 	.word	0x40005c00
 8000b88:	000186a0 	.word	0x000186a0

08000b8c <I2Cx_Error>:
{
 8000b8c:	b508      	push	{r3, lr}
  HAL_I2C_DeInit(&I2cHandle);
 8000b8e:	4803      	ldr	r0, [pc, #12]	; (8000b9c <I2Cx_Error+0x10>)
 8000b90:	f003 f88c 	bl	8003cac <HAL_I2C_DeInit>
  I2Cx_Init();
 8000b94:	f7ff ffd8 	bl	8000b48 <I2Cx_Init>
}
 8000b98:	bd08      	pop	{r3, pc}
 8000b9a:	bf00      	nop
 8000b9c:	2000859c 	.word	0x2000859c

08000ba0 <I2Cx_WriteData>:
  {
 8000ba0:	b500      	push	{lr}
 8000ba2:	b087      	sub	sp, #28
 8000ba4:	f88d 2017 	strb.w	r2, [sp, #23]
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8000ba8:	4b09      	ldr	r3, [pc, #36]	; (8000bd0 <I2Cx_WriteData+0x30>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	9302      	str	r3, [sp, #8]
 8000bae:	2301      	movs	r3, #1
 8000bb0:	9301      	str	r3, [sp, #4]
 8000bb2:	f10d 0217 	add.w	r2, sp, #23
 8000bb6:	9200      	str	r2, [sp, #0]
 8000bb8:	460a      	mov	r2, r1
 8000bba:	4601      	mov	r1, r0
 8000bbc:	4805      	ldr	r0, [pc, #20]	; (8000bd4 <I2Cx_WriteData+0x34>)
 8000bbe:	f003 f88f 	bl	8003ce0 <HAL_I2C_Mem_Write>
  if(status != HAL_OK)
 8000bc2:	b910      	cbnz	r0, 8000bca <I2Cx_WriteData+0x2a>
}
 8000bc4:	b007      	add	sp, #28
 8000bc6:	f85d fb04 	ldr.w	pc, [sp], #4
    I2Cx_Error();
 8000bca:	f7ff ffdf 	bl	8000b8c <I2Cx_Error>
}
 8000bce:	e7f9      	b.n	8000bc4 <I2Cx_WriteData+0x24>
 8000bd0:	20000048 	.word	0x20000048
 8000bd4:	2000859c 	.word	0x2000859c

08000bd8 <I2Cx_ReadData>:
{
 8000bd8:	b500      	push	{lr}
 8000bda:	b087      	sub	sp, #28
 8000bdc:	460a      	mov	r2, r1
  uint8_t value = 0;
 8000bde:	2300      	movs	r3, #0
 8000be0:	f88d 3017 	strb.w	r3, [sp, #23]
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000be4:	4b0a      	ldr	r3, [pc, #40]	; (8000c10 <I2Cx_ReadData+0x38>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	9302      	str	r3, [sp, #8]
 8000bea:	2301      	movs	r3, #1
 8000bec:	9301      	str	r3, [sp, #4]
 8000bee:	f10d 0117 	add.w	r1, sp, #23
 8000bf2:	9100      	str	r1, [sp, #0]
 8000bf4:	4601      	mov	r1, r0
 8000bf6:	4807      	ldr	r0, [pc, #28]	; (8000c14 <I2Cx_ReadData+0x3c>)
 8000bf8:	f003 f924 	bl	8003e44 <HAL_I2C_Mem_Read>
  if(status != HAL_OK)
 8000bfc:	b920      	cbnz	r0, 8000c08 <I2Cx_ReadData+0x30>
}
 8000bfe:	f89d 0017 	ldrb.w	r0, [sp, #23]
 8000c02:	b007      	add	sp, #28
 8000c04:	f85d fb04 	ldr.w	pc, [sp], #4
    I2Cx_Error();
 8000c08:	f7ff ffc0 	bl	8000b8c <I2Cx_Error>
 8000c0c:	e7f7      	b.n	8000bfe <I2Cx_ReadData+0x26>
 8000c0e:	bf00      	nop
 8000c10:	20000048 	.word	0x20000048
 8000c14:	2000859c 	.word	0x2000859c

08000c18 <I2Cx_ReadBuffer>:
{
 8000c18:	b510      	push	{r4, lr}
 8000c1a:	b084      	sub	sp, #16
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 8000c1c:	4c08      	ldr	r4, [pc, #32]	; (8000c40 <I2Cx_ReadBuffer+0x28>)
 8000c1e:	6824      	ldr	r4, [r4, #0]
 8000c20:	9402      	str	r4, [sp, #8]
 8000c22:	9301      	str	r3, [sp, #4]
 8000c24:	9200      	str	r2, [sp, #0]
 8000c26:	2301      	movs	r3, #1
 8000c28:	460a      	mov	r2, r1
 8000c2a:	4601      	mov	r1, r0
 8000c2c:	4805      	ldr	r0, [pc, #20]	; (8000c44 <I2Cx_ReadBuffer+0x2c>)
 8000c2e:	f003 f909 	bl	8003e44 <HAL_I2C_Mem_Read>
  if(status == HAL_OK)
 8000c32:	b908      	cbnz	r0, 8000c38 <I2Cx_ReadBuffer+0x20>
}
 8000c34:	b004      	add	sp, #16
 8000c36:	bd10      	pop	{r4, pc}
    I2Cx_Error();
 8000c38:	f7ff ffa8 	bl	8000b8c <I2Cx_Error>
    return 1;
 8000c3c:	2001      	movs	r0, #1
 8000c3e:	e7f9      	b.n	8000c34 <I2Cx_ReadBuffer+0x1c>
 8000c40:	20000048 	.word	0x20000048
 8000c44:	2000859c 	.word	0x2000859c

08000c48 <LCD_IO_Init>:
  */
void LCD_IO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8000c48:	4b2e      	ldr	r3, [pc, #184]	; (8000d04 <LCD_IO_Init+0xbc>)
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	b103      	cbz	r3, 8000c50 <LCD_IO_Init+0x8>
 8000c4e:	4770      	bx	lr
{
 8000c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c54:	b088      	sub	sp, #32
  {
    Is_LCD_IO_Initialized = 1; 
 8000c56:	2601      	movs	r6, #1
 8000c58:	4b2a      	ldr	r3, [pc, #168]	; (8000d04 <LCD_IO_Init+0xbc>)
 8000c5a:	701e      	strb	r6, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8000c5c:	2500      	movs	r5, #0
 8000c5e:	9500      	str	r5, [sp, #0]
 8000c60:	4c29      	ldr	r4, [pc, #164]	; (8000d08 <LCD_IO_Init+0xc0>)
 8000c62:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c64:	f043 0308 	orr.w	r3, r3, #8
 8000c68:	6323      	str	r3, [r4, #48]	; 0x30
 8000c6a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c6c:	f003 0308 	and.w	r3, r3, #8
 8000c70:	9300      	str	r3, [sp, #0]
 8000c72:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8000c74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c78:	9303      	str	r3, [sp, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8000c7a:	9604      	str	r6, [sp, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8000c7c:	9505      	str	r5, [sp, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000c7e:	f04f 0802 	mov.w	r8, #2
 8000c82:	f8cd 8018 	str.w	r8, [sp, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8000c86:	4f21      	ldr	r7, [pc, #132]	; (8000d0c <LCD_IO_Init+0xc4>)
 8000c88:	a903      	add	r1, sp, #12
 8000c8a:	4638      	mov	r0, r7
 8000c8c:	f001 fe8a 	bl	80029a4 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8000c90:	9501      	str	r5, [sp, #4]
 8000c92:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c94:	f043 0308 	orr.w	r3, r3, #8
 8000c98:	6323      	str	r3, [r4, #48]	; 0x30
 8000c9a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c9c:	f003 0308 	and.w	r3, r3, #8
 8000ca0:	9301      	str	r3, [sp, #4]
 8000ca2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8000ca4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ca8:	9303      	str	r3, [sp, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8000caa:	9604      	str	r6, [sp, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8000cac:	9505      	str	r5, [sp, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000cae:	f8cd 8018 	str.w	r8, [sp, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8000cb2:	a903      	add	r1, sp, #12
 8000cb4:	4638      	mov	r0, r7
 8000cb6:	f001 fe75 	bl	80029a4 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8000cba:	9502      	str	r5, [sp, #8]
 8000cbc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000cbe:	f043 0304 	orr.w	r3, r3, #4
 8000cc2:	6323      	str	r3, [r4, #48]	; 0x30
 8000cc4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000cc6:	f003 0304 	and.w	r3, r3, #4
 8000cca:	9302      	str	r3, [sp, #8]
 8000ccc:	9b02      	ldr	r3, [sp, #8]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8000cce:	2704      	movs	r7, #4
 8000cd0:	9703      	str	r7, [sp, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8000cd2:	9604      	str	r6, [sp, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8000cd4:	9505      	str	r5, [sp, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8000cd6:	f8cd 8018 	str.w	r8, [sp, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8000cda:	f5a4 5440 	sub.w	r4, r4, #12288	; 0x3000
 8000cde:	a903      	add	r1, sp, #12
 8000ce0:	4620      	mov	r0, r4
 8000ce2:	f001 fe5f 	bl	80029a4 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8000ce6:	462a      	mov	r2, r5
 8000ce8:	4639      	mov	r1, r7
 8000cea:	4620      	mov	r0, r4
 8000cec:	f001 fff8 	bl	8002ce0 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8000cf0:	4632      	mov	r2, r6
 8000cf2:	4639      	mov	r1, r7
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f001 fff3 	bl	8002ce0 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8000cfa:	f7ff fec7 	bl	8000a8c <SPIx_Init>
  }
}
 8000cfe:	b008      	add	sp, #32
 8000d00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000d04:	20000108 	.word	0x20000108
 8000d08:	40023800 	.word	0x40023800
 8000d0c:	40020c00 	.word	0x40020c00

08000d10 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8000d10:	b538      	push	{r3, r4, r5, lr}
 8000d12:	4604      	mov	r4, r0
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8000d14:	2201      	movs	r2, #1
 8000d16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d1a:	4809      	ldr	r0, [pc, #36]	; (8000d40 <LCD_IO_WriteData+0x30>)
 8000d1c:	f001 ffe0 	bl	8002ce0 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8000d20:	4d08      	ldr	r5, [pc, #32]	; (8000d44 <LCD_IO_WriteData+0x34>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	2104      	movs	r1, #4
 8000d26:	4628      	mov	r0, r5
 8000d28:	f001 ffda 	bl	8002ce0 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8000d2c:	4620      	mov	r0, r4
 8000d2e:	f7ff fedd 	bl	8000aec <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8000d32:	2201      	movs	r2, #1
 8000d34:	2104      	movs	r1, #4
 8000d36:	4628      	mov	r0, r5
 8000d38:	f001 ffd2 	bl	8002ce0 <HAL_GPIO_WritePin>
}
 8000d3c:	bd38      	pop	{r3, r4, r5, pc}
 8000d3e:	bf00      	nop
 8000d40:	40020c00 	.word	0x40020c00
 8000d44:	40020800 	.word	0x40020800

08000d48 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8000d48:	b538      	push	{r3, r4, r5, lr}
 8000d4a:	4604      	mov	r4, r0
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d52:	4809      	ldr	r0, [pc, #36]	; (8000d78 <LCD_IO_WriteReg+0x30>)
 8000d54:	f001 ffc4 	bl	8002ce0 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8000d58:	4d08      	ldr	r5, [pc, #32]	; (8000d7c <LCD_IO_WriteReg+0x34>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2104      	movs	r1, #4
 8000d5e:	4628      	mov	r0, r5
 8000d60:	f001 ffbe 	bl	8002ce0 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8000d64:	4620      	mov	r0, r4
 8000d66:	f7ff fec1 	bl	8000aec <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	2104      	movs	r1, #4
 8000d6e:	4628      	mov	r0, r5
 8000d70:	f001 ffb6 	bl	8002ce0 <HAL_GPIO_WritePin>
}
 8000d74:	bd38      	pop	{r3, r4, r5, pc}
 8000d76:	bf00      	nop
 8000d78:	40020c00 	.word	0x40020c00
 8000d7c:	40020800 	.word	0x40020800

08000d80 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8000d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d82:	4605      	mov	r5, r0
 8000d84:	460c      	mov	r4, r1
  uint32_t readvalue = 0;

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8000d86:	4e10      	ldr	r6, [pc, #64]	; (8000dc8 <LCD_IO_ReadData+0x48>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2104      	movs	r1, #4
 8000d8c:	4630      	mov	r0, r6
 8000d8e:	f001 ffa7 	bl	8002ce0 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8000d92:	4f0e      	ldr	r7, [pc, #56]	; (8000dcc <LCD_IO_ReadData+0x4c>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d9a:	4638      	mov	r0, r7
 8000d9c:	f001 ffa0 	bl	8002ce0 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8000da0:	4628      	mov	r0, r5
 8000da2:	f7ff fea3 	bl	8000aec <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8000da6:	4620      	mov	r0, r4
 8000da8:	f7ff feb8 	bl	8000b1c <SPIx_Read>
 8000dac:	4604      	mov	r4, r0

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8000dae:	2201      	movs	r2, #1
 8000db0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000db4:	4638      	mov	r0, r7
 8000db6:	f001 ff93 	bl	8002ce0 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8000dba:	2201      	movs	r2, #1
 8000dbc:	2104      	movs	r1, #4
 8000dbe:	4630      	mov	r0, r6
 8000dc0:	f001 ff8e 	bl	8002ce0 <HAL_GPIO_WritePin>
  
  return readvalue;
}
 8000dc4:	4620      	mov	r0, r4
 8000dc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000dc8:	40020800 	.word	0x40020800
 8000dcc:	40020c00 	.word	0x40020c00

08000dd0 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8000dd0:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 8000dd2:	f001 fb3f 	bl	8002454 <HAL_Delay>
}
 8000dd6:	bd08      	pop	{r3, pc}

08000dd8 <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 8000dd8:	b508      	push	{r3, lr}
  I2Cx_Init();
 8000dda:	f7ff feb5 	bl	8000b48 <I2Cx_Init>
}
 8000dde:	bd08      	pop	{r3, pc}

08000de0 <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 8000de0:	b508      	push	{r3, lr}
  I2Cx_ITConfig();
 8000de2:	f7ff fe29 	bl	8000a38 <I2Cx_ITConfig>
}
 8000de6:	bd08      	pop	{r3, pc}

08000de8 <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000de8:	b508      	push	{r3, lr}
  I2Cx_WriteData(Addr, Reg, Value);
 8000dea:	f7ff fed9 	bl	8000ba0 <I2Cx_WriteData>
}
 8000dee:	bd08      	pop	{r3, pc}

08000df0 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 8000df0:	b508      	push	{r3, lr}
  return I2Cx_ReadData(Addr, Reg);
 8000df2:	f7ff fef1 	bl	8000bd8 <I2Cx_ReadData>
}
 8000df6:	bd08      	pop	{r3, pc}

08000df8 <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8000df8:	b508      	push	{r3, lr}
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 8000dfa:	f7ff ff0d 	bl	8000c18 <I2Cx_ReadBuffer>
}
 8000dfe:	b280      	uxth	r0, r0
 8000e00:	bd08      	pop	{r3, pc}

08000e02 <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8000e02:	b508      	push	{r3, lr}
  HAL_Delay(Delay);
 8000e04:	f001 fb26 	bl	8002454 <HAL_Delay>
}
 8000e08:	bd08      	pop	{r3, pc}
	...

08000e0c <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8000e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	4604      	mov	r4, r0
 8000e12:	460d      	mov	r5, r1
 8000e14:	4616      	mov	r6, r2
 8000e16:	461f      	mov	r7, r3
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8000e18:	4811      	ldr	r0, [pc, #68]	; (8000e60 <FillBuffer+0x54>)
 8000e1a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000e1e:	6043      	str	r3, [r0, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8000e20:	2300      	movs	r3, #0
 8000e22:	6083      	str	r3, [r0, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8000e24:	9b08      	ldr	r3, [sp, #32]
 8000e26:	60c3      	str	r3, [r0, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8000e28:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <FillBuffer+0x58>)
 8000e2a:	6003      	str	r3, [r0, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8000e2c:	f001 fbcf 	bl	80025ce <HAL_DMA2D_Init>
 8000e30:	b108      	cbz	r0, 8000e36 <FillBuffer+0x2a>
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
      }
    }
  } 
}
 8000e32:	b003      	add	sp, #12
 8000e34:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8000e36:	4621      	mov	r1, r4
 8000e38:	4809      	ldr	r0, [pc, #36]	; (8000e60 <FillBuffer+0x54>)
 8000e3a:	f001 fd51 	bl	80028e0 <HAL_DMA2D_ConfigLayer>
 8000e3e:	2800      	cmp	r0, #0
 8000e40:	d1f7      	bne.n	8000e32 <FillBuffer+0x26>
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8000e42:	9700      	str	r7, [sp, #0]
 8000e44:	4633      	mov	r3, r6
 8000e46:	462a      	mov	r2, r5
 8000e48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8000e4a:	4805      	ldr	r0, [pc, #20]	; (8000e60 <FillBuffer+0x54>)
 8000e4c:	f001 fbec 	bl	8002628 <HAL_DMA2D_Start>
 8000e50:	2800      	cmp	r0, #0
 8000e52:	d1ee      	bne.n	8000e32 <FillBuffer+0x26>
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8000e54:	210a      	movs	r1, #10
 8000e56:	4802      	ldr	r0, [pc, #8]	; (8000e60 <FillBuffer+0x54>)
 8000e58:	f001 fc02 	bl	8002660 <HAL_DMA2D_PollForTransfer>
}
 8000e5c:	e7e9      	b.n	8000e32 <FillBuffer+0x26>
 8000e5e:	bf00      	nop
 8000e60:	20000168 	.word	0x20000168
 8000e64:	4002b000 	.word	0x4002b000

08000e68 <BSP_LCD_GetXSize>:
{
 8000e68:	b508      	push	{r3, lr}
  return LcdDrv->GetLcdPixelWidth();
 8000e6a:	4b02      	ldr	r3, [pc, #8]	; (8000e74 <BSP_LCD_GetXSize+0xc>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e70:	4798      	blx	r3
}
 8000e72:	bd08      	pop	{r3, pc}
 8000e74:	200085f0 	.word	0x200085f0

08000e78 <BSP_LCD_GetYSize>:
{
 8000e78:	b508      	push	{r3, lr}
  return LcdDrv->GetLcdPixelHeight();
 8000e7a:	4b02      	ldr	r3, [pc, #8]	; (8000e84 <BSP_LCD_GetYSize+0xc>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e80:	4798      	blx	r3
}
 8000e82:	bd08      	pop	{r3, pc}
 8000e84:	200085f0 	.word	0x200085f0

08000e88 <BSP_LCD_LayerDefaultInit>:
{     
 8000e88:	b570      	push	{r4, r5, r6, lr}
 8000e8a:	b08e      	sub	sp, #56	; 0x38
 8000e8c:	4604      	mov	r4, r0
 8000e8e:	460e      	mov	r6, r1
  Layercfg.WindowX0 = 0;
 8000e90:	2500      	movs	r5, #0
 8000e92:	9501      	str	r5, [sp, #4]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8000e94:	f7ff ffe8 	bl	8000e68 <BSP_LCD_GetXSize>
 8000e98:	9002      	str	r0, [sp, #8]
  Layercfg.WindowY0 = 0;
 8000e9a:	9503      	str	r5, [sp, #12]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8000e9c:	f7ff ffec 	bl	8000e78 <BSP_LCD_GetYSize>
 8000ea0:	9004      	str	r0, [sp, #16]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000ea2:	9505      	str	r5, [sp, #20]
  Layercfg.FBStartAdress = FB_Address;
 8000ea4:	960a      	str	r6, [sp, #40]	; 0x28
  Layercfg.Alpha = 255;
 8000ea6:	23ff      	movs	r3, #255	; 0xff
 8000ea8:	9306      	str	r3, [sp, #24]
  Layercfg.Alpha0 = 0;
 8000eaa:	9507      	str	r5, [sp, #28]
  Layercfg.Backcolor.Blue = 0;
 8000eac:	f88d 5034 	strb.w	r5, [sp, #52]	; 0x34
  Layercfg.Backcolor.Green = 0;
 8000eb0:	f88d 5035 	strb.w	r5, [sp, #53]	; 0x35
  Layercfg.Backcolor.Red = 0;
 8000eb4:	f88d 5036 	strb.w	r5, [sp, #54]	; 0x36
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000eb8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000ebc:	9308      	str	r3, [sp, #32]
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000ebe:	2307      	movs	r3, #7
 8000ec0:	9309      	str	r3, [sp, #36]	; 0x24
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8000ec2:	f7ff ffd1 	bl	8000e68 <BSP_LCD_GetXSize>
 8000ec6:	900b      	str	r0, [sp, #44]	; 0x2c
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8000ec8:	f7ff ffd6 	bl	8000e78 <BSP_LCD_GetYSize>
 8000ecc:	900c      	str	r0, [sp, #48]	; 0x30
  HAL_LTDC_ConfigLayer(&hltdc, &Layercfg, LayerIndex);
 8000ece:	4d0d      	ldr	r5, [pc, #52]	; (8000f04 <BSP_LCD_LayerDefaultInit+0x7c>)
 8000ed0:	4622      	mov	r2, r4
 8000ed2:	a901      	add	r1, sp, #4
 8000ed4:	4628      	mov	r0, r5
 8000ed6:	f003 fb2d 	bl	8004534 <HAL_LTDC_ConfigLayer>
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8000eda:	4a0b      	ldr	r2, [pc, #44]	; (8000f08 <BSP_LCD_LayerDefaultInit+0x80>)
 8000edc:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8000ee0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ee8:	6059      	str	r1, [r3, #4]
  DrawProp[LayerIndex].pFont     = &Font24;
 8000eea:	4908      	ldr	r1, [pc, #32]	; (8000f0c <BSP_LCD_LayerDefaultInit+0x84>)
 8000eec:	6099      	str	r1, [r3, #8]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8000eee:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000ef2:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 8000ef6:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
  HAL_LTDC_EnableDither(&hltdc);
 8000efa:	4628      	mov	r0, r5
 8000efc:	f003 fb48 	bl	8004590 <HAL_LTDC_EnableDither>
}
 8000f00:	b00e      	add	sp, #56	; 0x38
 8000f02:	bd70      	pop	{r4, r5, r6, pc}
 8000f04:	200086ac 	.word	0x200086ac
 8000f08:	200001a8 	.word	0x200001a8
 8000f0c:	20000008 	.word	0x20000008

08000f10 <BSP_LCD_SelectLayer>:
  ActiveLayer = LayerIndex;
 8000f10:	4b01      	ldr	r3, [pc, #4]	; (8000f18 <BSP_LCD_SelectLayer+0x8>)
 8000f12:	6018      	str	r0, [r3, #0]
}
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	20000164 	.word	0x20000164

08000f1c <BSP_LCD_SetTextColor>:
  DrawProp[ActiveLayer].TextColor = Color;
 8000f1c:	4b03      	ldr	r3, [pc, #12]	; (8000f2c <BSP_LCD_SetTextColor+0x10>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000f24:	4a02      	ldr	r2, [pc, #8]	; (8000f30 <BSP_LCD_SetTextColor+0x14>)
 8000f26:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
 8000f2a:	4770      	bx	lr
 8000f2c:	20000164 	.word	0x20000164
 8000f30:	200001a8 	.word	0x200001a8

08000f34 <BSP_LCD_SetBackColor>:
  DrawProp[ActiveLayer].BackColor = Color;
 8000f34:	4b04      	ldr	r3, [pc, #16]	; (8000f48 <BSP_LCD_SetBackColor+0x14>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000f3c:	4a03      	ldr	r2, [pc, #12]	; (8000f4c <BSP_LCD_SetBackColor+0x18>)
 8000f3e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000f42:	6058      	str	r0, [r3, #4]
}
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	20000164 	.word	0x20000164
 8000f4c:	200001a8 	.word	0x200001a8

08000f50 <BSP_LCD_SetFont>:
  DrawProp[ActiveLayer].pFont = pFonts;
 8000f50:	4b04      	ldr	r3, [pc, #16]	; (8000f64 <BSP_LCD_SetFont+0x14>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000f58:	4a03      	ldr	r2, [pc, #12]	; (8000f68 <BSP_LCD_SetFont+0x18>)
 8000f5a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000f5e:	6098      	str	r0, [r3, #8]
}
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000164 	.word	0x20000164
 8000f68:	200001a8 	.word	0x200001a8

08000f6c <BSP_LCD_Clear>:
{ 
 8000f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	4605      	mov	r5, r0
  FillBuffer(ActiveLayer, (uint32_t *)(hltdc.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8000f72:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <BSP_LCD_Clear+0x34>)
 8000f74:	681e      	ldr	r6, [r3, #0]
 8000f76:	4a0b      	ldr	r2, [pc, #44]	; (8000fa4 <BSP_LCD_Clear+0x38>)
 8000f78:	2334      	movs	r3, #52	; 0x34
 8000f7a:	fb03 2306 	mla	r3, r3, r6, r2
 8000f7e:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
 8000f80:	f7ff ff72 	bl	8000e68 <BSP_LCD_GetXSize>
 8000f84:	4604      	mov	r4, r0
 8000f86:	f7ff ff77 	bl	8000e78 <BSP_LCD_GetYSize>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	9501      	str	r5, [sp, #4]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	9200      	str	r2, [sp, #0]
 8000f92:	4622      	mov	r2, r4
 8000f94:	4639      	mov	r1, r7
 8000f96:	4630      	mov	r0, r6
 8000f98:	f7ff ff38 	bl	8000e0c <FillBuffer>
}
 8000f9c:	b003      	add	sp, #12
 8000f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fa0:	20000164 	.word	0x20000164
 8000fa4:	200086ac 	.word	0x200086ac

08000fa8 <BSP_LCD_Init>:
{ 
 8000fa8:	b508      	push	{r3, lr}
    LcdDrv = &ili9341_drv;
 8000faa:	4b12      	ldr	r3, [pc, #72]	; (8000ff4 <BSP_LCD_Init+0x4c>)
 8000fac:	4a12      	ldr	r2, [pc, #72]	; (8000ff8 <BSP_LCD_Init+0x50>)
 8000fae:	6013      	str	r3, [r2, #0]
    LcdDrv->Init();
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4798      	blx	r3
    BSP_SDRAM_Init();
 8000fb4:	f000 f97c 	bl	80012b0 <BSP_SDRAM_Init>
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8000fb8:	4810      	ldr	r0, [pc, #64]	; (8000ffc <BSP_LCD_Init+0x54>)
 8000fba:	f7ff ffc9 	bl	8000f50 <BSP_LCD_SetFont>
    BSP_LCD_LayerDefaultInit(1, LCD_FRAME_BUFFER);
 8000fbe:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8000fc2:	2001      	movs	r0, #1
 8000fc4:	f7ff ff60 	bl	8000e88 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_SelectLayer(1);
 8000fc8:	2001      	movs	r0, #1
 8000fca:	f7ff ffa1 	bl	8000f10 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(LCD_COLOR_WHITE);
 8000fce:	f04f 30ff 	mov.w	r0, #4294967295
 8000fd2:	f7ff ffcb 	bl	8000f6c <BSP_LCD_Clear>
    BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8000fd6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8000fda:	f7ff ff9f 	bl	8000f1c <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8000fde:	f04f 30ff 	mov.w	r0, #4294967295
 8000fe2:	f7ff ffa7 	bl	8000f34 <BSP_LCD_SetBackColor>
    BSP_LCD_SetFont(&Font16);
 8000fe6:	4806      	ldr	r0, [pc, #24]	; (8001000 <BSP_LCD_Init+0x58>)
 8000fe8:	f7ff ffb2 	bl	8000f50 <BSP_LCD_SetFont>
    HAL_Delay(100);
 8000fec:	2064      	movs	r0, #100	; 0x64
 8000fee:	f001 fa31 	bl	8002454 <HAL_Delay>
}  
 8000ff2:	bd08      	pop	{r3, pc}
 8000ff4:	20000010 	.word	0x20000010
 8000ff8:	200085f0 	.word	0x200085f0
 8000ffc:	20000008 	.word	0x20000008
 8001000:	20000000 	.word	0x20000000

08001004 <BSP_LCD_DrawPixel>:
{
 8001004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001006:	4606      	mov	r6, r0
 8001008:	460c      	mov	r4, r1
 800100a:	4615      	mov	r5, r2
  *(__IO uint32_t*) (hltdc.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800100c:	4b06      	ldr	r3, [pc, #24]	; (8001028 <BSP_LCD_DrawPixel+0x24>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a06      	ldr	r2, [pc, #24]	; (800102c <BSP_LCD_DrawPixel+0x28>)
 8001012:	2134      	movs	r1, #52	; 0x34
 8001014:	fb01 2303 	mla	r3, r1, r3, r2
 8001018:	6ddf      	ldr	r7, [r3, #92]	; 0x5c
 800101a:	f7ff ff25 	bl	8000e68 <BSP_LCD_GetXSize>
 800101e:	fb00 6004 	mla	r0, r0, r4, r6
 8001022:	f847 5020 	str.w	r5, [r7, r0, lsl #2]
}
 8001026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001028:	20000164 	.word	0x20000164
 800102c:	200086ac 	.word	0x200086ac

08001030 <DrawChar>:
{
 8001030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001034:	b083      	sub	sp, #12
 8001036:	4681      	mov	r9, r0
 8001038:	460e      	mov	r6, r1
 800103a:	9200      	str	r2, [sp, #0]
  height = DrawProp[ActiveLayer].pFont->Height;
 800103c:	4b34      	ldr	r3, [pc, #208]	; (8001110 <DrawChar+0xe0>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001044:	4a33      	ldr	r2, [pc, #204]	; (8001114 <DrawChar+0xe4>)
 8001046:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	88da      	ldrh	r2, [r3, #6]
 800104e:	9201      	str	r2, [sp, #4]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8001050:	889d      	ldrh	r5, [r3, #4]
  offset = 8 *((width + 7)/8) -  width ;
 8001052:	f105 0b07 	add.w	fp, r5, #7
 8001056:	ea4f 0beb 	mov.w	fp, fp, asr #3
 800105a:	ea4f 08cb 	mov.w	r8, fp, lsl #3
 800105e:	fa5f f888 	uxtb.w	r8, r8
 8001062:	b2eb      	uxtb	r3, r5
 8001064:	eba8 0803 	sub.w	r8, r8, r3
 8001068:	fa5f f888 	uxtb.w	r8, r8
  for(i = 0; i < height; i++)
 800106c:	f04f 0a00 	mov.w	sl, #0
 8001070:	e034      	b.n	80010dc <DrawChar+0xac>
      line =  pchar[0];      
 8001072:	9a00      	ldr	r2, [sp, #0]
 8001074:	5cd7      	ldrb	r7, [r2, r3]
    for (j = 0; j < width; j++)
 8001076:	2400      	movs	r4, #0
 8001078:	e014      	b.n	80010a4 <DrawChar+0x74>
      line =  (pchar[0]<< 8) | pchar[1];
 800107a:	9900      	ldr	r1, [sp, #0]
 800107c:	5ccb      	ldrb	r3, [r1, r3]
 800107e:	7857      	ldrb	r7, [r2, #1]
 8001080:	ea47 2703 	orr.w	r7, r7, r3, lsl #8
      break;
 8001084:	e7f7      	b.n	8001076 <DrawChar+0x46>
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8001086:	4b22      	ldr	r3, [pc, #136]	; (8001110 <DrawChar+0xe0>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800108e:	4a21      	ldr	r2, [pc, #132]	; (8001114 <DrawChar+0xe4>)
 8001090:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001094:	eb09 0004 	add.w	r0, r9, r4
 8001098:	685a      	ldr	r2, [r3, #4]
 800109a:	4631      	mov	r1, r6
 800109c:	b280      	uxth	r0, r0
 800109e:	f7ff ffb1 	bl	8001004 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80010a2:	3401      	adds	r4, #1
 80010a4:	42a5      	cmp	r5, r4
 80010a6:	d915      	bls.n	80010d4 <DrawChar+0xa4>
      if(line & (1 << (width- j + offset- 1))) 
 80010a8:	1b2b      	subs	r3, r5, r4
 80010aa:	4443      	add	r3, r8
 80010ac:	3b01      	subs	r3, #1
 80010ae:	2201      	movs	r2, #1
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	423b      	tst	r3, r7
 80010b6:	d0e6      	beq.n	8001086 <DrawChar+0x56>
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80010b8:	4b15      	ldr	r3, [pc, #84]	; (8001110 <DrawChar+0xe0>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80010c0:	eb09 0004 	add.w	r0, r9, r4
 80010c4:	4a13      	ldr	r2, [pc, #76]	; (8001114 <DrawChar+0xe4>)
 80010c6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80010ca:	4631      	mov	r1, r6
 80010cc:	b280      	uxth	r0, r0
 80010ce:	f7ff ff99 	bl	8001004 <BSP_LCD_DrawPixel>
 80010d2:	e7e6      	b.n	80010a2 <DrawChar+0x72>
    Ypos++;
 80010d4:	3601      	adds	r6, #1
 80010d6:	b2b6      	uxth	r6, r6
  for(i = 0; i < height; i++)
 80010d8:	f10a 0a01 	add.w	sl, sl, #1
 80010dc:	9b01      	ldr	r3, [sp, #4]
 80010de:	4553      	cmp	r3, sl
 80010e0:	d912      	bls.n	8001108 <DrawChar+0xd8>
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80010e2:	fb0a f30b 	mul.w	r3, sl, fp
 80010e6:	9a00      	ldr	r2, [sp, #0]
 80010e8:	441a      	add	r2, r3
    switch(((width + 7)/8))
 80010ea:	f1bb 0f01 	cmp.w	fp, #1
 80010ee:	d0c0      	beq.n	8001072 <DrawChar+0x42>
 80010f0:	f1bb 0f02 	cmp.w	fp, #2
 80010f4:	d0c1      	beq.n	800107a <DrawChar+0x4a>
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80010f6:	9900      	ldr	r1, [sp, #0]
 80010f8:	5ccb      	ldrb	r3, [r1, r3]
 80010fa:	7857      	ldrb	r7, [r2, #1]
 80010fc:	023f      	lsls	r7, r7, #8
 80010fe:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
 8001102:	7893      	ldrb	r3, [r2, #2]
 8001104:	431f      	orrs	r7, r3
      break;
 8001106:	e7b6      	b.n	8001076 <DrawChar+0x46>
}
 8001108:	b003      	add	sp, #12
 800110a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800110e:	bf00      	nop
 8001110:	20000164 	.word	0x20000164
 8001114:	200001a8 	.word	0x200001a8

08001118 <BSP_LCD_DisplayChar>:
{
 8001118:	b538      	push	{r3, r4, r5, lr}
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800111a:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <BSP_LCD_DisplayChar+0x2c>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001122:	4c09      	ldr	r4, [pc, #36]	; (8001148 <BSP_LCD_DisplayChar+0x30>)
 8001124:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001128:	689c      	ldr	r4, [r3, #8]
 800112a:	6825      	ldr	r5, [r4, #0]
 800112c:	3a20      	subs	r2, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800112e:	88e3      	ldrh	r3, [r4, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001130:	fb03 f202 	mul.w	r2, r3, r2
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001134:	88a3      	ldrh	r3, [r4, #4]
 8001136:	3307      	adds	r3, #7
 8001138:	10db      	asrs	r3, r3, #3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800113a:	fb03 5202 	mla	r2, r3, r2, r5
 800113e:	f7ff ff77 	bl	8001030 <DrawChar>
}
 8001142:	bd38      	pop	{r3, r4, r5, pc}
 8001144:	20000164 	.word	0x20000164
 8001148:	200001a8 	.word	0x200001a8

0800114c <BSP_LCD_DisplayStringAt>:
{
 800114c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001150:	4606      	mov	r6, r0
 8001152:	460f      	mov	r7, r1
 8001154:	4615      	mov	r5, r2
 8001156:	4698      	mov	r8, r3
  uint32_t size = 0, xsize = 0; 
 8001158:	2400      	movs	r4, #0
  while (*ptr++) size ++ ;
 800115a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800115e:	b109      	cbz	r1, 8001164 <BSP_LCD_DisplayStringAt+0x18>
 8001160:	3401      	adds	r4, #1
 8001162:	e7fa      	b.n	800115a <BSP_LCD_DisplayStringAt+0xe>
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8001164:	f7ff fe80 	bl	8000e68 <BSP_LCD_GetXSize>
 8001168:	4b27      	ldr	r3, [pc, #156]	; (8001208 <BSP_LCD_DisplayStringAt+0xbc>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001170:	4a26      	ldr	r2, [pc, #152]	; (800120c <BSP_LCD_DisplayStringAt+0xc0>)
 8001172:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	889b      	ldrh	r3, [r3, #4]
 800117a:	fbb0 f0f3 	udiv	r0, r0, r3
  switch (mode)
 800117e:	f1b8 0f01 	cmp.w	r8, #1
 8001182:	d030      	beq.n	80011e6 <BSP_LCD_DisplayStringAt+0x9a>
 8001184:	f1b8 0f02 	cmp.w	r8, #2
 8001188:	d035      	beq.n	80011f6 <BSP_LCD_DisplayStringAt+0xaa>
  while (*ptr++) size ++ ;
 800118a:	2400      	movs	r4, #0
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800118c:	f895 8000 	ldrb.w	r8, [r5]
 8001190:	f7ff fe6a 	bl	8000e68 <BSP_LCD_GetXSize>
 8001194:	4b1c      	ldr	r3, [pc, #112]	; (8001208 <BSP_LCD_DisplayStringAt+0xbc>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800119c:	4a1b      	ldr	r2, [pc, #108]	; (800120c <BSP_LCD_DisplayStringAt+0xc0>)
 800119e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	889a      	ldrh	r2, [r3, #4]
 80011a6:	fb02 0314 	mls	r3, r2, r4, r0
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	4293      	cmp	r3, r2
 80011ae:	bf34      	ite	cc
 80011b0:	2300      	movcc	r3, #0
 80011b2:	2301      	movcs	r3, #1
 80011b4:	f1b8 0f00 	cmp.w	r8, #0
 80011b8:	bf08      	it	eq
 80011ba:	2300      	moveq	r3, #0
 80011bc:	b313      	cbz	r3, 8001204 <BSP_LCD_DisplayStringAt+0xb8>
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 80011be:	f815 2b01 	ldrb.w	r2, [r5], #1
 80011c2:	4639      	mov	r1, r7
 80011c4:	4630      	mov	r0, r6
 80011c6:	f7ff ffa7 	bl	8001118 <BSP_LCD_DisplayChar>
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80011ca:	4b0f      	ldr	r3, [pc, #60]	; (8001208 <BSP_LCD_DisplayStringAt+0xbc>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80011d2:	4a0e      	ldr	r2, [pc, #56]	; (800120c <BSP_LCD_DisplayStringAt+0xc0>)
 80011d4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	8898      	ldrh	r0, [r3, #4]
 80011dc:	4406      	add	r6, r0
 80011de:	b2b6      	uxth	r6, r6
    i++;
 80011e0:	3401      	adds	r4, #1
 80011e2:	b2a4      	uxth	r4, r4
 80011e4:	e7d2      	b.n	800118c <BSP_LCD_DisplayStringAt+0x40>
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80011e6:	1b00      	subs	r0, r0, r4
 80011e8:	fb00 f303 	mul.w	r3, r0, r3
 80011ec:	f3c3 034f 	ubfx	r3, r3, #1, #16
 80011f0:	441e      	add	r6, r3
 80011f2:	b2b6      	uxth	r6, r6
      break;
 80011f4:	e7c9      	b.n	800118a <BSP_LCD_DisplayStringAt+0x3e>
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80011f6:	1b00      	subs	r0, r0, r4
 80011f8:	fb10 f003 	smulbb	r0, r0, r3
 80011fc:	fa16 f680 	uxtah	r6, r6, r0
 8001200:	b2b6      	uxth	r6, r6
      break;
 8001202:	e7c2      	b.n	800118a <BSP_LCD_DisplayStringAt+0x3e>
}
 8001204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001208:	20000164 	.word	0x20000164
 800120c:	200001a8 	.word	0x200001a8

08001210 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8001210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001214:	b082      	sub	sp, #8
 8001216:	4681      	mov	r9, r0
  __IO uint32_t tmpmrd =0;
 8001218:	f04f 0800 	mov.w	r8, #0
 800121c:	f8cd 8004 	str.w	r8, [sp, #4]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8001220:	4c21      	ldr	r4, [pc, #132]	; (80012a8 <BSP_SDRAM_Initialization_sequence+0x98>)
 8001222:	2601      	movs	r6, #1
 8001224:	6026      	str	r6, [r4, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001226:	2708      	movs	r7, #8
 8001228:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber       = 1;
 800122a:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition  = 0;
 800122c:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001230:	4d1e      	ldr	r5, [pc, #120]	; (80012ac <BSP_SDRAM_Initialization_sequence+0x9c>)
 8001232:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001236:	4621      	mov	r1, r4
 8001238:	4628      	mov	r0, r5
 800123a:	f003 fe7d 	bl	8004f38 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 800123e:	4630      	mov	r0, r6
 8001240:	f001 f908 	bl	8002454 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8001244:	2302      	movs	r3, #2
 8001246:	6023      	str	r3, [r4, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001248:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber       = 1;
 800124a:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition  = 0;
 800124c:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 8001250:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001254:	4621      	mov	r1, r4
 8001256:	4628      	mov	r0, r5
 8001258:	f003 fe6e 	bl	8004f38 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800125c:	2303      	movs	r3, #3
 800125e:	6023      	str	r3, [r4, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001260:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber       = 4;
 8001262:	f04f 0a04 	mov.w	sl, #4
 8001266:	f8c4 a008 	str.w	sl, [r4, #8]
  Command.ModeRegisterDefinition  = 0;
 800126a:	f8c4 800c 	str.w	r8, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800126e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001272:	4621      	mov	r1, r4
 8001274:	4628      	mov	r0, r5
 8001276:	f003 fe5f 	bl	8004f38 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 800127a:	f44f 730c 	mov.w	r3, #560	; 0x230
 800127e:	9301      	str	r3, [sp, #4]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8001280:	f8c4 a000 	str.w	sl, [r4]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8001284:	6067      	str	r7, [r4, #4]
  Command.AutoRefreshNumber       = 1;
 8001286:	60a6      	str	r6, [r4, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8001288:	9b01      	ldr	r3, [sp, #4]
 800128a:	60e3      	str	r3, [r4, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&hsdram1, &Command, SDRAM_TIMEOUT);
 800128c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001290:	4621      	mov	r1, r4
 8001292:	4628      	mov	r0, r5
 8001294:	f003 fe50 	bl	8004f38 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&hsdram1, RefreshCount);
 8001298:	4649      	mov	r1, r9
 800129a:	4628      	mov	r0, r5
 800129c:	f003 fe67 	bl	8004f6e <HAL_SDRAM_ProgramRefreshRate>
}
 80012a0:	b002      	add	sp, #8
 80012a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012a6:	bf00      	nop
 80012a8:	200001c0 	.word	0x200001c0
 80012ac:	20008b28 	.word	0x20008b28

080012b0 <BSP_SDRAM_Init>:
{
 80012b0:	b508      	push	{r3, lr}
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80012b2:	f240 506a 	movw	r0, #1386	; 0x56a
 80012b6:	f7ff ffab 	bl	8001210 <BSP_SDRAM_Initialization_sequence>
}
 80012ba:	2000      	movs	r0, #0
 80012bc:	bd08      	pop	{r3, pc}
	...

080012c0 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 80012c0:	b510      	push	{r4, lr}
  uint8_t ret = TS_ERROR;

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 80012c2:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <BSP_TS_Init+0x38>)
 80012c4:	8018      	strh	r0, [r3, #0]
  TsYBoundary = YSize;
 80012c6:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <BSP_TS_Init+0x3c>)
 80012c8:	8019      	strh	r1, [r3, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 80012ca:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <BSP_TS_Init+0x40>)
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	2082      	movs	r0, #130	; 0x82
 80012d0:	4798      	blx	r3
 80012d2:	f640 0311 	movw	r3, #2065	; 0x811
 80012d6:	4298      	cmp	r0, r3
 80012d8:	d001      	beq.n	80012de <BSP_TS_Init+0x1e>
  uint8_t ret = TS_ERROR;
 80012da:	2001      	movs	r0, #1
    TsDrv->Init(TS_I2C_ADDRESS);
    TsDrv->Start(TS_I2C_ADDRESS);
  }

  return ret;
}
 80012dc:	bd10      	pop	{r4, pc}
    TsDrv = &stmpe811_ts_drv;
 80012de:	4c09      	ldr	r4, [pc, #36]	; (8001304 <BSP_TS_Init+0x44>)
 80012e0:	4b07      	ldr	r3, [pc, #28]	; (8001300 <BSP_TS_Init+0x40>)
 80012e2:	6023      	str	r3, [r4, #0]
    TsDrv->Init(TS_I2C_ADDRESS);
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2082      	movs	r0, #130	; 0x82
 80012e8:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 80012ea:	6823      	ldr	r3, [r4, #0]
 80012ec:	68db      	ldr	r3, [r3, #12]
 80012ee:	2082      	movs	r0, #130	; 0x82
 80012f0:	4798      	blx	r3
    ret = TS_OK;
 80012f2:	2000      	movs	r0, #0
 80012f4:	e7f2      	b.n	80012dc <BSP_TS_Init+0x1c>
 80012f6:	bf00      	nop
 80012f8:	200001d4 	.word	0x200001d4
 80012fc:	200001d6 	.word	0x200001d6
 8001300:	20000050 	.word	0x20000050
 8001304:	200001d0 	.word	0x200001d0

08001308 <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 8001308:	b530      	push	{r4, r5, lr}
 800130a:	b083      	sub	sp, #12
 800130c:	4604      	mov	r4, r0
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 800130e:	4b36      	ldr	r3, [pc, #216]	; (80013e8 <BSP_TS_GetState+0xe0>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	691b      	ldr	r3, [r3, #16]
 8001314:	2082      	movs	r0, #130	; 0x82
 8001316:	4798      	blx	r3
 8001318:	b280      	uxth	r0, r0
 800131a:	8020      	strh	r0, [r4, #0]
  
  if(TsState->TouchDetected)
 800131c:	2800      	cmp	r0, #0
 800131e:	d058      	beq.n	80013d2 <BSP_TS_GetState+0xca>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8001320:	4b31      	ldr	r3, [pc, #196]	; (80013e8 <BSP_TS_GetState+0xe0>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	aa01      	add	r2, sp, #4
 8001328:	f10d 0106 	add.w	r1, sp, #6
 800132c:	2082      	movs	r0, #130	; 0x82
 800132e:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8001330:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8001334:	f5a2 72b4 	sub.w	r2, r2, #360	; 0x168
 8001338:	b292      	uxth	r2, r2
    
    /* Y value second correction */
    yr = y / 11;
 800133a:	492c      	ldr	r1, [pc, #176]	; (80013ec <BSP_TS_GetState+0xe4>)
 800133c:	fba1 3102 	umull	r3, r1, r1, r2
 8001340:	08c9      	lsrs	r1, r1, #3
    
    /* Return y position value */
    if(yr <= 0)
 8001342:	2a0a      	cmp	r2, #10
 8001344:	d906      	bls.n	8001354 <BSP_TS_GetState+0x4c>
    {
      yr = 0;
    }
    else if (yr > TsYBoundary)
 8001346:	4b2a      	ldr	r3, [pc, #168]	; (80013f0 <BSP_TS_GetState+0xe8>)
 8001348:	881b      	ldrh	r3, [r3, #0]
 800134a:	428b      	cmp	r3, r1
 800134c:	d203      	bcs.n	8001356 <BSP_TS_GetState+0x4e>
    {
      yr = TsYBoundary - 1;
 800134e:	1e59      	subs	r1, r3, #1
 8001350:	b289      	uxth	r1, r1
 8001352:	e000      	b.n	8001356 <BSP_TS_GetState+0x4e>
      yr = 0;
 8001354:	2100      	movs	r1, #0
    else
    {}
    y = yr;
    
    /* X value first correction */
    if(x <= 3000)
 8001356:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800135a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800135e:	4293      	cmp	r3, r2
 8001360:	d813      	bhi.n	800138a <BSP_TS_GetState+0x82>
    {
      x = 3870 - x;
 8001362:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 8001366:	330e      	adds	r3, #14
 8001368:	f8ad 3006 	strh.w	r3, [sp, #6]
    {
      x = 3800 - x;
    }
    
    /* X value second correction */  
    xr = x / 15;
 800136c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8001370:	4b20      	ldr	r3, [pc, #128]	; (80013f4 <BSP_TS_GetState+0xec>)
 8001372:	fba3 0302 	umull	r0, r3, r3, r2
 8001376:	08db      	lsrs	r3, r3, #3
    
    /* Return X position value */
    if(xr <= 0)
 8001378:	2a0e      	cmp	r2, #14
 800137a:	d90c      	bls.n	8001396 <BSP_TS_GetState+0x8e>
    {
      xr = 0;
    }
    else if (xr > TsXBoundary)
 800137c:	4a1e      	ldr	r2, [pc, #120]	; (80013f8 <BSP_TS_GetState+0xf0>)
 800137e:	8812      	ldrh	r2, [r2, #0]
 8001380:	429a      	cmp	r2, r3
 8001382:	d209      	bcs.n	8001398 <BSP_TS_GetState+0x90>
    {
      xr = TsXBoundary - 1;
 8001384:	1e53      	subs	r3, r2, #1
 8001386:	b29b      	uxth	r3, r3
 8001388:	e006      	b.n	8001398 <BSP_TS_GetState+0x90>
      x = 3800 - x;
 800138a:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 800138e:	3308      	adds	r3, #8
 8001390:	f8ad 3006 	strh.w	r3, [sp, #6]
 8001394:	e7ea      	b.n	800136c <BSP_TS_GetState+0x64>
      xr = 0;
 8001396:	2300      	movs	r3, #0
    }
    else 
    {}
    
    x = xr;
    xDiff = x > _x? (x - _x): (_x - x);
 8001398:	4618      	mov	r0, r3
 800139a:	4a18      	ldr	r2, [pc, #96]	; (80013fc <BSP_TS_GetState+0xf4>)
 800139c:	6812      	ldr	r2, [r2, #0]
 800139e:	4293      	cmp	r3, r2
 80013a0:	d919      	bls.n	80013d6 <BSP_TS_GetState+0xce>
 80013a2:	b292      	uxth	r2, r2
 80013a4:	1a9b      	subs	r3, r3, r2
 80013a6:	b29b      	uxth	r3, r3
    yDiff = y > _y? (y - _y): (_y - y); 
 80013a8:	460d      	mov	r5, r1
 80013aa:	4a15      	ldr	r2, [pc, #84]	; (8001400 <BSP_TS_GetState+0xf8>)
 80013ac:	6812      	ldr	r2, [r2, #0]
 80013ae:	4291      	cmp	r1, r2
 80013b0:	d915      	bls.n	80013de <BSP_TS_GetState+0xd6>
 80013b2:	b292      	uxth	r2, r2
 80013b4:	1a89      	subs	r1, r1, r2
 80013b6:	b289      	uxth	r1, r1
    
    if (xDiff + yDiff > 5)
 80013b8:	440b      	add	r3, r1
 80013ba:	2b05      	cmp	r3, #5
 80013bc:	dd03      	ble.n	80013c6 <BSP_TS_GetState+0xbe>
    {
      _x = x;
 80013be:	4b0f      	ldr	r3, [pc, #60]	; (80013fc <BSP_TS_GetState+0xf4>)
 80013c0:	6018      	str	r0, [r3, #0]
      _y = y; 
 80013c2:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <BSP_TS_GetState+0xf8>)
 80013c4:	601d      	str	r5, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 80013c6:	4b0d      	ldr	r3, [pc, #52]	; (80013fc <BSP_TS_GetState+0xf4>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	8063      	strh	r3, [r4, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 80013cc:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <BSP_TS_GetState+0xf8>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	80a3      	strh	r3, [r4, #4]
  }
}
 80013d2:	b003      	add	sp, #12
 80013d4:	bd30      	pop	{r4, r5, pc}
    xDiff = x > _x? (x - _x): (_x - x);
 80013d6:	b292      	uxth	r2, r2
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	b29b      	uxth	r3, r3
 80013dc:	e7e4      	b.n	80013a8 <BSP_TS_GetState+0xa0>
    yDiff = y > _y? (y - _y): (_y - y); 
 80013de:	b292      	uxth	r2, r2
 80013e0:	1a51      	subs	r1, r2, r1
 80013e2:	b289      	uxth	r1, r1
 80013e4:	e7e8      	b.n	80013b8 <BSP_TS_GetState+0xb0>
 80013e6:	bf00      	nop
 80013e8:	200001d0 	.word	0x200001d0
 80013ec:	ba2e8ba3 	.word	0xba2e8ba3
 80013f0:	200001d6 	.word	0x200001d6
 80013f4:	88888889 	.word	0x88888889
 80013f8:	200001d4 	.word	0x200001d4
 80013fc:	200001d8 	.word	0x200001d8
 8001400:	200001dc 	.word	0x200001dc

08001404 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 8001404:	4603      	mov	r3, r0
  uint8_t idx = 0;
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8001406:	2000      	movs	r0, #0
 8001408:	2801      	cmp	r0, #1
 800140a:	d806      	bhi.n	800141a <stmpe811_GetInstance+0x16>
  {
    if(stmpe811[idx] == DeviceAddr)
 800140c:	4a04      	ldr	r2, [pc, #16]	; (8001420 <stmpe811_GetInstance+0x1c>)
 800140e:	5c12      	ldrb	r2, [r2, r0]
 8001410:	429a      	cmp	r2, r3
 8001412:	d003      	beq.n	800141c <stmpe811_GetInstance+0x18>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8001414:	3001      	adds	r0, #1
 8001416:	b2c0      	uxtb	r0, r0
 8001418:	e7f6      	b.n	8001408 <stmpe811_GetInstance+0x4>
    {
      return idx; 
    }
  }
  
  return 0xFF;
 800141a:	20ff      	movs	r0, #255	; 0xff
}
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	200001e0 	.word	0x200001e0

08001424 <stmpe811_Reset>:
{
 8001424:	b510      	push	{r4, lr}
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 8001426:	b2c4      	uxtb	r4, r0
 8001428:	2202      	movs	r2, #2
 800142a:	2103      	movs	r1, #3
 800142c:	4620      	mov	r0, r4
 800142e:	f7ff fcdb 	bl	8000de8 <IOE_Write>
  IOE_Delay(10); 
 8001432:	200a      	movs	r0, #10
 8001434:	f7ff fce5 	bl	8000e02 <IOE_Delay>
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 8001438:	2200      	movs	r2, #0
 800143a:	2103      	movs	r1, #3
 800143c:	4620      	mov	r0, r4
 800143e:	f7ff fcd3 	bl	8000de8 <IOE_Write>
  IOE_Delay(2); 
 8001442:	2002      	movs	r0, #2
 8001444:	f7ff fcdd 	bl	8000e02 <IOE_Delay>
}
 8001448:	bd10      	pop	{r4, pc}
	...

0800144c <stmpe811_Init>:
{
 800144c:	b510      	push	{r4, lr}
 800144e:	4604      	mov	r4, r0
  instance = stmpe811_GetInstance(DeviceAddr);
 8001450:	f7ff ffd8 	bl	8001404 <stmpe811_GetInstance>
  if(instance == 0xFF)
 8001454:	28ff      	cmp	r0, #255	; 0xff
 8001456:	d000      	beq.n	800145a <stmpe811_Init+0xe>
}
 8001458:	bd10      	pop	{r4, pc}
    empty = stmpe811_GetInstance(0);
 800145a:	2000      	movs	r0, #0
 800145c:	f7ff ffd2 	bl	8001404 <stmpe811_GetInstance>
    if(empty < STMPE811_MAX_INSTANCE)
 8001460:	2801      	cmp	r0, #1
 8001462:	d8f9      	bhi.n	8001458 <stmpe811_Init+0xc>
      stmpe811[empty] = DeviceAddr;
 8001464:	4b03      	ldr	r3, [pc, #12]	; (8001474 <stmpe811_Init+0x28>)
 8001466:	541c      	strb	r4, [r3, r0]
      IOE_Init(); 
 8001468:	f7ff fcb6 	bl	8000dd8 <IOE_Init>
      stmpe811_Reset(DeviceAddr);
 800146c:	4620      	mov	r0, r4
 800146e:	f7ff ffd9 	bl	8001424 <stmpe811_Reset>
}
 8001472:	e7f1      	b.n	8001458 <stmpe811_Init+0xc>
 8001474:	200001e0 	.word	0x200001e0

08001478 <stmpe811_ReadID>:
{
 8001478:	b538      	push	{r3, r4, r5, lr}
 800147a:	4604      	mov	r4, r0
  IOE_Init(); 
 800147c:	f7ff fcac 	bl	8000dd8 <IOE_Init>
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8001480:	b2e4      	uxtb	r4, r4
 8001482:	2100      	movs	r1, #0
 8001484:	4620      	mov	r0, r4
 8001486:	f7ff fcb3 	bl	8000df0 <IOE_Read>
 800148a:	0205      	lsls	r5, r0, #8
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 800148c:	2101      	movs	r1, #1
 800148e:	4620      	mov	r0, r4
 8001490:	f7ff fcae 	bl	8000df0 <IOE_Read>
 8001494:	b200      	sxth	r0, r0
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8001496:	4328      	orrs	r0, r5
}
 8001498:	b280      	uxth	r0, r0
 800149a:	bd38      	pop	{r3, r4, r5, pc}

0800149c <stmpe811_TS_DetectTouch>:
{
 800149c:	b510      	push	{r4, lr}
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 800149e:	b2c4      	uxtb	r4, r0
 80014a0:	2140      	movs	r1, #64	; 0x40
 80014a2:	4620      	mov	r0, r4
 80014a4:	f7ff fca4 	bl	8000df0 <IOE_Read>
  if(state > 0)
 80014a8:	f010 0f80 	tst.w	r0, #128	; 0x80
 80014ac:	d10b      	bne.n	80014c6 <stmpe811_TS_DetectTouch+0x2a>
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80014ae:	2201      	movs	r2, #1
 80014b0:	214b      	movs	r1, #75	; 0x4b
 80014b2:	4620      	mov	r0, r4
 80014b4:	f7ff fc98 	bl	8000de8 <IOE_Write>
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80014b8:	2200      	movs	r2, #0
 80014ba:	214b      	movs	r1, #75	; 0x4b
 80014bc:	4620      	mov	r0, r4
 80014be:	f7ff fc93 	bl	8000de8 <IOE_Write>
  uint8_t ret = 0;
 80014c2:	2000      	movs	r0, #0
}
 80014c4:	bd10      	pop	{r4, pc}
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 80014c6:	214c      	movs	r1, #76	; 0x4c
 80014c8:	4620      	mov	r0, r4
 80014ca:	f7ff fc91 	bl	8000df0 <IOE_Read>
 80014ce:	2800      	cmp	r0, #0
 80014d0:	d0f8      	beq.n	80014c4 <stmpe811_TS_DetectTouch+0x28>
      ret = 1;
 80014d2:	2001      	movs	r0, #1
 80014d4:	e7f6      	b.n	80014c4 <stmpe811_TS_DetectTouch+0x28>

080014d6 <stmpe811_TS_GetXY>:
{
 80014d6:	b570      	push	{r4, r5, r6, lr}
 80014d8:	b082      	sub	sp, #8
 80014da:	460e      	mov	r6, r1
 80014dc:	4615      	mov	r5, r2
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 80014de:	b2c4      	uxtb	r4, r0
 80014e0:	2304      	movs	r3, #4
 80014e2:	eb0d 0203 	add.w	r2, sp, r3
 80014e6:	21d7      	movs	r1, #215	; 0xd7
 80014e8:	4620      	mov	r0, r4
 80014ea:	f7ff fc85 	bl	8000df8 <IOE_ReadMultiple>
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 80014ee:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80014f2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80014f6:	041b      	lsls	r3, r3, #16
 80014f8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80014fc:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8001500:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 8001504:	0d1b      	lsrs	r3, r3, #20
 8001506:	8033      	strh	r3, [r6, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 8001508:	f3c0 230b 	ubfx	r3, r0, #8, #12
 800150c:	802b      	strh	r3, [r5, #0]
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 800150e:	2201      	movs	r2, #1
 8001510:	214b      	movs	r1, #75	; 0x4b
 8001512:	4620      	mov	r0, r4
 8001514:	f7ff fc68 	bl	8000de8 <IOE_Write>
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8001518:	2200      	movs	r2, #0
 800151a:	214b      	movs	r1, #75	; 0x4b
 800151c:	4620      	mov	r0, r4
 800151e:	f7ff fc63 	bl	8000de8 <IOE_Write>
}
 8001522:	b002      	add	sp, #8
 8001524:	bd70      	pop	{r4, r5, r6, pc}

08001526 <stmpe811_EnableGlobalIT>:
{
 8001526:	b510      	push	{r4, lr}
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8001528:	b2c4      	uxtb	r4, r0
 800152a:	2109      	movs	r1, #9
 800152c:	4620      	mov	r0, r4
 800152e:	f7ff fc5f 	bl	8000df0 <IOE_Read>
  tmp |= (uint8_t)STMPE811_GIT_EN;
 8001532:	f040 0201 	orr.w	r2, r0, #1
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 8001536:	b2d2      	uxtb	r2, r2
 8001538:	2109      	movs	r1, #9
 800153a:	4620      	mov	r0, r4
 800153c:	f7ff fc54 	bl	8000de8 <IOE_Write>
}
 8001540:	bd10      	pop	{r4, pc}

08001542 <stmpe811_DisableGlobalIT>:
{
 8001542:	b510      	push	{r4, lr}
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8001544:	b2c4      	uxtb	r4, r0
 8001546:	2109      	movs	r1, #9
 8001548:	4620      	mov	r0, r4
 800154a:	f7ff fc51 	bl	8000df0 <IOE_Read>
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 800154e:	f000 02fe 	and.w	r2, r0, #254	; 0xfe
 8001552:	2109      	movs	r1, #9
 8001554:	4620      	mov	r0, r4
 8001556:	f7ff fc47 	bl	8000de8 <IOE_Write>
}
 800155a:	bd10      	pop	{r4, pc}

0800155c <stmpe811_EnableITSource>:
{
 800155c:	b538      	push	{r3, r4, r5, lr}
 800155e:	460d      	mov	r5, r1
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8001560:	b2c4      	uxtb	r4, r0
 8001562:	210a      	movs	r1, #10
 8001564:	4620      	mov	r0, r4
 8001566:	f7ff fc43 	bl	8000df0 <IOE_Read>
  tmp |= Source; 
 800156a:	ea40 0205 	orr.w	r2, r0, r5
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	210a      	movs	r1, #10
 8001572:	4620      	mov	r0, r4
 8001574:	f7ff fc38 	bl	8000de8 <IOE_Write>
}
 8001578:	bd38      	pop	{r3, r4, r5, pc}

0800157a <stmpe811_TS_EnableIT>:
{
 800157a:	b510      	push	{r4, lr}
 800157c:	4604      	mov	r4, r0
  IOE_ITConfig();
 800157e:	f7ff fc2f 	bl	8000de0 <IOE_ITConfig>
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 8001582:	211f      	movs	r1, #31
 8001584:	4620      	mov	r0, r4
 8001586:	f7ff ffe9 	bl	800155c <stmpe811_EnableITSource>
  stmpe811_EnableGlobalIT(DeviceAddr);
 800158a:	4620      	mov	r0, r4
 800158c:	f7ff ffcb 	bl	8001526 <stmpe811_EnableGlobalIT>
}
 8001590:	bd10      	pop	{r4, pc}

08001592 <stmpe811_DisableITSource>:
{
 8001592:	b538      	push	{r3, r4, r5, lr}
 8001594:	460d      	mov	r5, r1
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8001596:	b2c4      	uxtb	r4, r0
 8001598:	210a      	movs	r1, #10
 800159a:	4620      	mov	r0, r4
 800159c:	f7ff fc28 	bl	8000df0 <IOE_Read>
  tmp &= ~Source; 
 80015a0:	ea20 0205 	bic.w	r2, r0, r5
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 80015a4:	b2d2      	uxtb	r2, r2
 80015a6:	210a      	movs	r1, #10
 80015a8:	4620      	mov	r0, r4
 80015aa:	f7ff fc1d 	bl	8000de8 <IOE_Write>
}
 80015ae:	bd38      	pop	{r3, r4, r5, pc}

080015b0 <stmpe811_TS_DisableIT>:
{
 80015b0:	b510      	push	{r4, lr}
 80015b2:	4604      	mov	r4, r0
  stmpe811_DisableGlobalIT(DeviceAddr);
 80015b4:	f7ff ffc5 	bl	8001542 <stmpe811_DisableGlobalIT>
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 80015b8:	211f      	movs	r1, #31
 80015ba:	4620      	mov	r0, r4
 80015bc:	f7ff ffe9 	bl	8001592 <stmpe811_DisableITSource>
}
 80015c0:	bd10      	pop	{r4, pc}

080015c2 <stmpe811_ReadGITStatus>:
{
 80015c2:	b510      	push	{r4, lr}
 80015c4:	460c      	mov	r4, r1
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 80015c6:	210b      	movs	r1, #11
 80015c8:	b2c0      	uxtb	r0, r0
 80015ca:	f7ff fc11 	bl	8000df0 <IOE_Read>
}
 80015ce:	4020      	ands	r0, r4
 80015d0:	bd10      	pop	{r4, pc}

080015d2 <stmpe811_TS_ITStatus>:
{
 80015d2:	b508      	push	{r3, lr}
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 80015d4:	211f      	movs	r1, #31
 80015d6:	f7ff fff4 	bl	80015c2 <stmpe811_ReadGITStatus>
}
 80015da:	bd08      	pop	{r3, pc}

080015dc <stmpe811_ClearGlobalIT>:
{
 80015dc:	b508      	push	{r3, lr}
 80015de:	460a      	mov	r2, r1
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 80015e0:	210b      	movs	r1, #11
 80015e2:	b2c0      	uxtb	r0, r0
 80015e4:	f7ff fc00 	bl	8000de8 <IOE_Write>
}
 80015e8:	bd08      	pop	{r3, pc}

080015ea <stmpe811_TS_ClearIT>:
{
 80015ea:	b508      	push	{r3, lr}
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 80015ec:	211f      	movs	r1, #31
 80015ee:	f7ff fff5 	bl	80015dc <stmpe811_ClearGlobalIT>
}
 80015f2:	bd08      	pop	{r3, pc}

080015f4 <stmpe811_IO_EnableAF>:
{
 80015f4:	b538      	push	{r3, r4, r5, lr}
 80015f6:	460d      	mov	r5, r1
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 80015f8:	b2c4      	uxtb	r4, r0
 80015fa:	2117      	movs	r1, #23
 80015fc:	4620      	mov	r0, r4
 80015fe:	f7ff fbf7 	bl	8000df0 <IOE_Read>
  tmp &= ~(uint8_t)IO_Pin;   
 8001602:	ea20 0205 	bic.w	r2, r0, r5
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8001606:	b2d2      	uxtb	r2, r2
 8001608:	2117      	movs	r1, #23
 800160a:	4620      	mov	r0, r4
 800160c:	f7ff fbec 	bl	8000de8 <IOE_Write>
}
 8001610:	bd38      	pop	{r3, r4, r5, pc}

08001612 <stmpe811_TS_Start>:
{
 8001612:	b570      	push	{r4, r5, r6, lr}
 8001614:	4606      	mov	r6, r0
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8001616:	b2c4      	uxtb	r4, r0
 8001618:	2104      	movs	r1, #4
 800161a:	4620      	mov	r0, r4
 800161c:	f7ff fbe8 	bl	8000df0 <IOE_Read>
 8001620:	4605      	mov	r5, r0
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8001622:	f000 02fb 	and.w	r2, r0, #251	; 0xfb
 8001626:	2104      	movs	r1, #4
 8001628:	4620      	mov	r0, r4
 800162a:	f7ff fbdd 	bl	8000de8 <IOE_Write>
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 800162e:	21f0      	movs	r1, #240	; 0xf0
 8001630:	4630      	mov	r0, r6
 8001632:	f7ff ffdf 	bl	80015f4 <stmpe811_IO_EnableAF>
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8001636:	f005 02f8 	and.w	r2, r5, #248	; 0xf8
 800163a:	2104      	movs	r1, #4
 800163c:	4620      	mov	r0, r4
 800163e:	f7ff fbd3 	bl	8000de8 <IOE_Write>
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 8001642:	2249      	movs	r2, #73	; 0x49
 8001644:	2120      	movs	r1, #32
 8001646:	4620      	mov	r0, r4
 8001648:	f7ff fbce 	bl	8000de8 <IOE_Write>
  IOE_Delay(2); 
 800164c:	2002      	movs	r0, #2
 800164e:	f7ff fbd8 	bl	8000e02 <IOE_Delay>
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 8001652:	2201      	movs	r2, #1
 8001654:	2121      	movs	r1, #33	; 0x21
 8001656:	4620      	mov	r0, r4
 8001658:	f7ff fbc6 	bl	8000de8 <IOE_Write>
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 800165c:	229a      	movs	r2, #154	; 0x9a
 800165e:	2141      	movs	r1, #65	; 0x41
 8001660:	4620      	mov	r0, r4
 8001662:	f7ff fbc1 	bl	8000de8 <IOE_Write>
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 8001666:	2201      	movs	r2, #1
 8001668:	214a      	movs	r1, #74	; 0x4a
 800166a:	4620      	mov	r0, r4
 800166c:	f7ff fbbc 	bl	8000de8 <IOE_Write>
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8001670:	2201      	movs	r2, #1
 8001672:	214b      	movs	r1, #75	; 0x4b
 8001674:	4620      	mov	r0, r4
 8001676:	f7ff fbb7 	bl	8000de8 <IOE_Write>
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 800167a:	2200      	movs	r2, #0
 800167c:	214b      	movs	r1, #75	; 0x4b
 800167e:	4620      	mov	r0, r4
 8001680:	f7ff fbb2 	bl	8000de8 <IOE_Write>
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 8001684:	2201      	movs	r2, #1
 8001686:	2156      	movs	r1, #86	; 0x56
 8001688:	4620      	mov	r0, r4
 800168a:	f7ff fbad 	bl	8000de8 <IOE_Write>
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 800168e:	2201      	movs	r2, #1
 8001690:	2158      	movs	r1, #88	; 0x58
 8001692:	4620      	mov	r0, r4
 8001694:	f7ff fba8 	bl	8000de8 <IOE_Write>
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8001698:	2201      	movs	r2, #1
 800169a:	2140      	movs	r1, #64	; 0x40
 800169c:	4620      	mov	r0, r4
 800169e:	f7ff fba3 	bl	8000de8 <IOE_Write>
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 80016a2:	22ff      	movs	r2, #255	; 0xff
 80016a4:	210b      	movs	r1, #11
 80016a6:	4620      	mov	r0, r4
 80016a8:	f7ff fb9e 	bl	8000de8 <IOE_Write>
  IOE_Delay(2); 
 80016ac:	2002      	movs	r0, #2
 80016ae:	f7ff fba8 	bl	8000e02 <IOE_Delay>
}
 80016b2:	bd70      	pop	{r4, r5, r6, pc}

080016b4 <vApplicationIdleHook>:
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 80016b4:	4770      	bx	lr

080016b6 <vApplicationStackOverflowHook>:
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 80016b6:	4770      	bx	lr

080016b8 <vApplicationMallocFailedHook>:
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 80016b8:	4770      	bx	lr
	...

080016bc <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80016bc:	4b03      	ldr	r3, [pc, #12]	; (80016cc <vApplicationGetIdleTaskMemory+0x10>)
 80016be:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80016c0:	4b03      	ldr	r3, [pc, #12]	; (80016d0 <vApplicationGetIdleTaskMemory+0x14>)
 80016c2:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	6013      	str	r3, [r2, #0]
  /* place for user code */
}
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	200003e4 	.word	0x200003e4
 80016d0:	200001e4 	.word	0x200001e4

080016d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80016d8:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016da:	2400      	movs	r4, #0
 80016dc:	9409      	str	r4, [sp, #36]	; 0x24
 80016de:	940a      	str	r4, [sp, #40]	; 0x28
 80016e0:	940b      	str	r4, [sp, #44]	; 0x2c
 80016e2:	940c      	str	r4, [sp, #48]	; 0x30
 80016e4:	940d      	str	r4, [sp, #52]	; 0x34

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e6:	9401      	str	r4, [sp, #4]
 80016e8:	4b5d      	ldr	r3, [pc, #372]	; (8001860 <MX_GPIO_Init+0x18c>)
 80016ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016ec:	f042 0204 	orr.w	r2, r2, #4
 80016f0:	631a      	str	r2, [r3, #48]	; 0x30
 80016f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016f4:	f002 0204 	and.w	r2, r2, #4
 80016f8:	9201      	str	r2, [sp, #4]
 80016fa:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80016fc:	9402      	str	r4, [sp, #8]
 80016fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001700:	f042 0220 	orr.w	r2, r2, #32
 8001704:	631a      	str	r2, [r3, #48]	; 0x30
 8001706:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001708:	f002 0220 	and.w	r2, r2, #32
 800170c:	9202      	str	r2, [sp, #8]
 800170e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001710:	9403      	str	r4, [sp, #12]
 8001712:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001714:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001718:	631a      	str	r2, [r3, #48]	; 0x30
 800171a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800171c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001720:	9203      	str	r2, [sp, #12]
 8001722:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001724:	9404      	str	r4, [sp, #16]
 8001726:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001728:	f042 0201 	orr.w	r2, r2, #1
 800172c:	631a      	str	r2, [r3, #48]	; 0x30
 800172e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001730:	f002 0201 	and.w	r2, r2, #1
 8001734:	9204      	str	r2, [sp, #16]
 8001736:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001738:	9405      	str	r4, [sp, #20]
 800173a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800173c:	f042 0202 	orr.w	r2, r2, #2
 8001740:	631a      	str	r2, [r3, #48]	; 0x30
 8001742:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001744:	f002 0202 	and.w	r2, r2, #2
 8001748:	9205      	str	r2, [sp, #20]
 800174a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800174c:	9406      	str	r4, [sp, #24]
 800174e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001750:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001754:	631a      	str	r2, [r3, #48]	; 0x30
 8001756:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001758:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800175c:	9206      	str	r2, [sp, #24]
 800175e:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001760:	9407      	str	r4, [sp, #28]
 8001762:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001764:	f042 0210 	orr.w	r2, r2, #16
 8001768:	631a      	str	r2, [r3, #48]	; 0x30
 800176a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800176c:	f002 0210 	and.w	r2, r2, #16
 8001770:	9207      	str	r2, [sp, #28]
 8001772:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001774:	9408      	str	r4, [sp, #32]
 8001776:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001778:	f042 0208 	orr.w	r2, r2, #8
 800177c:	631a      	str	r2, [r3, #48]	; 0x30
 800177e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001780:	f003 0308 	and.w	r3, r3, #8
 8001784:	9308      	str	r3, [sp, #32]
 8001786:	9b08      	ldr	r3, [sp, #32]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8001788:	4f36      	ldr	r7, [pc, #216]	; (8001864 <MX_GPIO_Init+0x190>)
 800178a:	4622      	mov	r2, r4
 800178c:	2116      	movs	r1, #22
 800178e:	4638      	mov	r0, r7
 8001790:	f001 faa6 	bl	8002ce0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8001794:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8001870 <MX_GPIO_Init+0x19c>
 8001798:	4622      	mov	r2, r4
 800179a:	2180      	movs	r1, #128	; 0x80
 800179c:	4640      	mov	r0, r8
 800179e:	f001 fa9f 	bl	8002ce0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80017a2:	4e31      	ldr	r6, [pc, #196]	; (8001868 <MX_GPIO_Init+0x194>)
 80017a4:	4622      	mov	r2, r4
 80017a6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80017aa:	4630      	mov	r0, r6
 80017ac:	f001 fa98 	bl	8002ce0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80017b0:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 8001874 <MX_GPIO_Init+0x1a0>
 80017b4:	4622      	mov	r2, r4
 80017b6:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80017ba:	4648      	mov	r0, r9
 80017bc:	f001 fa90 	bl	8002ce0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80017c0:	2316      	movs	r3, #22
 80017c2:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c4:	2501      	movs	r5, #1
 80017c6:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ca:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017cc:	a909      	add	r1, sp, #36	; 0x24
 80017ce:	4638      	mov	r0, r7
 80017d0:	f001 f8e8 	bl	80029a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80017d4:	f248 0307 	movw	r3, #32775	; 0x8007
 80017d8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80017da:	f44f 1a90 	mov.w	sl, #1179648	; 0x120000
 80017de:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e2:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e4:	a909      	add	r1, sp, #36	; 0x24
 80017e6:	4640      	mov	r0, r8
 80017e8:	f001 f8dc 	bl	80029a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80017ec:	2380      	movs	r3, #128	; 0x80
 80017ee:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f0:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80017f6:	a909      	add	r1, sp, #36	; 0x24
 80017f8:	4640      	mov	r0, r8
 80017fa:	f001 f8d3 	bl	80029a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80017fe:	2320      	movs	r3, #32
 8001800:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001802:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001808:	a909      	add	r1, sp, #36	; 0x24
 800180a:	4638      	mov	r0, r7
 800180c:	f001 f8ca 	bl	80029a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001810:	2304      	movs	r3, #4
 8001812:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001814:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001818:	a909      	add	r1, sp, #36	; 0x24
 800181a:	4814      	ldr	r0, [pc, #80]	; (800186c <MX_GPIO_Init+0x198>)
 800181c:	f001 f8c2 	bl	80029a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001820:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001824:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001826:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001828:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 800182a:	a909      	add	r1, sp, #36	; 0x24
 800182c:	4630      	mov	r0, r6
 800182e:	f001 f8b9 	bl	80029a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001832:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001836:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001838:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183c:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800183e:	a909      	add	r1, sp, #36	; 0x24
 8001840:	4630      	mov	r0, r6
 8001842:	f001 f8af 	bl	80029a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001846:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800184a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184c:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184e:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001850:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001852:	a909      	add	r1, sp, #36	; 0x24
 8001854:	4648      	mov	r0, r9
 8001856:	f001 f8a5 	bl	80029a4 <HAL_GPIO_Init>

}
 800185a:	b00e      	add	sp, #56	; 0x38
 800185c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001860:	40023800 	.word	0x40023800
 8001864:	40020800 	.word	0x40020800
 8001868:	40020c00 	.word	0x40020c00
 800186c:	40020400 	.word	0x40020400
 8001870:	40020000 	.word	0x40020000
 8001874:	40021800 	.word	0x40021800

08001878 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001878:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800187a:	6802      	ldr	r2, [r0, #0]
 800187c:	4b03      	ldr	r3, [pc, #12]	; (800188c <HAL_TIM_PeriodElapsedCallback+0x14>)
 800187e:	429a      	cmp	r2, r3
 8001880:	d000      	beq.n	8001884 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001882:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8001884:	f000 fdd4 	bl	8002430 <HAL_IncTick>
}
 8001888:	e7fb      	b.n	8001882 <HAL_TIM_PeriodElapsedCallback+0xa>
 800188a:	bf00      	nop
 800188c:	40001000 	.word	0x40001000

08001890 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001890:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001892:	e7fe      	b.n	8001892 <Error_Handler+0x2>

08001894 <MX_CRC_Init>:
{
 8001894:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 8001896:	4804      	ldr	r0, [pc, #16]	; (80018a8 <MX_CRC_Init+0x14>)
 8001898:	4b04      	ldr	r3, [pc, #16]	; (80018ac <MX_CRC_Init+0x18>)
 800189a:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800189c:	f000 fe42 	bl	8002524 <HAL_CRC_Init>
 80018a0:	b900      	cbnz	r0, 80018a4 <MX_CRC_Init+0x10>
}
 80018a2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80018a4:	f7ff fff4 	bl	8001890 <Error_Handler>
 80018a8:	200086a4 	.word	0x200086a4
 80018ac:	40023000 	.word	0x40023000

080018b0 <MX_DMA2D_Init>:
{
 80018b0:	b508      	push	{r3, lr}
  hdma2d.Instance = DMA2D;
 80018b2:	480c      	ldr	r0, [pc, #48]	; (80018e4 <MX_DMA2D_Init+0x34>)
 80018b4:	4b0c      	ldr	r3, [pc, #48]	; (80018e8 <MX_DMA2D_Init+0x38>)
 80018b6:	6003      	str	r3, [r0, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80018b8:	2300      	movs	r3, #0
 80018ba:	6043      	str	r3, [r0, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80018bc:	6083      	str	r3, [r0, #8]
  hdma2d.Init.OutputOffset = 0;
 80018be:	60c3      	str	r3, [r0, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80018c0:	6283      	str	r3, [r0, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80018c2:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80018c4:	6303      	str	r3, [r0, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80018c6:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80018c8:	f000 fe81 	bl	80025ce <HAL_DMA2D_Init>
 80018cc:	b928      	cbnz	r0, 80018da <MX_DMA2D_Init+0x2a>
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80018ce:	2101      	movs	r1, #1
 80018d0:	4804      	ldr	r0, [pc, #16]	; (80018e4 <MX_DMA2D_Init+0x34>)
 80018d2:	f001 f805 	bl	80028e0 <HAL_DMA2D_ConfigLayer>
 80018d6:	b910      	cbnz	r0, 80018de <MX_DMA2D_Init+0x2e>
}
 80018d8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80018da:	f7ff ffd9 	bl	8001890 <Error_Handler>
    Error_Handler();
 80018de:	f7ff ffd7 	bl	8001890 <Error_Handler>
 80018e2:	bf00      	nop
 80018e4:	20008ae8 	.word	0x20008ae8
 80018e8:	4002b000 	.word	0x4002b000

080018ec <MX_FMC_Init>:
{
 80018ec:	b500      	push	{lr}
 80018ee:	b089      	sub	sp, #36	; 0x24
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80018f0:	4815      	ldr	r0, [pc, #84]	; (8001948 <MX_FMC_Init+0x5c>)
 80018f2:	4b16      	ldr	r3, [pc, #88]	; (800194c <MX_FMC_Init+0x60>)
 80018f4:	6003      	str	r3, [r0, #0]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 80018f6:	2301      	movs	r3, #1
 80018f8:	6043      	str	r3, [r0, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80018fa:	2300      	movs	r3, #0
 80018fc:	6083      	str	r3, [r0, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80018fe:	2104      	movs	r1, #4
 8001900:	60c1      	str	r1, [r0, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001902:	2210      	movs	r2, #16
 8001904:	6102      	str	r2, [r0, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001906:	2240      	movs	r2, #64	; 0x40
 8001908:	6142      	str	r2, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800190a:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800190e:	6182      	str	r2, [r0, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001910:	61c3      	str	r3, [r0, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001912:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001916:	6202      	str	r2, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001918:	6243      	str	r3, [r0, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 800191a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800191e:	6283      	str	r3, [r0, #40]	; 0x28
  SdramTiming.LoadToActiveDelay = 2;
 8001920:	2302      	movs	r3, #2
 8001922:	9301      	str	r3, [sp, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001924:	2207      	movs	r2, #7
 8001926:	9202      	str	r2, [sp, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001928:	9103      	str	r1, [sp, #12]
  SdramTiming.RowCycleDelay = 7;
 800192a:	9204      	str	r2, [sp, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800192c:	2203      	movs	r2, #3
 800192e:	9205      	str	r2, [sp, #20]
  SdramTiming.RPDelay = 2;
 8001930:	9306      	str	r3, [sp, #24]
  SdramTiming.RCDDelay = 2;
 8001932:	9307      	str	r3, [sp, #28]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001934:	4469      	add	r1, sp
 8001936:	f003 fadf 	bl	8004ef8 <HAL_SDRAM_Init>
 800193a:	b910      	cbnz	r0, 8001942 <MX_FMC_Init+0x56>
}
 800193c:	b009      	add	sp, #36	; 0x24
 800193e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler( );
 8001942:	f7ff ffa5 	bl	8001890 <Error_Handler>
 8001946:	bf00      	nop
 8001948:	20008b28 	.word	0x20008b28
 800194c:	a0000140 	.word	0xa0000140

08001950 <MX_I2C3_Init>:
{
 8001950:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 8001952:	4811      	ldr	r0, [pc, #68]	; (8001998 <MX_I2C3_Init+0x48>)
 8001954:	4b11      	ldr	r3, [pc, #68]	; (800199c <MX_I2C3_Init+0x4c>)
 8001956:	6003      	str	r3, [r0, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001958:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <MX_I2C3_Init+0x50>)
 800195a:	6043      	str	r3, [r0, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800195c:	2300      	movs	r3, #0
 800195e:	6083      	str	r3, [r0, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001960:	60c3      	str	r3, [r0, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001962:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001966:	6102      	str	r2, [r0, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001968:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800196a:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800196c:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800196e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001970:	f002 f8be 	bl	8003af0 <HAL_I2C_Init>
 8001974:	b950      	cbnz	r0, 800198c <MX_I2C3_Init+0x3c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001976:	2100      	movs	r1, #0
 8001978:	4807      	ldr	r0, [pc, #28]	; (8001998 <MX_I2C3_Init+0x48>)
 800197a:	f002 fbd8 	bl	800412e <HAL_I2CEx_ConfigAnalogFilter>
 800197e:	b938      	cbnz	r0, 8001990 <MX_I2C3_Init+0x40>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001980:	2100      	movs	r1, #0
 8001982:	4805      	ldr	r0, [pc, #20]	; (8001998 <MX_I2C3_Init+0x48>)
 8001984:	f002 fbf5 	bl	8004172 <HAL_I2CEx_ConfigDigitalFilter>
 8001988:	b920      	cbnz	r0, 8001994 <MX_I2C3_Init+0x44>
}
 800198a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800198c:	f7ff ff80 	bl	8001890 <Error_Handler>
    Error_Handler();
 8001990:	f7ff ff7e 	bl	8001890 <Error_Handler>
    Error_Handler();
 8001994:	f7ff ff7c 	bl	8001890 <Error_Handler>
 8001998:	200085f8 	.word	0x200085f8
 800199c:	40005c00 	.word	0x40005c00
 80019a0:	000186a0 	.word	0x000186a0

080019a4 <MX_LTDC_Init>:
{
 80019a4:	b500      	push	{lr}
 80019a6:	b08f      	sub	sp, #60	; 0x3c
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80019a8:	2234      	movs	r2, #52	; 0x34
 80019aa:	2100      	movs	r1, #0
 80019ac:	a801      	add	r0, sp, #4
 80019ae:	f005 fc0f 	bl	80071d0 <memset>
  hltdc.Instance = LTDC;
 80019b2:	4827      	ldr	r0, [pc, #156]	; (8001a50 <MX_LTDC_Init+0xac>)
 80019b4:	4b27      	ldr	r3, [pc, #156]	; (8001a54 <MX_LTDC_Init+0xb0>)
 80019b6:	6003      	str	r3, [r0, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	6043      	str	r3, [r0, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80019bc:	6083      	str	r3, [r0, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80019be:	60c3      	str	r3, [r0, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80019c0:	6103      	str	r3, [r0, #16]
  hltdc.Init.HorizontalSync = 9;
 80019c2:	2209      	movs	r2, #9
 80019c4:	6142      	str	r2, [r0, #20]
  hltdc.Init.VerticalSync = 1;
 80019c6:	2201      	movs	r2, #1
 80019c8:	6182      	str	r2, [r0, #24]
  hltdc.Init.AccumulatedHBP = 29;
 80019ca:	221d      	movs	r2, #29
 80019cc:	61c2      	str	r2, [r0, #28]
  hltdc.Init.AccumulatedVBP = 3;
 80019ce:	2203      	movs	r2, #3
 80019d0:	6202      	str	r2, [r0, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 80019d2:	f240 120d 	movw	r2, #269	; 0x10d
 80019d6:	6242      	str	r2, [r0, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 80019d8:	f240 1243 	movw	r2, #323	; 0x143
 80019dc:	6282      	str	r2, [r0, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 80019de:	f240 1217 	movw	r2, #279	; 0x117
 80019e2:	62c2      	str	r2, [r0, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 80019e4:	f240 1247 	movw	r2, #327	; 0x147
 80019e8:	6302      	str	r2, [r0, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 80019ea:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 80019ee:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 80019f2:	f880 3036 	strb.w	r3, [r0, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 80019f6:	f002 fcb3 	bl	8004360 <HAL_LTDC_Init>
 80019fa:	bb20      	cbnz	r0, 8001a46 <MX_LTDC_Init+0xa2>
  pLayerCfg.WindowX0 = 0;
 80019fc:	2200      	movs	r2, #0
 80019fe:	9201      	str	r2, [sp, #4]
  pLayerCfg.WindowX1 = 240;
 8001a00:	21f0      	movs	r1, #240	; 0xf0
 8001a02:	9102      	str	r1, [sp, #8]
  pLayerCfg.WindowY0 = 0;
 8001a04:	9203      	str	r2, [sp, #12]
  pLayerCfg.WindowY1 = 320;
 8001a06:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001a0a:	9304      	str	r3, [sp, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001a0c:	2002      	movs	r0, #2
 8001a0e:	9005      	str	r0, [sp, #20]
  pLayerCfg.Alpha = 255;
 8001a10:	20ff      	movs	r0, #255	; 0xff
 8001a12:	9006      	str	r0, [sp, #24]
  pLayerCfg.Alpha0 = 0;
 8001a14:	9207      	str	r2, [sp, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001a16:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8001a1a:	9008      	str	r0, [sp, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001a1c:	2007      	movs	r0, #7
 8001a1e:	9009      	str	r0, [sp, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8001a20:	f04f 4050 	mov.w	r0, #3489660928	; 0xd0000000
 8001a24:	900a      	str	r0, [sp, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 8001a26:	910b      	str	r1, [sp, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 8001a28:	930c      	str	r3, [sp, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001a2a:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001a2e:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001a32:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001a36:	a901      	add	r1, sp, #4
 8001a38:	4805      	ldr	r0, [pc, #20]	; (8001a50 <MX_LTDC_Init+0xac>)
 8001a3a:	f002 fd7b 	bl	8004534 <HAL_LTDC_ConfigLayer>
 8001a3e:	b920      	cbnz	r0, 8001a4a <MX_LTDC_Init+0xa6>
}
 8001a40:	b00f      	add	sp, #60	; 0x3c
 8001a42:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001a46:	f7ff ff23 	bl	8001890 <Error_Handler>
    Error_Handler();
 8001a4a:	f7ff ff21 	bl	8001890 <Error_Handler>
 8001a4e:	bf00      	nop
 8001a50:	200086ac 	.word	0x200086ac
 8001a54:	40016800 	.word	0x40016800

08001a58 <MX_SPI5_Init>:
{
 8001a58:	b508      	push	{r3, lr}
  hspi5.Instance = SPI5;
 8001a5a:	480d      	ldr	r0, [pc, #52]	; (8001a90 <MX_SPI5_Init+0x38>)
 8001a5c:	4b0d      	ldr	r3, [pc, #52]	; (8001a94 <MX_SPI5_Init+0x3c>)
 8001a5e:	6003      	str	r3, [r0, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001a60:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001a64:	6043      	str	r3, [r0, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001a66:	2300      	movs	r3, #0
 8001a68:	6083      	str	r3, [r0, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a6a:	60c3      	str	r3, [r0, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a6c:	6103      	str	r3, [r0, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a6e:	6143      	str	r3, [r0, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001a70:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a74:	6182      	str	r2, [r0, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001a76:	2218      	movs	r2, #24
 8001a78:	61c2      	str	r2, [r0, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a7a:	6203      	str	r3, [r0, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a7c:	6243      	str	r3, [r0, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a7e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001a80:	230a      	movs	r3, #10
 8001a82:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001a84:	f003 fb68 	bl	8005158 <HAL_SPI_Init>
 8001a88:	b900      	cbnz	r0, 8001a8c <MX_SPI5_Init+0x34>
}
 8001a8a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001a8c:	f7ff ff00 	bl	8001890 <Error_Handler>
 8001a90:	2000864c 	.word	0x2000864c
 8001a94:	40015000 	.word	0x40015000

08001a98 <MX_TIM1_Init>:
{
 8001a98:	b500      	push	{lr}
 8001a9a:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	9302      	str	r3, [sp, #8]
 8001aa0:	9303      	str	r3, [sp, #12]
 8001aa2:	9304      	str	r3, [sp, #16]
 8001aa4:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa6:	9300      	str	r3, [sp, #0]
 8001aa8:	9301      	str	r3, [sp, #4]
  htim1.Instance = TIM1;
 8001aaa:	4813      	ldr	r0, [pc, #76]	; (8001af8 <MX_TIM1_Init+0x60>)
 8001aac:	4a13      	ldr	r2, [pc, #76]	; (8001afc <MX_TIM1_Init+0x64>)
 8001aae:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 8001ab0:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab2:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 65535;
 8001ab4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ab8:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aba:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8001abc:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001abe:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ac0:	f004 f806 	bl	8005ad0 <HAL_TIM_Base_Init>
 8001ac4:	b990      	cbnz	r0, 8001aec <MX_TIM1_Init+0x54>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001aca:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001acc:	a902      	add	r1, sp, #8
 8001ace:	480a      	ldr	r0, [pc, #40]	; (8001af8 <MX_TIM1_Init+0x60>)
 8001ad0:	f004 f836 	bl	8005b40 <HAL_TIM_ConfigClockSource>
 8001ad4:	b960      	cbnz	r0, 8001af0 <MX_TIM1_Init+0x58>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ada:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001adc:	4669      	mov	r1, sp
 8001ade:	4806      	ldr	r0, [pc, #24]	; (8001af8 <MX_TIM1_Init+0x60>)
 8001ae0:	f004 f8ae 	bl	8005c40 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae4:	b930      	cbnz	r0, 8001af4 <MX_TIM1_Init+0x5c>
}
 8001ae6:	b007      	add	sp, #28
 8001ae8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001aec:	f7ff fed0 	bl	8001890 <Error_Handler>
    Error_Handler();
 8001af0:	f7ff fece 	bl	8001890 <Error_Handler>
    Error_Handler();
 8001af4:	f7ff fecc 	bl	8001890 <Error_Handler>
 8001af8:	20008aa0 	.word	0x20008aa0
 8001afc:	40010000 	.word	0x40010000

08001b00 <MX_USART1_UART_Init>:
{
 8001b00:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8001b02:	480a      	ldr	r0, [pc, #40]	; (8001b2c <MX_USART1_UART_Init+0x2c>)
 8001b04:	4b0a      	ldr	r3, [pc, #40]	; (8001b30 <MX_USART1_UART_Init+0x30>)
 8001b06:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8001b08:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001b0c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b12:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b14:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b16:	220c      	movs	r2, #12
 8001b18:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b1a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b1c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b1e:	f004 f963 	bl	8005de8 <HAL_UART_Init>
 8001b22:	b900      	cbnz	r0, 8001b26 <MX_USART1_UART_Init+0x26>
}
 8001b24:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001b26:	f7ff feb3 	bl	8001890 <Error_Handler>
 8001b2a:	bf00      	nop
 8001b2c:	20008754 	.word	0x20008754
 8001b30:	40011000 	.word	0x40011000

08001b34 <MX_USB_OTG_HS_HCD_Init>:
{
 8001b34:	b508      	push	{r3, lr}
  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8001b36:	480a      	ldr	r0, [pc, #40]	; (8001b60 <MX_USB_OTG_HS_HCD_Init+0x2c>)
 8001b38:	4b0a      	ldr	r3, [pc, #40]	; (8001b64 <MX_USB_OTG_HS_HCD_Init+0x30>)
 8001b3a:	6003      	str	r3, [r0, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 8001b3c:	230c      	movs	r3, #12
 8001b3e:	6083      	str	r3, [r0, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 8001b40:	2301      	movs	r3, #1
 8001b42:	60c3      	str	r3, [r0, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8001b44:	2300      	movs	r3, #0
 8001b46:	6103      	str	r3, [r0, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8001b48:	2202      	movs	r2, #2
 8001b4a:	6182      	str	r2, [r0, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8001b4c:	61c3      	str	r3, [r0, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8001b4e:	6203      	str	r3, [r0, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8001b50:	62c3      	str	r3, [r0, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8001b52:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 8001b54:	f001 f919 	bl	8002d8a <HAL_HCD_Init>
 8001b58:	b900      	cbnz	r0, 8001b5c <MX_USB_OTG_HS_HCD_Init+0x28>
}
 8001b5a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001b5c:	f7ff fe98 	bl	8001890 <Error_Handler>
 8001b60:	20008798 	.word	0x20008798
 8001b64:	40040000 	.word	0x40040000

08001b68 <SystemClock_Config>:
{
 8001b68:	b500      	push	{lr}
 8001b6a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b6c:	2230      	movs	r2, #48	; 0x30
 8001b6e:	2100      	movs	r1, #0
 8001b70:	a808      	add	r0, sp, #32
 8001b72:	f005 fb2d 	bl	80071d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b76:	2300      	movs	r3, #0
 8001b78:	9303      	str	r3, [sp, #12]
 8001b7a:	9304      	str	r3, [sp, #16]
 8001b7c:	9305      	str	r3, [sp, #20]
 8001b7e:	9306      	str	r3, [sp, #24]
 8001b80:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b82:	9301      	str	r3, [sp, #4]
 8001b84:	4a20      	ldr	r2, [pc, #128]	; (8001c08 <SystemClock_Config+0xa0>)
 8001b86:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8001b88:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001b8c:	6411      	str	r1, [r2, #64]	; 0x40
 8001b8e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001b90:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8001b94:	9201      	str	r2, [sp, #4]
 8001b96:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001b98:	9302      	str	r3, [sp, #8]
 8001b9a:	4a1c      	ldr	r2, [pc, #112]	; (8001c0c <SystemClock_Config+0xa4>)
 8001b9c:	6813      	ldr	r3, [r2, #0]
 8001b9e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ba2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ba6:	6013      	str	r3, [r2, #0]
 8001ba8:	6813      	ldr	r3, [r2, #0]
 8001baa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001bae:	9302      	str	r3, [sp, #8]
 8001bb0:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001bb6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001bba:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bbc:	2302      	movs	r3, #2
 8001bbe:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bc0:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001bc4:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001bc6:	2204      	movs	r2, #4
 8001bc8:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001bca:	2248      	movs	r2, #72	; 0x48
 8001bcc:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bce:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bd4:	a808      	add	r0, sp, #32
 8001bd6:	f002 fcf5 	bl	80045c4 <HAL_RCC_OscConfig>
 8001bda:	b980      	cbnz	r0, 8001bfe <SystemClock_Config+0x96>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bdc:	230f      	movs	r3, #15
 8001bde:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001be0:	2102      	movs	r1, #2
 8001be2:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001be4:	2300      	movs	r3, #0
 8001be6:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001be8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001bec:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bee:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bf0:	a803      	add	r0, sp, #12
 8001bf2:	f002 ff49 	bl	8004a88 <HAL_RCC_ClockConfig>
 8001bf6:	b920      	cbnz	r0, 8001c02 <SystemClock_Config+0x9a>
}
 8001bf8:	b015      	add	sp, #84	; 0x54
 8001bfa:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001bfe:	f7ff fe47 	bl	8001890 <Error_Handler>
    Error_Handler();
 8001c02:	f7ff fe45 	bl	8001890 <Error_Handler>
 8001c06:	bf00      	nop
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40007000 	.word	0x40007000

08001c10 <main>:
{
 8001c10:	b508      	push	{r3, lr}
  HAL_Init();
 8001c12:	f000 fbf3 	bl	80023fc <HAL_Init>
  SystemClock_Config();
 8001c16:	f7ff ffa7 	bl	8001b68 <SystemClock_Config>
  MX_GPIO_Init();
 8001c1a:	f7ff fd5b 	bl	80016d4 <MX_GPIO_Init>
  MX_CRC_Init();
 8001c1e:	f7ff fe39 	bl	8001894 <MX_CRC_Init>
  MX_DMA2D_Init();
 8001c22:	f7ff fe45 	bl	80018b0 <MX_DMA2D_Init>
  MX_FMC_Init();
 8001c26:	f7ff fe61 	bl	80018ec <MX_FMC_Init>
  MX_I2C3_Init();
 8001c2a:	f7ff fe91 	bl	8001950 <MX_I2C3_Init>
  MX_LTDC_Init();
 8001c2e:	f7ff feb9 	bl	80019a4 <MX_LTDC_Init>
  MX_SPI5_Init();
 8001c32:	f7ff ff11 	bl	8001a58 <MX_SPI5_Init>
  MX_TIM1_Init();
 8001c36:	f7ff ff2f 	bl	8001a98 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001c3a:	f7ff ff61 	bl	8001b00 <MX_USART1_UART_Init>
  MX_USB_OTG_HS_HCD_Init();
 8001c3e:	f7ff ff79 	bl	8001b34 <MX_USB_OTG_HS_HCD_Init>
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001c42:	2300      	movs	r3, #0
 8001c44:	4a03      	ldr	r2, [pc, #12]	; (8001c54 <main+0x44>)
 8001c46:	6013      	str	r3, [r2, #0]
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8001c48:	4a03      	ldr	r2, [pc, #12]	; (8001c58 <main+0x48>)
 8001c4a:	6013      	str	r3, [r2, #0]
  app_main();
 8001c4c:	f7fe fce8 	bl	8000620 <app_main>
  while (1)
 8001c50:	e7fe      	b.n	8001c50 <main+0x40>
 8001c52:	bf00      	nop
 8001c54:	200085f4 	.word	0x200085f4
 8001c58:	20008a9c 	.word	0x20008a9c

08001c5c <HAL_FMC_MspInit>:
static void HAL_FMC_MspInit(void){
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
  if (FMC_Initialized) {
 8001c5c:	4b2e      	ldr	r3, [pc, #184]	; (8001d18 <HAL_FMC_MspInit+0xbc>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	b103      	cbz	r3, 8001c64 <HAL_FMC_MspInit+0x8>
 8001c62:	4770      	bx	lr
static void HAL_FMC_MspInit(void){
 8001c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c68:	b086      	sub	sp, #24
    return;
  }
  FMC_Initialized = 1;
 8001c6a:	f04f 0801 	mov.w	r8, #1
 8001c6e:	4b2a      	ldr	r3, [pc, #168]	; (8001d18 <HAL_FMC_MspInit+0xbc>)
 8001c70:	f8c3 8000 	str.w	r8, [r3]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001c74:	2400      	movs	r4, #0
 8001c76:	9400      	str	r4, [sp, #0]
 8001c78:	4b28      	ldr	r3, [pc, #160]	; (8001d1c <HAL_FMC_MspInit+0xc0>)
 8001c7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c7c:	ea42 0208 	orr.w	r2, r2, r8
 8001c80:	639a      	str	r2, [r3, #56]	; 0x38
 8001c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c84:	ea03 0308 	and.w	r3, r3, r8
 8001c88:	9300      	str	r3, [sp, #0]
 8001c8a:	9b00      	ldr	r3, [sp, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8001c8c:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001c90:	9301      	str	r3, [sp, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c92:	2702      	movs	r7, #2
 8001c94:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c96:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c98:	2603      	movs	r6, #3
 8001c9a:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c9c:	250c      	movs	r5, #12
 8001c9e:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ca0:	a901      	add	r1, sp, #4
 8001ca2:	481f      	ldr	r0, [pc, #124]	; (8001d20 <HAL_FMC_MspInit+0xc4>)
 8001ca4:	f000 fe7e 	bl	80029a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001ca8:	f8cd 8004 	str.w	r8, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cac:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb0:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cb2:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001cb4:	a901      	add	r1, sp, #4
 8001cb6:	481b      	ldr	r0, [pc, #108]	; (8001d24 <HAL_FMC_MspInit+0xc8>)
 8001cb8:	f000 fe74 	bl	80029a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8001cbc:	f248 1333 	movw	r3, #33075	; 0x8133
 8001cc0:	9301      	str	r3, [sp, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc2:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc4:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc6:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cc8:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001cca:	a901      	add	r1, sp, #4
 8001ccc:	4816      	ldr	r0, [pc, #88]	; (8001d28 <HAL_FMC_MspInit+0xcc>)
 8001cce:	f000 fe69 	bl	80029a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001cd2:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001cd6:	9301      	str	r3, [sp, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd8:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cda:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cdc:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cde:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ce0:	a901      	add	r1, sp, #4
 8001ce2:	4812      	ldr	r0, [pc, #72]	; (8001d2c <HAL_FMC_MspInit+0xd0>)
 8001ce4:	f000 fe5e 	bl	80029a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001ce8:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001cec:	9301      	str	r3, [sp, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cee:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cf2:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001cf4:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cf6:	a901      	add	r1, sp, #4
 8001cf8:	480d      	ldr	r0, [pc, #52]	; (8001d30 <HAL_FMC_MspInit+0xd4>)
 8001cfa:	f000 fe53 	bl	80029a4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8001cfe:	2360      	movs	r3, #96	; 0x60
 8001d00:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d02:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d04:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d06:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001d08:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d0a:	a901      	add	r1, sp, #4
 8001d0c:	4809      	ldr	r0, [pc, #36]	; (8001d34 <HAL_FMC_MspInit+0xd8>)
 8001d0e:	f000 fe49 	bl	80029a4 <HAL_GPIO_Init>

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001d12:	b006      	add	sp, #24
 8001d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001d18:	2000043c 	.word	0x2000043c
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	40021400 	.word	0x40021400
 8001d24:	40020800 	.word	0x40020800
 8001d28:	40021800 	.word	0x40021800
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	40020c00 	.word	0x40020c00
 8001d34:	40020400 	.word	0x40020400

08001d38 <HAL_MspInit>:
{
 8001d38:	b500      	push	{lr}
 8001d3a:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	9200      	str	r2, [sp, #0]
 8001d40:	4b0d      	ldr	r3, [pc, #52]	; (8001d78 <HAL_MspInit+0x40>)
 8001d42:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001d44:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8001d48:	6459      	str	r1, [r3, #68]	; 0x44
 8001d4a:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001d4c:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8001d50:	9100      	str	r1, [sp, #0]
 8001d52:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d54:	9201      	str	r2, [sp, #4]
 8001d56:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001d58:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8001d5c:	6419      	str	r1, [r3, #64]	; 0x40
 8001d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d64:	9301      	str	r3, [sp, #4]
 8001d66:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d68:	210f      	movs	r1, #15
 8001d6a:	f06f 0001 	mvn.w	r0, #1
 8001d6e:	f000 fb97 	bl	80024a0 <HAL_NVIC_SetPriority>
}
 8001d72:	b003      	add	sp, #12
 8001d74:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d78:	40023800 	.word	0x40023800

08001d7c <HAL_CRC_MspInit>:
  if(hcrc->Instance==CRC)
 8001d7c:	6802      	ldr	r2, [r0, #0]
 8001d7e:	4b09      	ldr	r3, [pc, #36]	; (8001da4 <HAL_CRC_MspInit+0x28>)
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d000      	beq.n	8001d86 <HAL_CRC_MspInit+0xa>
 8001d84:	4770      	bx	lr
{
 8001d86:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8001d88:	2300      	movs	r3, #0
 8001d8a:	9301      	str	r3, [sp, #4]
 8001d8c:	4b06      	ldr	r3, [pc, #24]	; (8001da8 <HAL_CRC_MspInit+0x2c>)
 8001d8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d90:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001d94:	631a      	str	r2, [r3, #48]	; 0x30
 8001d96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d9c:	9301      	str	r3, [sp, #4]
 8001d9e:	9b01      	ldr	r3, [sp, #4]
}
 8001da0:	b002      	add	sp, #8
 8001da2:	4770      	bx	lr
 8001da4:	40023000 	.word	0x40023000
 8001da8:	40023800 	.word	0x40023800

08001dac <HAL_DMA2D_MspInit>:
  if(hdma2d->Instance==DMA2D)
 8001dac:	6802      	ldr	r2, [r0, #0]
 8001dae:	4b0e      	ldr	r3, [pc, #56]	; (8001de8 <HAL_DMA2D_MspInit+0x3c>)
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d000      	beq.n	8001db6 <HAL_DMA2D_MspInit+0xa>
 8001db4:	4770      	bx	lr
{
 8001db6:	b500      	push	{lr}
 8001db8:	b083      	sub	sp, #12
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001dba:	2200      	movs	r2, #0
 8001dbc:	9201      	str	r2, [sp, #4]
 8001dbe:	f5a3 43f0 	sub.w	r3, r3, #30720	; 0x7800
 8001dc2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001dc4:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8001dc8:	6319      	str	r1, [r3, #48]	; 0x30
 8001dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dcc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001dd0:	9301      	str	r3, [sp, #4]
 8001dd2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001dd4:	2105      	movs	r1, #5
 8001dd6:	205a      	movs	r0, #90	; 0x5a
 8001dd8:	f000 fb62 	bl	80024a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001ddc:	205a      	movs	r0, #90	; 0x5a
 8001dde:	f000 fb93 	bl	8002508 <HAL_NVIC_EnableIRQ>
}
 8001de2:	b003      	add	sp, #12
 8001de4:	f85d fb04 	ldr.w	pc, [sp], #4
 8001de8:	4002b000 	.word	0x4002b000

08001dec <HAL_I2C_MspInit>:
{
 8001dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001df0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df2:	2300      	movs	r3, #0
 8001df4:	9303      	str	r3, [sp, #12]
 8001df6:	9304      	str	r3, [sp, #16]
 8001df8:	9305      	str	r3, [sp, #20]
 8001dfa:	9306      	str	r3, [sp, #24]
 8001dfc:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C3)
 8001dfe:	6802      	ldr	r2, [r0, #0]
 8001e00:	4b21      	ldr	r3, [pc, #132]	; (8001e88 <HAL_I2C_MspInit+0x9c>)
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d002      	beq.n	8001e0c <HAL_I2C_MspInit+0x20>
}
 8001e06:	b008      	add	sp, #32
 8001e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e0c:	2500      	movs	r5, #0
 8001e0e:	9500      	str	r5, [sp, #0]
 8001e10:	4c1e      	ldr	r4, [pc, #120]	; (8001e8c <HAL_I2C_MspInit+0xa0>)
 8001e12:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001e14:	f043 0304 	orr.w	r3, r3, #4
 8001e18:	6323      	str	r3, [r4, #48]	; 0x30
 8001e1a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	9300      	str	r3, [sp, #0]
 8001e22:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e24:	9501      	str	r5, [sp, #4]
 8001e26:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001e28:	f043 0301 	orr.w	r3, r3, #1
 8001e2c:	6323      	str	r3, [r4, #48]	; 0x30
 8001e2e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001e30:	f003 0301 	and.w	r3, r3, #1
 8001e34:	9301      	str	r3, [sp, #4]
 8001e36:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001e38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e3c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e3e:	f04f 0812 	mov.w	r8, #18
 8001e42:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e46:	2701      	movs	r7, #1
 8001e48:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4a:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e4c:	2604      	movs	r6, #4
 8001e4e:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001e50:	a903      	add	r1, sp, #12
 8001e52:	480f      	ldr	r0, [pc, #60]	; (8001e90 <HAL_I2C_MspInit+0xa4>)
 8001e54:	f000 fda6 	bl	80029a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001e58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e5c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e5e:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e62:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e64:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001e66:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001e68:	a903      	add	r1, sp, #12
 8001e6a:	480a      	ldr	r0, [pc, #40]	; (8001e94 <HAL_I2C_MspInit+0xa8>)
 8001e6c:	f000 fd9a 	bl	80029a4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001e70:	9502      	str	r5, [sp, #8]
 8001e72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e74:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e78:	6423      	str	r3, [r4, #64]	; 0x40
 8001e7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001e7c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e80:	9302      	str	r3, [sp, #8]
 8001e82:	9b02      	ldr	r3, [sp, #8]
}
 8001e84:	e7bf      	b.n	8001e06 <HAL_I2C_MspInit+0x1a>
 8001e86:	bf00      	nop
 8001e88:	40005c00 	.word	0x40005c00
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40020800 	.word	0x40020800
 8001e94:	40020000 	.word	0x40020000

08001e98 <HAL_I2C_MspDeInit>:
{
 8001e98:	b508      	push	{r3, lr}
  if(hi2c->Instance==I2C3)
 8001e9a:	6802      	ldr	r2, [r0, #0]
 8001e9c:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <HAL_I2C_MspDeInit+0x2c>)
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d000      	beq.n	8001ea4 <HAL_I2C_MspDeInit+0xc>
}
 8001ea2:	bd08      	pop	{r3, pc}
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001ea4:	4a08      	ldr	r2, [pc, #32]	; (8001ec8 <HAL_I2C_MspDeInit+0x30>)
 8001ea6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001ea8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001eac:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(I2C3_SDA_GPIO_Port, I2C3_SDA_Pin);
 8001eae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001eb2:	4806      	ldr	r0, [pc, #24]	; (8001ecc <HAL_I2C_MspDeInit+0x34>)
 8001eb4:	f000 fe6e 	bl	8002b94 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(I2C3_SCL_GPIO_Port, I2C3_SCL_Pin);
 8001eb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ebc:	4804      	ldr	r0, [pc, #16]	; (8001ed0 <HAL_I2C_MspDeInit+0x38>)
 8001ebe:	f000 fe69 	bl	8002b94 <HAL_GPIO_DeInit>
}
 8001ec2:	e7ee      	b.n	8001ea2 <HAL_I2C_MspDeInit+0xa>
 8001ec4:	40005c00 	.word	0x40005c00
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	40020800 	.word	0x40020800
 8001ed0:	40020000 	.word	0x40020000

08001ed4 <HAL_LTDC_MspInit>:
{
 8001ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ed8:	b098      	sub	sp, #96	; 0x60
 8001eda:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001edc:	2100      	movs	r1, #0
 8001ede:	9113      	str	r1, [sp, #76]	; 0x4c
 8001ee0:	9114      	str	r1, [sp, #80]	; 0x50
 8001ee2:	9115      	str	r1, [sp, #84]	; 0x54
 8001ee4:	9116      	str	r1, [sp, #88]	; 0x58
 8001ee6:	9117      	str	r1, [sp, #92]	; 0x5c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ee8:	2230      	movs	r2, #48	; 0x30
 8001eea:	a807      	add	r0, sp, #28
 8001eec:	f005 f970 	bl	80071d0 <memset>
  if(hltdc->Instance==LTDC)
 8001ef0:	6822      	ldr	r2, [r4, #0]
 8001ef2:	4b64      	ldr	r3, [pc, #400]	; (8002084 <HAL_LTDC_MspInit+0x1b0>)
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d002      	beq.n	8001efe <HAL_LTDC_MspInit+0x2a>
}
 8001ef8:	b018      	add	sp, #96	; 0x60
 8001efa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001efe:	2308      	movs	r3, #8
 8001f00:	9307      	str	r3, [sp, #28]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 60;
 8001f02:	233c      	movs	r3, #60	; 0x3c
 8001f04:	930b      	str	r3, [sp, #44]	; 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8001f06:	2305      	movs	r3, #5
 8001f08:	930d      	str	r3, [sp, #52]	; 0x34
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8001f0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f0e:	9310      	str	r3, [sp, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f10:	a807      	add	r0, sp, #28
 8001f12:	f002 fead 	bl	8004c70 <HAL_RCCEx_PeriphCLKConfig>
 8001f16:	2800      	cmp	r0, #0
 8001f18:	f040 80b0 	bne.w	800207c <HAL_LTDC_MspInit+0x1a8>
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001f1c:	2400      	movs	r4, #0
 8001f1e:	9400      	str	r4, [sp, #0]
 8001f20:	4b59      	ldr	r3, [pc, #356]	; (8002088 <HAL_LTDC_MspInit+0x1b4>)
 8001f22:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f24:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8001f28:	645a      	str	r2, [r3, #68]	; 0x44
 8001f2a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001f2c:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8001f30:	9200      	str	r2, [sp, #0]
 8001f32:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001f34:	9401      	str	r4, [sp, #4]
 8001f36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f38:	f042 0220 	orr.w	r2, r2, #32
 8001f3c:	631a      	str	r2, [r3, #48]	; 0x30
 8001f3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f40:	f002 0220 	and.w	r2, r2, #32
 8001f44:	9201      	str	r2, [sp, #4]
 8001f46:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f48:	9402      	str	r4, [sp, #8]
 8001f4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f4c:	f042 0201 	orr.w	r2, r2, #1
 8001f50:	631a      	str	r2, [r3, #48]	; 0x30
 8001f52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f54:	f002 0201 	and.w	r2, r2, #1
 8001f58:	9202      	str	r2, [sp, #8]
 8001f5a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f5c:	9403      	str	r4, [sp, #12]
 8001f5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f60:	f042 0202 	orr.w	r2, r2, #2
 8001f64:	631a      	str	r2, [r3, #48]	; 0x30
 8001f66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f68:	f002 0202 	and.w	r2, r2, #2
 8001f6c:	9203      	str	r2, [sp, #12]
 8001f6e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001f70:	9404      	str	r4, [sp, #16]
 8001f72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f78:	631a      	str	r2, [r3, #48]	; 0x30
 8001f7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f7c:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8001f80:	9204      	str	r2, [sp, #16]
 8001f82:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f84:	9405      	str	r4, [sp, #20]
 8001f86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f88:	f042 0204 	orr.w	r2, r2, #4
 8001f8c:	631a      	str	r2, [r3, #48]	; 0x30
 8001f8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f90:	f002 0204 	and.w	r2, r2, #4
 8001f94:	9205      	str	r2, [sp, #20]
 8001f96:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f98:	9406      	str	r4, [sp, #24]
 8001f9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f9c:	f042 0208 	orr.w	r2, r2, #8
 8001fa0:	631a      	str	r2, [r3, #48]	; 0x30
 8001fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa4:	f003 0308 	and.w	r3, r3, #8
 8001fa8:	9306      	str	r3, [sp, #24]
 8001faa:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001fac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fb0:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb2:	2502      	movs	r5, #2
 8001fb4:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	9415      	str	r4, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb8:	9416      	str	r4, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001fba:	260e      	movs	r6, #14
 8001fbc:	9617      	str	r6, [sp, #92]	; 0x5c
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001fbe:	a913      	add	r1, sp, #76	; 0x4c
 8001fc0:	4832      	ldr	r0, [pc, #200]	; (800208c <HAL_LTDC_MspInit+0x1b8>)
 8001fc2:	f000 fcef 	bl	80029a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001fc6:	f641 0358 	movw	r3, #6232	; 0x1858
 8001fca:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fcc:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	9415      	str	r4, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd0:	9416      	str	r4, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001fd2:	9617      	str	r6, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd4:	a913      	add	r1, sp, #76	; 0x4c
 8001fd6:	482e      	ldr	r0, [pc, #184]	; (8002090 <HAL_LTDC_MspInit+0x1bc>)
 8001fd8:	f000 fce4 	bl	80029a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe0:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe2:	9415      	str	r4, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fe4:	9416      	str	r4, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001fe6:	f04f 0809 	mov.w	r8, #9
 8001fea:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fee:	4f29      	ldr	r7, [pc, #164]	; (8002094 <HAL_LTDC_MspInit+0x1c0>)
 8001ff0:	a913      	add	r1, sp, #76	; 0x4c
 8001ff2:	4638      	mov	r0, r7
 8001ff4:	f000 fcd6 	bl	80029a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001ff8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001ffc:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ffe:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002000:	9415      	str	r4, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002002:	9416      	str	r4, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002004:	9617      	str	r6, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002006:	a913      	add	r1, sp, #76	; 0x4c
 8002008:	4638      	mov	r0, r7
 800200a:	f000 fccb 	bl	80029a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 800200e:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8002012:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002014:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002016:	9415      	str	r4, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002018:	9416      	str	r4, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800201a:	9617      	str	r6, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800201c:	f507 57a0 	add.w	r7, r7, #5120	; 0x1400
 8002020:	a913      	add	r1, sp, #76	; 0x4c
 8002022:	4638      	mov	r0, r7
 8002024:	f000 fcbe 	bl	80029a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8002028:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800202c:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202e:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	9415      	str	r4, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002032:	9416      	str	r4, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002034:	9617      	str	r6, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002036:	a913      	add	r1, sp, #76	; 0x4c
 8002038:	4817      	ldr	r0, [pc, #92]	; (8002098 <HAL_LTDC_MspInit+0x1c4>)
 800203a:	f000 fcb3 	bl	80029a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 800203e:	2348      	movs	r3, #72	; 0x48
 8002040:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002042:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	9415      	str	r4, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002046:	9416      	str	r4, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002048:	9617      	str	r6, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800204a:	a913      	add	r1, sp, #76	; 0x4c
 800204c:	4813      	ldr	r0, [pc, #76]	; (800209c <HAL_LTDC_MspInit+0x1c8>)
 800204e:	f000 fca9 	bl	80029a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8002052:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002056:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002058:	9514      	str	r5, [sp, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	9415      	str	r4, [sp, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205c:	9416      	str	r4, [sp, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800205e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002062:	a913      	add	r1, sp, #76	; 0x4c
 8002064:	4638      	mov	r0, r7
 8002066:	f000 fc9d 	bl	80029a4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 800206a:	4622      	mov	r2, r4
 800206c:	2105      	movs	r1, #5
 800206e:	2058      	movs	r0, #88	; 0x58
 8002070:	f000 fa16 	bl	80024a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8002074:	2058      	movs	r0, #88	; 0x58
 8002076:	f000 fa47 	bl	8002508 <HAL_NVIC_EnableIRQ>
}
 800207a:	e73d      	b.n	8001ef8 <HAL_LTDC_MspInit+0x24>
      Error_Handler();
 800207c:	f7ff fc08 	bl	8001890 <Error_Handler>
 8002080:	e74c      	b.n	8001f1c <HAL_LTDC_MspInit+0x48>
 8002082:	bf00      	nop
 8002084:	40016800 	.word	0x40016800
 8002088:	40023800 	.word	0x40023800
 800208c:	40021400 	.word	0x40021400
 8002090:	40020000 	.word	0x40020000
 8002094:	40020400 	.word	0x40020400
 8002098:	40020800 	.word	0x40020800
 800209c:	40020c00 	.word	0x40020c00

080020a0 <HAL_SPI_MspInit>:
{
 80020a0:	b500      	push	{lr}
 80020a2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a4:	2300      	movs	r3, #0
 80020a6:	9303      	str	r3, [sp, #12]
 80020a8:	9304      	str	r3, [sp, #16]
 80020aa:	9305      	str	r3, [sp, #20]
 80020ac:	9306      	str	r3, [sp, #24]
 80020ae:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI5)
 80020b0:	6802      	ldr	r2, [r0, #0]
 80020b2:	4b15      	ldr	r3, [pc, #84]	; (8002108 <HAL_SPI_MspInit+0x68>)
 80020b4:	429a      	cmp	r2, r3
 80020b6:	d002      	beq.n	80020be <HAL_SPI_MspInit+0x1e>
}
 80020b8:	b009      	add	sp, #36	; 0x24
 80020ba:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI5_CLK_ENABLE();
 80020be:	2200      	movs	r2, #0
 80020c0:	9201      	str	r2, [sp, #4]
 80020c2:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 80020c6:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80020c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80020cc:	6459      	str	r1, [r3, #68]	; 0x44
 80020ce:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80020d0:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
 80020d4:	9101      	str	r1, [sp, #4]
 80020d6:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80020d8:	9202      	str	r2, [sp, #8]
 80020da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80020dc:	f041 0120 	orr.w	r1, r1, #32
 80020e0:	6319      	str	r1, [r3, #48]	; 0x30
 80020e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e4:	f003 0320 	and.w	r3, r3, #32
 80020e8:	9302      	str	r3, [sp, #8]
 80020ea:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80020ec:	f44f 7360 	mov.w	r3, #896	; 0x380
 80020f0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f2:	2302      	movs	r3, #2
 80020f4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f6:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f8:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80020fa:	2305      	movs	r3, #5
 80020fc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020fe:	a903      	add	r1, sp, #12
 8002100:	4802      	ldr	r0, [pc, #8]	; (800210c <HAL_SPI_MspInit+0x6c>)
 8002102:	f000 fc4f 	bl	80029a4 <HAL_GPIO_Init>
}
 8002106:	e7d7      	b.n	80020b8 <HAL_SPI_MspInit+0x18>
 8002108:	40015000 	.word	0x40015000
 800210c:	40021400 	.word	0x40021400

08002110 <HAL_SPI_MspDeInit>:
{
 8002110:	b508      	push	{r3, lr}
  if(hspi->Instance==SPI5)
 8002112:	6802      	ldr	r2, [r0, #0]
 8002114:	4b07      	ldr	r3, [pc, #28]	; (8002134 <HAL_SPI_MspDeInit+0x24>)
 8002116:	429a      	cmp	r2, r3
 8002118:	d000      	beq.n	800211c <HAL_SPI_MspDeInit+0xc>
}
 800211a:	bd08      	pop	{r3, pc}
    __HAL_RCC_SPI5_CLK_DISABLE();
 800211c:	4a06      	ldr	r2, [pc, #24]	; (8002138 <HAL_SPI_MspDeInit+0x28>)
 800211e:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8002120:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002124:	6453      	str	r3, [r2, #68]	; 0x44
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8002126:	f44f 7160 	mov.w	r1, #896	; 0x380
 800212a:	4804      	ldr	r0, [pc, #16]	; (800213c <HAL_SPI_MspDeInit+0x2c>)
 800212c:	f000 fd32 	bl	8002b94 <HAL_GPIO_DeInit>
}
 8002130:	e7f3      	b.n	800211a <HAL_SPI_MspDeInit+0xa>
 8002132:	bf00      	nop
 8002134:	40015000 	.word	0x40015000
 8002138:	40023800 	.word	0x40023800
 800213c:	40021400 	.word	0x40021400

08002140 <HAL_TIM_Base_MspInit>:
  if(htim_base->Instance==TIM1)
 8002140:	6802      	ldr	r2, [r0, #0]
 8002142:	4b09      	ldr	r3, [pc, #36]	; (8002168 <HAL_TIM_Base_MspInit+0x28>)
 8002144:	429a      	cmp	r2, r3
 8002146:	d000      	beq.n	800214a <HAL_TIM_Base_MspInit+0xa>
 8002148:	4770      	bx	lr
{
 800214a:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 800214c:	2300      	movs	r3, #0
 800214e:	9301      	str	r3, [sp, #4]
 8002150:	4b06      	ldr	r3, [pc, #24]	; (800216c <HAL_TIM_Base_MspInit+0x2c>)
 8002152:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002154:	f042 0201 	orr.w	r2, r2, #1
 8002158:	645a      	str	r2, [r3, #68]	; 0x44
 800215a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	9301      	str	r3, [sp, #4]
 8002162:	9b01      	ldr	r3, [sp, #4]
}
 8002164:	b002      	add	sp, #8
 8002166:	4770      	bx	lr
 8002168:	40010000 	.word	0x40010000
 800216c:	40023800 	.word	0x40023800

08002170 <HAL_UART_MspInit>:
{
 8002170:	b500      	push	{lr}
 8002172:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	2300      	movs	r3, #0
 8002176:	9303      	str	r3, [sp, #12]
 8002178:	9304      	str	r3, [sp, #16]
 800217a:	9305      	str	r3, [sp, #20]
 800217c:	9306      	str	r3, [sp, #24]
 800217e:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8002180:	6802      	ldr	r2, [r0, #0]
 8002182:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002186:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 800218a:	429a      	cmp	r2, r3
 800218c:	d002      	beq.n	8002194 <HAL_UART_MspInit+0x24>
}
 800218e:	b009      	add	sp, #36	; 0x24
 8002190:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8002194:	2200      	movs	r2, #0
 8002196:	9201      	str	r2, [sp, #4]
 8002198:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 800219c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800219e:	f041 0110 	orr.w	r1, r1, #16
 80021a2:	6459      	str	r1, [r3, #68]	; 0x44
 80021a4:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80021a6:	f001 0110 	and.w	r1, r1, #16
 80021aa:	9101      	str	r1, [sp, #4]
 80021ac:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ae:	9202      	str	r2, [sp, #8]
 80021b0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021b2:	f041 0101 	orr.w	r1, r1, #1
 80021b6:	6319      	str	r1, [r3, #48]	; 0x30
 80021b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	9302      	str	r3, [sp, #8]
 80021c0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80021c2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80021c6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2302      	movs	r3, #2
 80021ca:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ce:	2303      	movs	r3, #3
 80021d0:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80021d2:	2307      	movs	r3, #7
 80021d4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021d6:	a903      	add	r1, sp, #12
 80021d8:	4801      	ldr	r0, [pc, #4]	; (80021e0 <HAL_UART_MspInit+0x70>)
 80021da:	f000 fbe3 	bl	80029a4 <HAL_GPIO_Init>
}
 80021de:	e7d6      	b.n	800218e <HAL_UART_MspInit+0x1e>
 80021e0:	40020000 	.word	0x40020000

080021e4 <HAL_HCD_MspInit>:
{
 80021e4:	b570      	push	{r4, r5, r6, lr}
 80021e6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e8:	2300      	movs	r3, #0
 80021ea:	9303      	str	r3, [sp, #12]
 80021ec:	9304      	str	r3, [sp, #16]
 80021ee:	9305      	str	r3, [sp, #20]
 80021f0:	9306      	str	r3, [sp, #24]
 80021f2:	9307      	str	r3, [sp, #28]
  if(hhcd->Instance==USB_OTG_HS)
 80021f4:	6802      	ldr	r2, [r0, #0]
 80021f6:	4b1e      	ldr	r3, [pc, #120]	; (8002270 <HAL_HCD_MspInit+0x8c>)
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d001      	beq.n	8002200 <HAL_HCD_MspInit+0x1c>
}
 80021fc:	b008      	add	sp, #32
 80021fe:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002200:	2400      	movs	r4, #0
 8002202:	9401      	str	r4, [sp, #4]
 8002204:	4d1b      	ldr	r5, [pc, #108]	; (8002274 <HAL_HCD_MspInit+0x90>)
 8002206:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002208:	f043 0302 	orr.w	r3, r3, #2
 800220c:	632b      	str	r3, [r5, #48]	; 0x30
 800220e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002210:	f003 0302 	and.w	r3, r3, #2
 8002214:	9301      	str	r3, [sp, #4]
 8002216:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8002218:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 800221c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221e:	2302      	movs	r3, #2
 8002220:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002222:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002224:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8002226:	230c      	movs	r3, #12
 8002228:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800222a:	4e13      	ldr	r6, [pc, #76]	; (8002278 <HAL_HCD_MspInit+0x94>)
 800222c:	eb0d 0103 	add.w	r1, sp, r3
 8002230:	4630      	mov	r0, r6
 8002232:	f000 fbb7 	bl	80029a4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8002236:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800223a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800223c:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223e:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8002240:	a903      	add	r1, sp, #12
 8002242:	4630      	mov	r0, r6
 8002244:	f000 fbae 	bl	80029a4 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8002248:	9402      	str	r4, [sp, #8]
 800224a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800224c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002250:	632b      	str	r3, [r5, #48]	; 0x30
 8002252:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002254:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002258:	9302      	str	r3, [sp, #8]
 800225a:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 800225c:	4622      	mov	r2, r4
 800225e:	2105      	movs	r1, #5
 8002260:	204d      	movs	r0, #77	; 0x4d
 8002262:	f000 f91d 	bl	80024a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8002266:	204d      	movs	r0, #77	; 0x4d
 8002268:	f000 f94e 	bl	8002508 <HAL_NVIC_EnableIRQ>
}
 800226c:	e7c6      	b.n	80021fc <HAL_HCD_MspInit+0x18>
 800226e:	bf00      	nop
 8002270:	40040000 	.word	0x40040000
 8002274:	40023800 	.word	0x40023800
 8002278:	40020400 	.word	0x40020400

0800227c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800227c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800227e:	f7ff fced 	bl	8001c5c <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002282:	bd08      	pop	{r3, pc}

08002284 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002284:	b510      	push	{r4, lr}
 8002286:	b088      	sub	sp, #32
 8002288:	4601      	mov	r1, r0
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800228a:	2200      	movs	r2, #0
 800228c:	2036      	movs	r0, #54	; 0x36
 800228e:	f000 f907 	bl	80024a0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002292:	2036      	movs	r0, #54	; 0x36
 8002294:	f000 f938 	bl	8002508 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002298:	2400      	movs	r4, #0
 800229a:	9401      	str	r4, [sp, #4]
 800229c:	4b14      	ldr	r3, [pc, #80]	; (80022f0 <HAL_InitTick+0x6c>)
 800229e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022a0:	f042 0210 	orr.w	r2, r2, #16
 80022a4:	641a      	str	r2, [r3, #64]	; 0x40
 80022a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a8:	f003 0310 	and.w	r3, r3, #16
 80022ac:	9301      	str	r3, [sp, #4]
 80022ae:	9b01      	ldr	r3, [sp, #4]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022b0:	a902      	add	r1, sp, #8
 80022b2:	a803      	add	r0, sp, #12
 80022b4:	f002 fcbe 	bl	8004c34 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80022b8:	f002 fc9c 	bl	8004bf4 <HAL_RCC_GetPCLK1Freq>
 80022bc:	0043      	lsls	r3, r0, #1
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022be:	480d      	ldr	r0, [pc, #52]	; (80022f4 <HAL_InitTick+0x70>)
 80022c0:	fba0 2303 	umull	r2, r3, r0, r3
 80022c4:	0c9b      	lsrs	r3, r3, #18
 80022c6:	3b01      	subs	r3, #1

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80022c8:	480b      	ldr	r0, [pc, #44]	; (80022f8 <HAL_InitTick+0x74>)
 80022ca:	4a0c      	ldr	r2, [pc, #48]	; (80022fc <HAL_InitTick+0x78>)
 80022cc:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80022ce:	f240 32e7 	movw	r2, #999	; 0x3e7
 80022d2:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80022d4:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 80022d6:	6104      	str	r4, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d8:	6084      	str	r4, [r0, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80022da:	f003 fbf9 	bl	8005ad0 <HAL_TIM_Base_Init>
 80022de:	b110      	cbz	r0, 80022e6 <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
  }

  /* Return function status */
  return HAL_ERROR;
 80022e0:	2001      	movs	r0, #1
}
 80022e2:	b008      	add	sp, #32
 80022e4:	bd10      	pop	{r4, pc}
    return HAL_TIM_Base_Start_IT(&htim6);
 80022e6:	4804      	ldr	r0, [pc, #16]	; (80022f8 <HAL_InitTick+0x74>)
 80022e8:	f003 fa88 	bl	80057fc <HAL_TIM_Base_Start_IT>
 80022ec:	e7f9      	b.n	80022e2 <HAL_InitTick+0x5e>
 80022ee:	bf00      	nop
 80022f0:	40023800 	.word	0x40023800
 80022f4:	431bde83 	.word	0x431bde83
 80022f8:	20008b5c 	.word	0x20008b5c
 80022fc:	40001000 	.word	0x40001000

08002300 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002300:	e7fe      	b.n	8002300 <NMI_Handler>

08002302 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002302:	e7fe      	b.n	8002302 <HardFault_Handler>

08002304 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002304:	e7fe      	b.n	8002304 <MemManage_Handler>

08002306 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002306:	e7fe      	b.n	8002306 <BusFault_Handler>

08002308 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002308:	e7fe      	b.n	8002308 <UsageFault_Handler>

0800230a <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800230a:	4770      	bx	lr

0800230c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800230c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800230e:	4802      	ldr	r0, [pc, #8]	; (8002318 <TIM6_DAC_IRQHandler+0xc>)
 8002310:	f003 fabc 	bl	800588c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002314:	bd08      	pop	{r3, pc}
 8002316:	bf00      	nop
 8002318:	20008b5c 	.word	0x20008b5c

0800231c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 800231c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 800231e:	4802      	ldr	r0, [pc, #8]	; (8002328 <OTG_HS_IRQHandler+0xc>)
 8002320:	f001 f8f2 	bl	8003508 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002324:	bd08      	pop	{r3, pc}
 8002326:	bf00      	nop
 8002328:	20008798 	.word	0x20008798

0800232c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800232c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800232e:	4802      	ldr	r0, [pc, #8]	; (8002338 <LTDC_IRQHandler+0xc>)
 8002330:	f002 f893 	bl	800445a <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8002334:	bd08      	pop	{r3, pc}
 8002336:	bf00      	nop
 8002338:	200086ac 	.word	0x200086ac

0800233c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 800233c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 800233e:	4802      	ldr	r0, [pc, #8]	; (8002348 <DMA2D_IRQHandler+0xc>)
 8002340:	f000 fa2f 	bl	80027a2 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8002344:	bd08      	pop	{r3, pc}
 8002346:	bf00      	nop
 8002348:	20008ae8 	.word	0x20008ae8

0800234c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800234c:	b510      	push	{r4, lr}
 800234e:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002350:	4a0c      	ldr	r2, [pc, #48]	; (8002384 <_sbrk+0x38>)
 8002352:	490d      	ldr	r1, [pc, #52]	; (8002388 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002354:	480d      	ldr	r0, [pc, #52]	; (800238c <_sbrk+0x40>)
 8002356:	6800      	ldr	r0, [r0, #0]
 8002358:	b140      	cbz	r0, 800236c <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800235a:	480c      	ldr	r0, [pc, #48]	; (800238c <_sbrk+0x40>)
 800235c:	6800      	ldr	r0, [r0, #0]
 800235e:	4403      	add	r3, r0
 8002360:	1a52      	subs	r2, r2, r1
 8002362:	4293      	cmp	r3, r2
 8002364:	d806      	bhi.n	8002374 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002366:	4a09      	ldr	r2, [pc, #36]	; (800238c <_sbrk+0x40>)
 8002368:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800236a:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800236c:	4807      	ldr	r0, [pc, #28]	; (800238c <_sbrk+0x40>)
 800236e:	4c08      	ldr	r4, [pc, #32]	; (8002390 <_sbrk+0x44>)
 8002370:	6004      	str	r4, [r0, #0]
 8002372:	e7f2      	b.n	800235a <_sbrk+0xe>
    errno = ENOMEM;
 8002374:	f004 fef4 	bl	8007160 <__errno>
 8002378:	230c      	movs	r3, #12
 800237a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800237c:	f04f 30ff 	mov.w	r0, #4294967295
 8002380:	e7f3      	b.n	800236a <_sbrk+0x1e>
 8002382:	bf00      	nop
 8002384:	20030000 	.word	0x20030000
 8002388:	00000400 	.word	0x00000400
 800238c:	20000440 	.word	0x20000440
 8002390:	20008bb8 	.word	0x20008bb8

08002394 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002394:	4a03      	ldr	r2, [pc, #12]	; (80023a4 <SystemInit+0x10>)
 8002396:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800239a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800239e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023a2:	4770      	bx	lr
 80023a4:	e000ed00 	.word	0xe000ed00

080023a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80023a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80023e0 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023ac:	480d      	ldr	r0, [pc, #52]	; (80023e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80023ae:	490e      	ldr	r1, [pc, #56]	; (80023e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80023b0:	4a0e      	ldr	r2, [pc, #56]	; (80023ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023b4:	e002      	b.n	80023bc <LoopCopyDataInit>

080023b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ba:	3304      	adds	r3, #4

080023bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023c0:	d3f9      	bcc.n	80023b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023c2:	4a0b      	ldr	r2, [pc, #44]	; (80023f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80023c4:	4c0b      	ldr	r4, [pc, #44]	; (80023f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80023c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023c8:	e001      	b.n	80023ce <LoopFillZerobss>

080023ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023cc:	3204      	adds	r2, #4

080023ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023d0:	d3fb      	bcc.n	80023ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80023d2:	f7ff ffdf 	bl	8002394 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023d6:	f004 fec9 	bl	800716c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023da:	f7ff fc19 	bl	8001c10 <main>
  bx  lr    
 80023de:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80023e0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80023e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023e8:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 80023ec:	0800a1d4 	.word	0x0800a1d4
  ldr r2, =_sbss
 80023f0:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 80023f4:	20008bb8 	.word	0x20008bb8

080023f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023f8:	e7fe      	b.n	80023f8 <ADC_IRQHandler>
	...

080023fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023fc:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023fe:	4b0b      	ldr	r3, [pc, #44]	; (800242c <HAL_Init+0x30>)
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002406:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800240e:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002410:	681a      	ldr	r2, [r3, #0]
 8002412:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002416:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002418:	2003      	movs	r0, #3
 800241a:	f000 f82f 	bl	800247c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800241e:	2000      	movs	r0, #0
 8002420:	f7ff ff30 	bl	8002284 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002424:	f7ff fc88 	bl	8001d38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002428:	2000      	movs	r0, #0
 800242a:	bd08      	pop	{r3, pc}
 800242c:	40023c00 	.word	0x40023c00

08002430 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002430:	4a03      	ldr	r2, [pc, #12]	; (8002440 <HAL_IncTick+0x10>)
 8002432:	6811      	ldr	r1, [r2, #0]
 8002434:	4b03      	ldr	r3, [pc, #12]	; (8002444 <HAL_IncTick+0x14>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	440b      	add	r3, r1
 800243a:	6013      	str	r3, [r2, #0]
}
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	20008ba4 	.word	0x20008ba4
 8002444:	2000007c 	.word	0x2000007c

08002448 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002448:	4b01      	ldr	r3, [pc, #4]	; (8002450 <HAL_GetTick+0x8>)
 800244a:	6818      	ldr	r0, [r3, #0]
}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	20008ba4 	.word	0x20008ba4

08002454 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002454:	b538      	push	{r3, r4, r5, lr}
 8002456:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002458:	f7ff fff6 	bl	8002448 <HAL_GetTick>
 800245c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800245e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002462:	d002      	beq.n	800246a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8002464:	4b04      	ldr	r3, [pc, #16]	; (8002478 <HAL_Delay+0x24>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800246a:	f7ff ffed 	bl	8002448 <HAL_GetTick>
 800246e:	1b40      	subs	r0, r0, r5
 8002470:	42a0      	cmp	r0, r4
 8002472:	d3fa      	bcc.n	800246a <HAL_Delay+0x16>
  {
  }
}
 8002474:	bd38      	pop	{r3, r4, r5, pc}
 8002476:	bf00      	nop
 8002478:	2000007c 	.word	0x2000007c

0800247c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800247c:	4a07      	ldr	r2, [pc, #28]	; (800249c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800247e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002480:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002484:	041b      	lsls	r3, r3, #16
 8002486:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002488:	0200      	lsls	r0, r0, #8
 800248a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800248e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002490:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002494:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002498:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800249a:	4770      	bx	lr
 800249c:	e000ed00 	.word	0xe000ed00

080024a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024a0:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024a2:	4b17      	ldr	r3, [pc, #92]	; (8002500 <HAL_NVIC_SetPriority+0x60>)
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024aa:	f1c3 0407 	rsb	r4, r3, #7
 80024ae:	2c04      	cmp	r4, #4
 80024b0:	bf28      	it	cs
 80024b2:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024b4:	1d1d      	adds	r5, r3, #4
 80024b6:	2d06      	cmp	r5, #6
 80024b8:	d918      	bls.n	80024ec <HAL_NVIC_SetPriority+0x4c>
 80024ba:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024bc:	f04f 35ff 	mov.w	r5, #4294967295
 80024c0:	fa05 f404 	lsl.w	r4, r5, r4
 80024c4:	ea21 0104 	bic.w	r1, r1, r4
 80024c8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024ca:	fa05 f303 	lsl.w	r3, r5, r3
 80024ce:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024d2:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80024d4:	2800      	cmp	r0, #0
 80024d6:	db0b      	blt.n	80024f0 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d8:	0109      	lsls	r1, r1, #4
 80024da:	b2c9      	uxtb	r1, r1
 80024dc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80024e0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80024e4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80024e8:	bc30      	pop	{r4, r5}
 80024ea:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024ec:	2300      	movs	r3, #0
 80024ee:	e7e5      	b.n	80024bc <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024f0:	f000 000f 	and.w	r0, r0, #15
 80024f4:	0109      	lsls	r1, r1, #4
 80024f6:	b2c9      	uxtb	r1, r1
 80024f8:	4b02      	ldr	r3, [pc, #8]	; (8002504 <HAL_NVIC_SetPriority+0x64>)
 80024fa:	5419      	strb	r1, [r3, r0]
 80024fc:	e7f4      	b.n	80024e8 <HAL_NVIC_SetPriority+0x48>
 80024fe:	bf00      	nop
 8002500:	e000ed00 	.word	0xe000ed00
 8002504:	e000ed14 	.word	0xe000ed14

08002508 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002508:	2800      	cmp	r0, #0
 800250a:	db07      	blt.n	800251c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800250c:	f000 021f 	and.w	r2, r0, #31
 8002510:	0940      	lsrs	r0, r0, #5
 8002512:	2301      	movs	r3, #1
 8002514:	4093      	lsls	r3, r2
 8002516:	4a02      	ldr	r2, [pc, #8]	; (8002520 <HAL_NVIC_EnableIRQ+0x18>)
 8002518:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	e000e100 	.word	0xe000e100

08002524 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002524:	b158      	cbz	r0, 800253e <HAL_CRC_Init+0x1a>
{
 8002526:	b510      	push	{r4, lr}
 8002528:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800252a:	7943      	ldrb	r3, [r0, #5]
 800252c:	b11b      	cbz	r3, 8002536 <HAL_CRC_Init+0x12>
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800252e:	2301      	movs	r3, #1
 8002530:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8002532:	2000      	movs	r0, #0
}
 8002534:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8002536:	7103      	strb	r3, [r0, #4]
    HAL_CRC_MspInit(hcrc);
 8002538:	f7ff fc20 	bl	8001d7c <HAL_CRC_MspInit>
 800253c:	e7f7      	b.n	800252e <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 800253e:	2001      	movs	r0, #1
}
 8002540:	4770      	bx	lr

08002542 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8002542:	b470      	push	{r4, r5, r6}
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8002544:	6806      	ldr	r6, [r0, #0]
 8002546:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8002548:	f004 4440 	and.w	r4, r4, #3221225472	; 0xc0000000
 800254c:	9d03      	ldr	r5, [sp, #12]
 800254e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8002552:	432c      	orrs	r4, r5
 8002554:	6474      	str	r4, [r6, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8002556:	6803      	ldr	r3, [r0, #0]
 8002558:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800255a:	6843      	ldr	r3, [r0, #4]
 800255c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002560:	d003      	beq.n	800256a <DMA2D_SetConfig+0x28>
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
  }
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002562:	6803      	ldr	r3, [r0, #0]
 8002564:	60d9      	str	r1, [r3, #12]
  }
}
 8002566:	bc70      	pop	{r4, r5, r6}
 8002568:	4770      	bx	lr
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800256a:	f001 467f 	and.w	r6, r1, #4278190080	; 0xff000000
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800256e:	f401 037f 	and.w	r3, r1, #16711680	; 0xff0000
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8002572:	f401 457f 	and.w	r5, r1, #65280	; 0xff00
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8002576:	b2ca      	uxtb	r2, r1
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8002578:	6884      	ldr	r4, [r0, #8]
 800257a:	b194      	cbz	r4, 80025a2 <DMA2D_SetConfig+0x60>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800257c:	2c01      	cmp	r4, #1
 800257e:	d00e      	beq.n	800259e <DMA2D_SetConfig+0x5c>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8002580:	2c02      	cmp	r4, #2
 8002582:	d011      	beq.n	80025a8 <DMA2D_SetConfig+0x66>
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002584:	2c03      	cmp	r4, #3
 8002586:	d017      	beq.n	80025b8 <DMA2D_SetConfig+0x76>
      tmp1 = (tmp1 >> 28U);
 8002588:	0f36      	lsrs	r6, r6, #28
      tmp2 = (tmp2 >> 20U);
 800258a:	0d1b      	lsrs	r3, r3, #20
      tmp3 = (tmp3 >> 12U);
 800258c:	0b2d      	lsrs	r5, r5, #12
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 800258e:	0219      	lsls	r1, r3, #8
 8002590:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
 8002594:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
 8002598:	ea41 1112 	orr.w	r1, r1, r2, lsr #4
 800259c:	e001      	b.n	80025a2 <DMA2D_SetConfig+0x60>
      tmp = (tmp3 | tmp2 | tmp4);
 800259e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80025a2:	6803      	ldr	r3, [r0, #0]
 80025a4:	6399      	str	r1, [r3, #56]	; 0x38
 80025a6:	e7de      	b.n	8002566 <DMA2D_SetConfig+0x24>
      tmp2 = (tmp2 >> 19U);
 80025a8:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 10U);
 80025aa:	0aad      	lsrs	r5, r5, #10
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 80025ac:	02d9      	lsls	r1, r3, #11
 80025ae:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
 80025b2:	ea41 01d2 	orr.w	r1, r1, r2, lsr #3
 80025b6:	e7f4      	b.n	80025a2 <DMA2D_SetConfig+0x60>
      tmp1 = (tmp1 >> 31U);
 80025b8:	0ff6      	lsrs	r6, r6, #31
      tmp2 = (tmp2 >> 19U);
 80025ba:	0cdb      	lsrs	r3, r3, #19
      tmp3 = (tmp3 >> 11U);
 80025bc:	0aed      	lsrs	r5, r5, #11
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80025be:	0299      	lsls	r1, r3, #10
 80025c0:	ea41 1145 	orr.w	r1, r1, r5, lsl #5
 80025c4:	ea41 31c6 	orr.w	r1, r1, r6, lsl #15
 80025c8:	ea41 01d2 	orr.w	r1, r1, r2, lsr #3
 80025cc:	e7e9      	b.n	80025a2 <DMA2D_SetConfig+0x60>

080025ce <HAL_DMA2D_Init>:
  if (hdma2d == NULL)
 80025ce:	b348      	cbz	r0, 8002624 <HAL_DMA2D_Init+0x56>
{
 80025d0:	b510      	push	{r4, lr}
 80025d2:	4604      	mov	r4, r0
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80025d4:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80025d8:	b1fb      	cbz	r3, 800261a <HAL_DMA2D_Init+0x4c>
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80025da:	2302      	movs	r3, #2
 80025dc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80025e0:	6822      	ldr	r2, [r4, #0]
 80025e2:	6813      	ldr	r3, [r2, #0]
 80025e4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80025e8:	6861      	ldr	r1, [r4, #4]
 80025ea:	430b      	orrs	r3, r1
 80025ec:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80025ee:	6822      	ldr	r2, [r4, #0]
 80025f0:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80025f2:	f023 0307 	bic.w	r3, r3, #7
 80025f6:	68a1      	ldr	r1, [r4, #8]
 80025f8:	430b      	orrs	r3, r1
 80025fa:	6353      	str	r3, [r2, #52]	; 0x34
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80025fc:	6822      	ldr	r2, [r4, #0]
 80025fe:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002600:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002604:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002608:	68e1      	ldr	r1, [r4, #12]
 800260a:	430b      	orrs	r3, r1
 800260c:	6413      	str	r3, [r2, #64]	; 0x40
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800260e:	2000      	movs	r0, #0
 8002610:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002612:	2301      	movs	r3, #1
 8002614:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 8002618:	bd10      	pop	{r4, pc}
    hdma2d->Lock = HAL_UNLOCKED;
 800261a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_DMA2D_MspInit(hdma2d);
 800261e:	f7ff fbc5 	bl	8001dac <HAL_DMA2D_MspInit>
 8002622:	e7da      	b.n	80025da <HAL_DMA2D_Init+0xc>
    return HAL_ERROR;
 8002624:	2001      	movs	r0, #1
}
 8002626:	4770      	bx	lr

08002628 <HAL_DMA2D_Start>:
{
 8002628:	b510      	push	{r4, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	4604      	mov	r4, r0
  __HAL_LOCK(hdma2d);
 800262e:	f890 0038 	ldrb.w	r0, [r0, #56]	; 0x38
 8002632:	2801      	cmp	r0, #1
 8002634:	d012      	beq.n	800265c <HAL_DMA2D_Start+0x34>
 8002636:	2001      	movs	r0, #1
 8002638:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800263c:	2002      	movs	r0, #2
 800263e:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8002642:	9804      	ldr	r0, [sp, #16]
 8002644:	9000      	str	r0, [sp, #0]
 8002646:	4620      	mov	r0, r4
 8002648:	f7ff ff7b 	bl	8002542 <DMA2D_SetConfig>
  __HAL_DMA2D_ENABLE(hdma2d);
 800264c:	6822      	ldr	r2, [r4, #0]
 800264e:	6813      	ldr	r3, [r2, #0]
 8002650:	f043 0301 	orr.w	r3, r3, #1
 8002654:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002656:	2000      	movs	r0, #0
}
 8002658:	b002      	add	sp, #8
 800265a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdma2d);
 800265c:	2002      	movs	r0, #2
 800265e:	e7fb      	b.n	8002658 <HAL_DMA2D_Start+0x30>

08002660 <HAL_DMA2D_PollForTransfer>:
{
 8002660:	b570      	push	{r4, r5, r6, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	4604      	mov	r4, r0
 8002666:	460d      	mov	r5, r1
  __IO uint32_t isrflags = 0x0U;
 8002668:	2300      	movs	r3, #0
 800266a:	9301      	str	r3, [sp, #4]
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800266c:	6803      	ldr	r3, [r0, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f013 0f01 	tst.w	r3, #1
 8002674:	d111      	bne.n	800269a <HAL_DMA2D_PollForTransfer+0x3a>
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8002676:	6822      	ldr	r2, [r4, #0]
 8002678:	69d3      	ldr	r3, [r2, #28]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800267a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800267c:	4313      	orrs	r3, r2
  if (layer_start != 0U)
 800267e:	f013 0f20 	tst.w	r3, #32
 8002682:	d147      	bne.n	8002714 <HAL_DMA2D_PollForTransfer+0xb4>
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8002684:	6823      	ldr	r3, [r4, #0]
 8002686:	2212      	movs	r2, #18
 8002688:	609a      	str	r2, [r3, #8]
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800268a:	2301      	movs	r3, #1
 800268c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hdma2d);
 8002690:	2000      	movs	r0, #0
 8002692:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
}
 8002696:	b002      	add	sp, #8
 8002698:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick();
 800269a:	f7ff fed5 	bl	8002448 <HAL_GetTick>
 800269e:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80026a0:	6823      	ldr	r3, [r4, #0]
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	f012 0f02 	tst.w	r2, #2
 80026a8:	d1e5      	bne.n	8002676 <HAL_DMA2D_PollForTransfer+0x16>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80026aa:	685a      	ldr	r2, [r3, #4]
 80026ac:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80026ae:	9a01      	ldr	r2, [sp, #4]
 80026b0:	f012 0f21 	tst.w	r2, #33	; 0x21
 80026b4:	d114      	bne.n	80026e0 <HAL_DMA2D_PollForTransfer+0x80>
      if (Timeout != HAL_MAX_DELAY)
 80026b6:	f1b5 3fff 	cmp.w	r5, #4294967295
 80026ba:	d0f1      	beq.n	80026a0 <HAL_DMA2D_PollForTransfer+0x40>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80026bc:	f7ff fec4 	bl	8002448 <HAL_GetTick>
 80026c0:	1b80      	subs	r0, r0, r6
 80026c2:	42a8      	cmp	r0, r5
 80026c4:	d801      	bhi.n	80026ca <HAL_DMA2D_PollForTransfer+0x6a>
 80026c6:	2d00      	cmp	r5, #0
 80026c8:	d1ea      	bne.n	80026a0 <HAL_DMA2D_PollForTransfer+0x40>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80026ca:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80026cc:	f043 0320 	orr.w	r3, r3, #32
 80026d0:	63e3      	str	r3, [r4, #60]	; 0x3c
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80026d2:	2003      	movs	r0, #3
 80026d4:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
          __HAL_UNLOCK(hdma2d);
 80026d8:	2300      	movs	r3, #0
 80026da:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
          return HAL_TIMEOUT;
 80026de:	e7da      	b.n	8002696 <HAL_DMA2D_PollForTransfer+0x36>
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80026e0:	9a01      	ldr	r2, [sp, #4]
 80026e2:	f012 0f20 	tst.w	r2, #32
 80026e6:	d003      	beq.n	80026f0 <HAL_DMA2D_PollForTransfer+0x90>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80026e8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80026ea:	f042 0202 	orr.w	r2, r2, #2
 80026ee:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80026f0:	9a01      	ldr	r2, [sp, #4]
 80026f2:	f012 0f01 	tst.w	r2, #1
 80026f6:	d003      	beq.n	8002700 <HAL_DMA2D_PollForTransfer+0xa0>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80026f8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80026fa:	f042 0201 	orr.w	r2, r2, #1
 80026fe:	63e2      	str	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002700:	2221      	movs	r2, #33	; 0x21
 8002702:	609a      	str	r2, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002704:	2304      	movs	r3, #4
 8002706:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        __HAL_UNLOCK(hdma2d);
 800270a:	2300      	movs	r3, #0
 800270c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
        return HAL_ERROR;
 8002710:	2001      	movs	r0, #1
 8002712:	e7c0      	b.n	8002696 <HAL_DMA2D_PollForTransfer+0x36>
    tickstart = HAL_GetTick();
 8002714:	f7ff fe98 	bl	8002448 <HAL_GetTick>
 8002718:	4606      	mov	r6, r0
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	685a      	ldr	r2, [r3, #4]
 800271e:	f012 0f10 	tst.w	r2, #16
 8002722:	d1af      	bne.n	8002684 <HAL_DMA2D_PollForTransfer+0x24>
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	9201      	str	r2, [sp, #4]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8002728:	9a01      	ldr	r2, [sp, #4]
 800272a:	f012 0f29 	tst.w	r2, #41	; 0x29
 800272e:	d114      	bne.n	800275a <HAL_DMA2D_PollForTransfer+0xfa>
      if (Timeout != HAL_MAX_DELAY)
 8002730:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002734:	d0f1      	beq.n	800271a <HAL_DMA2D_PollForTransfer+0xba>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002736:	f7ff fe87 	bl	8002448 <HAL_GetTick>
 800273a:	1b80      	subs	r0, r0, r6
 800273c:	42a8      	cmp	r0, r5
 800273e:	d801      	bhi.n	8002744 <HAL_DMA2D_PollForTransfer+0xe4>
 8002740:	2d00      	cmp	r5, #0
 8002742:	d1ea      	bne.n	800271a <HAL_DMA2D_PollForTransfer+0xba>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002744:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002746:	f043 0320 	orr.w	r3, r3, #32
 800274a:	63e3      	str	r3, [r4, #60]	; 0x3c
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800274c:	2003      	movs	r0, #3
 800274e:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
          __HAL_UNLOCK(hdma2d);
 8002752:	2300      	movs	r3, #0
 8002754:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
          return HAL_TIMEOUT;
 8002758:	e79d      	b.n	8002696 <HAL_DMA2D_PollForTransfer+0x36>
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800275a:	9a01      	ldr	r2, [sp, #4]
 800275c:	f012 0f08 	tst.w	r2, #8
 8002760:	d003      	beq.n	800276a <HAL_DMA2D_PollForTransfer+0x10a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002762:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002764:	f042 0204 	orr.w	r2, r2, #4
 8002768:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800276a:	9a01      	ldr	r2, [sp, #4]
 800276c:	f012 0f20 	tst.w	r2, #32
 8002770:	d003      	beq.n	800277a <HAL_DMA2D_PollForTransfer+0x11a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002772:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002774:	f042 0202 	orr.w	r2, r2, #2
 8002778:	63e2      	str	r2, [r4, #60]	; 0x3c
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800277a:	9a01      	ldr	r2, [sp, #4]
 800277c:	f012 0f01 	tst.w	r2, #1
 8002780:	d003      	beq.n	800278a <HAL_DMA2D_PollForTransfer+0x12a>
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002782:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002784:	f042 0201 	orr.w	r2, r2, #1
 8002788:	63e2      	str	r2, [r4, #60]	; 0x3c
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800278a:	2229      	movs	r2, #41	; 0x29
 800278c:	609a      	str	r2, [r3, #8]
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800278e:	2304      	movs	r3, #4
 8002790:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        __HAL_UNLOCK(hdma2d);
 8002794:	2300      	movs	r3, #0
 8002796:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
        return HAL_ERROR;
 800279a:	2001      	movs	r0, #1
 800279c:	e77b      	b.n	8002696 <HAL_DMA2D_PollForTransfer+0x36>

0800279e <HAL_DMA2D_LineEventCallback>:
}
 800279e:	4770      	bx	lr

080027a0 <HAL_DMA2D_CLUTLoadingCpltCallback>:
}
 80027a0:	4770      	bx	lr

080027a2 <HAL_DMA2D_IRQHandler>:
{
 80027a2:	b570      	push	{r4, r5, r6, lr}
 80027a4:	4604      	mov	r4, r0
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80027a6:	6803      	ldr	r3, [r0, #0]
 80027a8:	685d      	ldr	r5, [r3, #4]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80027aa:	681e      	ldr	r6, [r3, #0]
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80027ac:	f015 0f01 	tst.w	r5, #1
 80027b0:	d016      	beq.n	80027e0 <HAL_DMA2D_IRQHandler+0x3e>
    if ((crflags & DMA2D_IT_TE) != 0U)
 80027b2:	f416 7f80 	tst.w	r6, #256	; 0x100
 80027b6:	d013      	beq.n	80027e0 <HAL_DMA2D_IRQHandler+0x3e>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027be:	601a      	str	r2, [r3, #0]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80027c0:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80027c2:	f043 0301 	orr.w	r3, r3, #1
 80027c6:	63c3      	str	r3, [r0, #60]	; 0x3c
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80027c8:	6803      	ldr	r3, [r0, #0]
 80027ca:	2201      	movs	r2, #1
 80027cc:	609a      	str	r2, [r3, #8]
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80027ce:	2304      	movs	r3, #4
 80027d0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 80027d4:	2300      	movs	r3, #0
 80027d6:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 80027da:	6943      	ldr	r3, [r0, #20]
 80027dc:	b103      	cbz	r3, 80027e0 <HAL_DMA2D_IRQHandler+0x3e>
        hdma2d->XferErrorCallback(hdma2d);
 80027de:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80027e0:	f015 0f20 	tst.w	r5, #32
 80027e4:	d018      	beq.n	8002818 <HAL_DMA2D_IRQHandler+0x76>
    if ((crflags & DMA2D_IT_CE) != 0U)
 80027e6:	f416 5f00 	tst.w	r6, #8192	; 0x2000
 80027ea:	d015      	beq.n	8002818 <HAL_DMA2D_IRQHandler+0x76>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 80027ec:	6822      	ldr	r2, [r4, #0]
 80027ee:	6813      	ldr	r3, [r2, #0]
 80027f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80027f4:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80027f6:	6823      	ldr	r3, [r4, #0]
 80027f8:	2220      	movs	r2, #32
 80027fa:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80027fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80027fe:	f043 0302 	orr.w	r3, r3, #2
 8002802:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002804:	2304      	movs	r3, #4
 8002806:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 800280a:	2300      	movs	r3, #0
 800280c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 8002810:	6963      	ldr	r3, [r4, #20]
 8002812:	b10b      	cbz	r3, 8002818 <HAL_DMA2D_IRQHandler+0x76>
        hdma2d->XferErrorCallback(hdma2d);
 8002814:	4620      	mov	r0, r4
 8002816:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002818:	f015 0f08 	tst.w	r5, #8
 800281c:	d018      	beq.n	8002850 <HAL_DMA2D_IRQHandler+0xae>
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800281e:	f416 6f00 	tst.w	r6, #2048	; 0x800
 8002822:	d015      	beq.n	8002850 <HAL_DMA2D_IRQHandler+0xae>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8002824:	6822      	ldr	r2, [r4, #0]
 8002826:	6813      	ldr	r3, [r2, #0]
 8002828:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800282c:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 800282e:	6823      	ldr	r3, [r4, #0]
 8002830:	2208      	movs	r2, #8
 8002832:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002834:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002836:	f043 0304 	orr.w	r3, r3, #4
 800283a:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800283c:	2304      	movs	r3, #4
 800283e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8002842:	2300      	movs	r3, #0
 8002844:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferErrorCallback != NULL)
 8002848:	6963      	ldr	r3, [r4, #20]
 800284a:	b10b      	cbz	r3, 8002850 <HAL_DMA2D_IRQHandler+0xae>
        hdma2d->XferErrorCallback(hdma2d);
 800284c:	4620      	mov	r0, r4
 800284e:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8002850:	f015 0f04 	tst.w	r5, #4
 8002854:	d002      	beq.n	800285c <HAL_DMA2D_IRQHandler+0xba>
    if ((crflags & DMA2D_IT_TW) != 0U)
 8002856:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800285a:	d120      	bne.n	800289e <HAL_DMA2D_IRQHandler+0xfc>
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800285c:	f015 0f02 	tst.w	r5, #2
 8002860:	d016      	beq.n	8002890 <HAL_DMA2D_IRQHandler+0xee>
    if ((crflags & DMA2D_IT_TC) != 0U)
 8002862:	f416 7f00 	tst.w	r6, #512	; 0x200
 8002866:	d013      	beq.n	8002890 <HAL_DMA2D_IRQHandler+0xee>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8002868:	6822      	ldr	r2, [r4, #0]
 800286a:	6813      	ldr	r3, [r2, #0]
 800286c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002870:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8002872:	6823      	ldr	r3, [r4, #0]
 8002874:	2202      	movs	r2, #2
 8002876:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002878:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800287a:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800287c:	2301      	movs	r3, #1
 800287e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 8002882:	2300      	movs	r3, #0
 8002884:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      if (hdma2d->XferCpltCallback != NULL)
 8002888:	6923      	ldr	r3, [r4, #16]
 800288a:	b10b      	cbz	r3, 8002890 <HAL_DMA2D_IRQHandler+0xee>
        hdma2d->XferCpltCallback(hdma2d);
 800288c:	4620      	mov	r0, r4
 800288e:	4798      	blx	r3
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8002890:	f015 0f10 	tst.w	r5, #16
 8002894:	d002      	beq.n	800289c <HAL_DMA2D_IRQHandler+0xfa>
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8002896:	f416 5f80 	tst.w	r6, #4096	; 0x1000
 800289a:	d10c      	bne.n	80028b6 <HAL_DMA2D_IRQHandler+0x114>
}
 800289c:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800289e:	6822      	ldr	r2, [r4, #0]
 80028a0:	6813      	ldr	r3, [r2, #0]
 80028a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028a6:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80028a8:	6823      	ldr	r3, [r4, #0]
 80028aa:	2204      	movs	r2, #4
 80028ac:	609a      	str	r2, [r3, #8]
      HAL_DMA2D_LineEventCallback(hdma2d);
 80028ae:	4620      	mov	r0, r4
 80028b0:	f7ff ff75 	bl	800279e <HAL_DMA2D_LineEventCallback>
 80028b4:	e7d2      	b.n	800285c <HAL_DMA2D_IRQHandler+0xba>
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 80028b6:	6822      	ldr	r2, [r4, #0]
 80028b8:	6813      	ldr	r3, [r2, #0]
 80028ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80028be:	6013      	str	r3, [r2, #0]
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 80028c0:	6823      	ldr	r3, [r4, #0]
 80028c2:	2210      	movs	r2, #16
 80028c4:	609a      	str	r2, [r3, #8]
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 80028c6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80028c8:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma2d->State = HAL_DMA2D_STATE_READY;
 80028ca:	2301      	movs	r3, #1
 80028cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      __HAL_UNLOCK(hdma2d);
 80028d0:	2300      	movs	r3, #0
 80028d2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 80028d6:	4620      	mov	r0, r4
 80028d8:	f7ff ff62 	bl	80027a0 <HAL_DMA2D_CLUTLoadingCpltCallback>
}
 80028dc:	e7de      	b.n	800289c <HAL_DMA2D_IRQHandler+0xfa>
	...

080028e0 <HAL_DMA2D_ConfigLayer>:
  __HAL_LOCK(hdma2d);
 80028e0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d059      	beq.n	800299c <HAL_DMA2D_ConfigLayer+0xbc>
{
 80028e8:	b430      	push	{r4, r5}
  __HAL_LOCK(hdma2d);
 80028ea:	2301      	movs	r3, #1
 80028ec:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80028f0:	2302      	movs	r3, #2
 80028f2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80028f6:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 80028fa:	69da      	ldr	r2, [r3, #28]
 80028fc:	1c8b      	adds	r3, r1, #2
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	58c3      	ldr	r3, [r0, r3]
 8002902:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002906:	3a09      	subs	r2, #9
 8002908:	2a01      	cmp	r2, #1
 800290a:	d91e      	bls.n	800294a <HAL_DMA2D_ConfigLayer+0x6a>
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800290c:	1c8a      	adds	r2, r1, #2
 800290e:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 8002912:	6852      	ldr	r2, [r2, #4]
 8002914:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002918:	bb41      	cbnz	r1, 800296c <HAL_DMA2D_ConfigLayer+0x8c>
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800291a:	6804      	ldr	r4, [r0, #0]
 800291c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800291e:	4a20      	ldr	r2, [pc, #128]	; (80029a0 <HAL_DMA2D_ConfigLayer+0xc0>)
 8002920:	402a      	ands	r2, r5
 8002922:	4313      	orrs	r3, r2
 8002924:	6263      	str	r3, [r4, #36]	; 0x24
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002926:	6802      	ldr	r2, [r0, #0]
 8002928:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 800292c:	699c      	ldr	r4, [r3, #24]
 800292e:	6194      	str	r4, [r2, #24]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002930:	69db      	ldr	r3, [r3, #28]
 8002932:	3b09      	subs	r3, #9
 8002934:	2b01      	cmp	r3, #1
 8002936:	d910      	bls.n	800295a <HAL_DMA2D_ConfigLayer+0x7a>
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002938:	2301      	movs	r3, #1
 800293a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_UNLOCK(hdma2d);
 800293e:	2300      	movs	r3, #0
 8002940:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  return HAL_OK;
 8002944:	4618      	mov	r0, r3
}
 8002946:	bc30      	pop	{r4, r5}
 8002948:	4770      	bx	lr
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800294a:	1c8a      	adds	r2, r1, #2
 800294c:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 8002950:	6852      	ldr	r2, [r2, #4]
 8002952:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8002956:	4313      	orrs	r3, r2
 8002958:	e7de      	b.n	8002918 <HAL_DMA2D_ConfigLayer+0x38>
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800295a:	3102      	adds	r1, #2
 800295c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8002960:	684b      	ldr	r3, [r1, #4]
 8002962:	6802      	ldr	r2, [r0, #0]
 8002964:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002968:	6293      	str	r3, [r2, #40]	; 0x28
 800296a:	e7e5      	b.n	8002938 <HAL_DMA2D_ConfigLayer+0x58>
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800296c:	6804      	ldr	r4, [r0, #0]
 800296e:	69e5      	ldr	r5, [r4, #28]
 8002970:	4a0b      	ldr	r2, [pc, #44]	; (80029a0 <HAL_DMA2D_ConfigLayer+0xc0>)
 8002972:	402a      	ands	r2, r5
 8002974:	4313      	orrs	r3, r2
 8002976:	61e3      	str	r3, [r4, #28]
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002978:	6802      	ldr	r2, [r0, #0]
 800297a:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 800297e:	699c      	ldr	r4, [r3, #24]
 8002980:	6114      	str	r4, [r2, #16]
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002982:	69db      	ldr	r3, [r3, #28]
 8002984:	3b09      	subs	r3, #9
 8002986:	2b01      	cmp	r3, #1
 8002988:	d8d6      	bhi.n	8002938 <HAL_DMA2D_ConfigLayer+0x58>
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800298a:	3102      	adds	r1, #2
 800298c:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8002990:	684b      	ldr	r3, [r1, #4]
 8002992:	6802      	ldr	r2, [r0, #0]
 8002994:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002998:	6213      	str	r3, [r2, #32]
 800299a:	e7cd      	b.n	8002938 <HAL_DMA2D_ConfigLayer+0x58>
  __HAL_LOCK(hdma2d);
 800299c:	2002      	movs	r0, #2
}
 800299e:	4770      	bx	lr
 80029a0:	00fcfff0 	.word	0x00fcfff0

080029a4 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029a4:	2300      	movs	r3, #0
 80029a6:	2b0f      	cmp	r3, #15
 80029a8:	f200 80ea 	bhi.w	8002b80 <HAL_GPIO_Init+0x1dc>
{
 80029ac:	b4f0      	push	{r4, r5, r6, r7}
 80029ae:	b082      	sub	sp, #8
 80029b0:	e05e      	b.n	8002a70 <HAL_GPIO_Init+0xcc>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029b2:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029b4:	005f      	lsls	r7, r3, #1
 80029b6:	2403      	movs	r4, #3
 80029b8:	40bc      	lsls	r4, r7
 80029ba:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029be:	68cc      	ldr	r4, [r1, #12]
 80029c0:	40bc      	lsls	r4, r7
 80029c2:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 80029c4:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029c6:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029c8:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029cc:	684c      	ldr	r4, [r1, #4]
 80029ce:	f3c4 1200 	ubfx	r2, r4, #4, #1
 80029d2:	409a      	lsls	r2, r3
 80029d4:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 80029d6:	6042      	str	r2, [r0, #4]
 80029d8:	e058      	b.n	8002a8c <HAL_GPIO_Init+0xe8>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029da:	08dc      	lsrs	r4, r3, #3
 80029dc:	3408      	adds	r4, #8
 80029de:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029e2:	f003 0207 	and.w	r2, r3, #7
 80029e6:	0096      	lsls	r6, r2, #2
 80029e8:	220f      	movs	r2, #15
 80029ea:	40b2      	lsls	r2, r6
 80029ec:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029f0:	690a      	ldr	r2, [r1, #16]
 80029f2:	40b2      	lsls	r2, r6
 80029f4:	433a      	orrs	r2, r7
        GPIOx->AFR[position >> 3U] = temp;
 80029f6:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 80029fa:	e05b      	b.n	8002ab4 <HAL_GPIO_Init+0x110>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029fc:	2209      	movs	r2, #9
 80029fe:	e000      	b.n	8002a02 <HAL_GPIO_Init+0x5e>
 8002a00:	2200      	movs	r2, #0
 8002a02:	40b2      	lsls	r2, r6
 8002a04:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a06:	3402      	adds	r4, #2
 8002a08:	4e5e      	ldr	r6, [pc, #376]	; (8002b84 <HAL_GPIO_Init+0x1e0>)
 8002a0a:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a0e:	4a5e      	ldr	r2, [pc, #376]	; (8002b88 <HAL_GPIO_Init+0x1e4>)
 8002a10:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8002a12:	43ea      	mvns	r2, r5
 8002a14:	ea24 0605 	bic.w	r6, r4, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a18:	684f      	ldr	r7, [r1, #4]
 8002a1a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8002a1e:	d001      	beq.n	8002a24 <HAL_GPIO_Init+0x80>
        {
          temp |= iocurrent;
 8002a20:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8002a24:	4c58      	ldr	r4, [pc, #352]	; (8002b88 <HAL_GPIO_Init+0x1e4>)
 8002a26:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8002a28:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8002a2a:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a2e:	684f      	ldr	r7, [r1, #4]
 8002a30:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8002a34:	d001      	beq.n	8002a3a <HAL_GPIO_Init+0x96>
        {
          temp |= iocurrent;
 8002a36:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8002a3a:	4c53      	ldr	r4, [pc, #332]	; (8002b88 <HAL_GPIO_Init+0x1e4>)
 8002a3c:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a3e:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8002a40:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a44:	684f      	ldr	r7, [r1, #4]
 8002a46:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8002a4a:	d001      	beq.n	8002a50 <HAL_GPIO_Init+0xac>
        {
          temp |= iocurrent;
 8002a4c:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8002a50:	4c4d      	ldr	r4, [pc, #308]	; (8002b88 <HAL_GPIO_Init+0x1e4>)
 8002a52:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8002a54:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8002a56:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a58:	684e      	ldr	r6, [r1, #4]
 8002a5a:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8002a5e:	d001      	beq.n	8002a64 <HAL_GPIO_Init+0xc0>
        {
          temp |= iocurrent;
 8002a60:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8002a64:	4c48      	ldr	r4, [pc, #288]	; (8002b88 <HAL_GPIO_Init+0x1e4>)
 8002a66:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a68:	3301      	adds	r3, #1
 8002a6a:	2b0f      	cmp	r3, #15
 8002a6c:	f200 8085 	bhi.w	8002b7a <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 8002a70:	2201      	movs	r2, #1
 8002a72:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a74:	680c      	ldr	r4, [r1, #0]
 8002a76:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8002a7a:	ea32 0404 	bics.w	r4, r2, r4
 8002a7e:	d1f3      	bne.n	8002a68 <HAL_GPIO_Init+0xc4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a80:	684c      	ldr	r4, [r1, #4]
 8002a82:	f004 0403 	and.w	r4, r4, #3
 8002a86:	3c01      	subs	r4, #1
 8002a88:	2c01      	cmp	r4, #1
 8002a8a:	d992      	bls.n	80029b2 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a8c:	684a      	ldr	r2, [r1, #4]
 8002a8e:	f002 0203 	and.w	r2, r2, #3
 8002a92:	2a03      	cmp	r2, #3
 8002a94:	d009      	beq.n	8002aaa <HAL_GPIO_Init+0x106>
        temp = GPIOx->PUPDR;
 8002a96:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a98:	005e      	lsls	r6, r3, #1
 8002a9a:	2203      	movs	r2, #3
 8002a9c:	40b2      	lsls	r2, r6
 8002a9e:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002aa2:	688a      	ldr	r2, [r1, #8]
 8002aa4:	40b2      	lsls	r2, r6
 8002aa6:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8002aa8:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002aaa:	684a      	ldr	r2, [r1, #4]
 8002aac:	f002 0203 	and.w	r2, r2, #3
 8002ab0:	2a02      	cmp	r2, #2
 8002ab2:	d092      	beq.n	80029da <HAL_GPIO_Init+0x36>
      temp = GPIOx->MODER;
 8002ab4:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ab6:	005e      	lsls	r6, r3, #1
 8002ab8:	2203      	movs	r2, #3
 8002aba:	40b2      	lsls	r2, r6
 8002abc:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ac0:	684a      	ldr	r2, [r1, #4]
 8002ac2:	f002 0203 	and.w	r2, r2, #3
 8002ac6:	40b2      	lsls	r2, r6
 8002ac8:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8002aca:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002acc:	684a      	ldr	r2, [r1, #4]
 8002ace:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 8002ad2:	d0c9      	beq.n	8002a68 <HAL_GPIO_Init+0xc4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	9201      	str	r2, [sp, #4]
 8002ad8:	4a2c      	ldr	r2, [pc, #176]	; (8002b8c <HAL_GPIO_Init+0x1e8>)
 8002ada:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8002adc:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002ae0:	6454      	str	r4, [r2, #68]	; 0x44
 8002ae2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002ae4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002ae8:	9201      	str	r2, [sp, #4]
 8002aea:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002aec:	089c      	lsrs	r4, r3, #2
 8002aee:	1ca6      	adds	r6, r4, #2
 8002af0:	4a24      	ldr	r2, [pc, #144]	; (8002b84 <HAL_GPIO_Init+0x1e0>)
 8002af2:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002af6:	f003 0203 	and.w	r2, r3, #3
 8002afa:	0096      	lsls	r6, r2, #2
 8002afc:	220f      	movs	r2, #15
 8002afe:	40b2      	lsls	r2, r6
 8002b00:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b04:	4a22      	ldr	r2, [pc, #136]	; (8002b90 <HAL_GPIO_Init+0x1ec>)
 8002b06:	4290      	cmp	r0, r2
 8002b08:	f43f af7a 	beq.w	8002a00 <HAL_GPIO_Init+0x5c>
 8002b0c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b10:	4290      	cmp	r0, r2
 8002b12:	d022      	beq.n	8002b5a <HAL_GPIO_Init+0x1b6>
 8002b14:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b18:	4290      	cmp	r0, r2
 8002b1a:	d020      	beq.n	8002b5e <HAL_GPIO_Init+0x1ba>
 8002b1c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b20:	4290      	cmp	r0, r2
 8002b22:	d01e      	beq.n	8002b62 <HAL_GPIO_Init+0x1be>
 8002b24:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b28:	4290      	cmp	r0, r2
 8002b2a:	d01c      	beq.n	8002b66 <HAL_GPIO_Init+0x1c2>
 8002b2c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b30:	4290      	cmp	r0, r2
 8002b32:	d01a      	beq.n	8002b6a <HAL_GPIO_Init+0x1c6>
 8002b34:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b38:	4290      	cmp	r0, r2
 8002b3a:	d018      	beq.n	8002b6e <HAL_GPIO_Init+0x1ca>
 8002b3c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b40:	4290      	cmp	r0, r2
 8002b42:	d016      	beq.n	8002b72 <HAL_GPIO_Init+0x1ce>
 8002b44:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b48:	4290      	cmp	r0, r2
 8002b4a:	d014      	beq.n	8002b76 <HAL_GPIO_Init+0x1d2>
 8002b4c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002b50:	4290      	cmp	r0, r2
 8002b52:	f43f af53 	beq.w	80029fc <HAL_GPIO_Init+0x58>
 8002b56:	220a      	movs	r2, #10
 8002b58:	e753      	b.n	8002a02 <HAL_GPIO_Init+0x5e>
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	e751      	b.n	8002a02 <HAL_GPIO_Init+0x5e>
 8002b5e:	2202      	movs	r2, #2
 8002b60:	e74f      	b.n	8002a02 <HAL_GPIO_Init+0x5e>
 8002b62:	2203      	movs	r2, #3
 8002b64:	e74d      	b.n	8002a02 <HAL_GPIO_Init+0x5e>
 8002b66:	2204      	movs	r2, #4
 8002b68:	e74b      	b.n	8002a02 <HAL_GPIO_Init+0x5e>
 8002b6a:	2205      	movs	r2, #5
 8002b6c:	e749      	b.n	8002a02 <HAL_GPIO_Init+0x5e>
 8002b6e:	2206      	movs	r2, #6
 8002b70:	e747      	b.n	8002a02 <HAL_GPIO_Init+0x5e>
 8002b72:	2207      	movs	r2, #7
 8002b74:	e745      	b.n	8002a02 <HAL_GPIO_Init+0x5e>
 8002b76:	2208      	movs	r2, #8
 8002b78:	e743      	b.n	8002a02 <HAL_GPIO_Init+0x5e>
      }
    }
  }
}
 8002b7a:	b002      	add	sp, #8
 8002b7c:	bcf0      	pop	{r4, r5, r6, r7}
 8002b7e:	4770      	bx	lr
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop
 8002b84:	40013800 	.word	0x40013800
 8002b88:	40013c00 	.word	0x40013c00
 8002b8c:	40023800 	.word	0x40023800
 8002b90:	40020000 	.word	0x40020000

08002b94 <HAL_GPIO_DeInit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b94:	2300      	movs	r3, #0
 8002b96:	2b0f      	cmp	r3, #15
 8002b98:	f200 809b 	bhi.w	8002cd2 <HAL_GPIO_DeInit+0x13e>
{
 8002b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b9e:	e02d      	b.n	8002bfc <HAL_GPIO_DeInit+0x68>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002ba0:	2609      	movs	r6, #9
 8002ba2:	e000      	b.n	8002ba6 <HAL_GPIO_DeInit+0x12>
 8002ba4:	2600      	movs	r6, #0
 8002ba6:	fa06 f404 	lsl.w	r4, r6, r4
 8002baa:	42ac      	cmp	r4, r5
 8002bac:	d075      	beq.n	8002c9a <HAL_GPIO_DeInit+0x106>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002bae:	6805      	ldr	r5, [r0, #0]
 8002bb0:	005c      	lsls	r4, r3, #1
 8002bb2:	2603      	movs	r6, #3
 8002bb4:	fa06 f404 	lsl.w	r4, r6, r4
 8002bb8:	ea25 0504 	bic.w	r5, r5, r4
 8002bbc:	6005      	str	r5, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bbe:	fa23 f506 	lsr.w	r5, r3, r6
 8002bc2:	3508      	adds	r5, #8
 8002bc4:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8002bc8:	f003 0707 	and.w	r7, r3, #7
 8002bcc:	ea4f 0c87 	mov.w	ip, r7, lsl #2
 8002bd0:	270f      	movs	r7, #15
 8002bd2:	fa07 f70c 	lsl.w	r7, r7, ip
 8002bd6:	ea26 0607 	bic.w	r6, r6, r7
 8002bda:	f840 6025 	str.w	r6, [r0, r5, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bde:	68c5      	ldr	r5, [r0, #12]
 8002be0:	ea25 0504 	bic.w	r5, r5, r4
 8002be4:	60c5      	str	r5, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002be6:	6845      	ldr	r5, [r0, #4]
 8002be8:	ea25 0202 	bic.w	r2, r5, r2
 8002bec:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bee:	6882      	ldr	r2, [r0, #8]
 8002bf0:	ea22 0404 	bic.w	r4, r2, r4
 8002bf4:	6084      	str	r4, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	2b0f      	cmp	r3, #15
 8002bfa:	d869      	bhi.n	8002cd0 <HAL_GPIO_DeInit+0x13c>
    ioposition = 0x01U << position;
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	409a      	lsls	r2, r3
    iocurrent = (GPIO_Pin) & ioposition;
 8002c00:	ea02 0701 	and.w	r7, r2, r1
    if(iocurrent == ioposition)
 8002c04:	ea32 0401 	bics.w	r4, r2, r1
 8002c08:	d1f5      	bne.n	8002bf6 <HAL_GPIO_DeInit+0x62>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002c0a:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8002c0e:	f10c 0502 	add.w	r5, ip, #2
 8002c12:	4c30      	ldr	r4, [pc, #192]	; (8002cd4 <HAL_GPIO_DeInit+0x140>)
 8002c14:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002c18:	f003 0403 	and.w	r4, r3, #3
 8002c1c:	00a4      	lsls	r4, r4, #2
 8002c1e:	260f      	movs	r6, #15
 8002c20:	fa06 fe04 	lsl.w	lr, r6, r4
 8002c24:	ea0e 0505 	and.w	r5, lr, r5
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002c28:	4e2b      	ldr	r6, [pc, #172]	; (8002cd8 <HAL_GPIO_DeInit+0x144>)
 8002c2a:	42b0      	cmp	r0, r6
 8002c2c:	d0ba      	beq.n	8002ba4 <HAL_GPIO_DeInit+0x10>
 8002c2e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002c32:	42b0      	cmp	r0, r6
 8002c34:	d021      	beq.n	8002c7a <HAL_GPIO_DeInit+0xe6>
 8002c36:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002c3a:	42b0      	cmp	r0, r6
 8002c3c:	d01f      	beq.n	8002c7e <HAL_GPIO_DeInit+0xea>
 8002c3e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002c42:	42b0      	cmp	r0, r6
 8002c44:	d01d      	beq.n	8002c82 <HAL_GPIO_DeInit+0xee>
 8002c46:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002c4a:	42b0      	cmp	r0, r6
 8002c4c:	d01b      	beq.n	8002c86 <HAL_GPIO_DeInit+0xf2>
 8002c4e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002c52:	42b0      	cmp	r0, r6
 8002c54:	d019      	beq.n	8002c8a <HAL_GPIO_DeInit+0xf6>
 8002c56:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002c5a:	42b0      	cmp	r0, r6
 8002c5c:	d017      	beq.n	8002c8e <HAL_GPIO_DeInit+0xfa>
 8002c5e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002c62:	42b0      	cmp	r0, r6
 8002c64:	d015      	beq.n	8002c92 <HAL_GPIO_DeInit+0xfe>
 8002c66:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002c6a:	42b0      	cmp	r0, r6
 8002c6c:	d013      	beq.n	8002c96 <HAL_GPIO_DeInit+0x102>
 8002c6e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002c72:	42b0      	cmp	r0, r6
 8002c74:	d094      	beq.n	8002ba0 <HAL_GPIO_DeInit+0xc>
 8002c76:	260a      	movs	r6, #10
 8002c78:	e795      	b.n	8002ba6 <HAL_GPIO_DeInit+0x12>
 8002c7a:	2601      	movs	r6, #1
 8002c7c:	e793      	b.n	8002ba6 <HAL_GPIO_DeInit+0x12>
 8002c7e:	2602      	movs	r6, #2
 8002c80:	e791      	b.n	8002ba6 <HAL_GPIO_DeInit+0x12>
 8002c82:	2603      	movs	r6, #3
 8002c84:	e78f      	b.n	8002ba6 <HAL_GPIO_DeInit+0x12>
 8002c86:	2604      	movs	r6, #4
 8002c88:	e78d      	b.n	8002ba6 <HAL_GPIO_DeInit+0x12>
 8002c8a:	2605      	movs	r6, #5
 8002c8c:	e78b      	b.n	8002ba6 <HAL_GPIO_DeInit+0x12>
 8002c8e:	2606      	movs	r6, #6
 8002c90:	e789      	b.n	8002ba6 <HAL_GPIO_DeInit+0x12>
 8002c92:	2607      	movs	r6, #7
 8002c94:	e787      	b.n	8002ba6 <HAL_GPIO_DeInit+0x12>
 8002c96:	2608      	movs	r6, #8
 8002c98:	e785      	b.n	8002ba6 <HAL_GPIO_DeInit+0x12>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002c9a:	4c10      	ldr	r4, [pc, #64]	; (8002cdc <HAL_GPIO_DeInit+0x148>)
 8002c9c:	6825      	ldr	r5, [r4, #0]
 8002c9e:	ea25 0507 	bic.w	r5, r5, r7
 8002ca2:	6025      	str	r5, [r4, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002ca4:	6865      	ldr	r5, [r4, #4]
 8002ca6:	ea25 0507 	bic.w	r5, r5, r7
 8002caa:	6065      	str	r5, [r4, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002cac:	68a5      	ldr	r5, [r4, #8]
 8002cae:	ea25 0507 	bic.w	r5, r5, r7
 8002cb2:	60a5      	str	r5, [r4, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002cb4:	68e5      	ldr	r5, [r4, #12]
 8002cb6:	ea25 0707 	bic.w	r7, r5, r7
 8002cba:	60e7      	str	r7, [r4, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002cbc:	4d05      	ldr	r5, [pc, #20]	; (8002cd4 <HAL_GPIO_DeInit+0x140>)
 8002cbe:	f10c 0402 	add.w	r4, ip, #2
 8002cc2:	f855 6024 	ldr.w	r6, [r5, r4, lsl #2]
 8002cc6:	ea26 060e 	bic.w	r6, r6, lr
 8002cca:	f845 6024 	str.w	r6, [r5, r4, lsl #2]
 8002cce:	e76e      	b.n	8002bae <HAL_GPIO_DeInit+0x1a>
    }
  }
}
 8002cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cd2:	4770      	bx	lr
 8002cd4:	40013800 	.word	0x40013800
 8002cd8:	40020000 	.word	0x40020000
 8002cdc:	40013c00 	.word	0x40013c00

08002ce0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ce0:	b10a      	cbz	r2, 8002ce6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ce2:	6181      	str	r1, [r0, #24]
 8002ce4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ce6:	0409      	lsls	r1, r1, #16
 8002ce8:	6181      	str	r1, [r0, #24]
  }
}
 8002cea:	4770      	bx	lr

08002cec <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002cee:	6806      	ldr	r6, [r0, #0]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002cf0:	6a34      	ldr	r4, [r6, #32]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002cf2:	f004 070f 	and.w	r7, r4, #15
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002cf6:	f3c4 4343 	ubfx	r3, r4, #17, #4
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002cfa:	f3c4 140a 	ubfx	r4, r4, #4, #11

  switch (pktsts)
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d000      	beq.n	8002d04 <HCD_RXQLVL_IRQHandler+0x18>
    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
  }
}
 8002d02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d04:	4605      	mov	r5, r0
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002d06:	2c00      	cmp	r4, #0
 8002d08:	d0fb      	beq.n	8002d02 <HCD_RXQLVL_IRQHandler+0x16>
 8002d0a:	232c      	movs	r3, #44	; 0x2c
 8002d0c:	fb03 0307 	mla	r3, r3, r7, r0
 8002d10:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002d12:	2900      	cmp	r1, #0
 8002d14:	d0f5      	beq.n	8002d02 <HCD_RXQLVL_IRQHandler+0x16>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002d16:	232c      	movs	r3, #44	; 0x2c
 8002d18:	fb03 0307 	mla	r3, r3, r7, r0
 8002d1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d1e:	4422      	add	r2, r4
 8002d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d906      	bls.n	8002d34 <HCD_RXQLVL_IRQHandler+0x48>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002d26:	202c      	movs	r0, #44	; 0x2c
 8002d28:	fb00 5507 	mla	r5, r0, r7, r5
 8002d2c:	2304      	movs	r3, #4
 8002d2e:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
}
 8002d32:	e7e6      	b.n	8002d02 <HCD_RXQLVL_IRQHandler+0x16>
          (void)USB_ReadPacket(hhcd->Instance,
 8002d34:	4622      	mov	r2, r4
 8002d36:	4630      	mov	r0, r6
 8002d38:	f003 f9da 	bl	80060f0 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002d3c:	232c      	movs	r3, #44	; 0x2c
 8002d3e:	fb03 5307 	mla	r3, r3, r7, r5
 8002d42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d44:	4422      	add	r2, r4
 8002d46:	645a      	str	r2, [r3, #68]	; 0x44
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002d48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d4a:	4422      	add	r2, r4
 8002d4c:	651a      	str	r2, [r3, #80]	; 0x50
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002d4e:	eb06 1647 	add.w	r6, r6, r7, lsl #5
 8002d52:	f8d6 2510 	ldr.w	r2, [r6, #1296]	; 0x510
 8002d56:	f3c2 42c9 	ubfx	r2, r2, #19, #10
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002d5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002d5e:	42a3      	cmp	r3, r4
 8002d60:	d1cf      	bne.n	8002d02 <HCD_RXQLVL_IRQHandler+0x16>
 8002d62:	2a00      	cmp	r2, #0
 8002d64:	d0cd      	beq.n	8002d02 <HCD_RXQLVL_IRQHandler+0x16>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002d66:	f8d6 3500 	ldr.w	r3, [r6, #1280]	; 0x500
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002d6a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002d6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002d72:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002d76:	232c      	movs	r3, #44	; 0x2c
 8002d78:	fb03 5507 	mla	r5, r3, r7, r5
 8002d7c:	f895 3054 	ldrb.w	r3, [r5, #84]	; 0x54
 8002d80:	f083 0301 	eor.w	r3, r3, #1
 8002d84:	f885 3054 	strb.w	r3, [r5, #84]	; 0x54
 8002d88:	e7bb      	b.n	8002d02 <HCD_RXQLVL_IRQHandler+0x16>

08002d8a <HAL_HCD_Init>:
  if (hhcd == NULL)
 8002d8a:	2800      	cmp	r0, #0
 8002d8c:	d045      	beq.n	8002e1a <HAL_HCD_Init+0x90>
{
 8002d8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d90:	b08b      	sub	sp, #44	; 0x2c
 8002d92:	4606      	mov	r6, r0
  USBx = hhcd->Instance;
 8002d94:	6804      	ldr	r4, [r0, #0]
  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002d96:	f890 32f9 	ldrb.w	r3, [r0, #761]	; 0x2f9
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d038      	beq.n	8002e10 <HAL_HCD_Init+0x86>
  hhcd->State = HAL_HCD_STATE_BUSY;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	f886 32f9 	strb.w	r3, [r6, #761]	; 0x2f9
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002da4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002da6:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002daa:	d101      	bne.n	8002db0 <HAL_HCD_Init+0x26>
    hhcd->Init.dma_enable = 0U;
 8002dac:	2300      	movs	r3, #0
 8002dae:	6133      	str	r3, [r6, #16]
  __HAL_HCD_DISABLE(hhcd);
 8002db0:	6830      	ldr	r0, [r6, #0]
 8002db2:	f003 f968 	bl	8006086 <USB_DisableGlobalInt>
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8002db6:	4634      	mov	r4, r6
 8002db8:	f854 cb10 	ldr.w	ip, [r4], #16
 8002dbc:	466d      	mov	r5, sp
 8002dbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dc0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002dc2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dc4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002dc6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002dca:	e885 0003 	stmia.w	r5, {r0, r1}
 8002dce:	1d37      	adds	r7, r6, #4
 8002dd0:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8002dd4:	4660      	mov	r0, ip
 8002dd6:	f003 f911 	bl	8005ffc <USB_CoreInit>
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8002dda:	2101      	movs	r1, #1
 8002ddc:	6830      	ldr	r0, [r6, #0]
 8002dde:	f003 f9b5 	bl	800614c <USB_SetCurrentMode>
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8002de2:	4634      	mov	r4, r6
 8002de4:	f854 cb10 	ldr.w	ip, [r4], #16
 8002de8:	466d      	mov	r5, sp
 8002dea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002dee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002df0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002df2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002df6:	e885 0003 	stmia.w	r5, {r0, r1}
 8002dfa:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8002dfe:	4660      	mov	r0, ip
 8002e00:	f003 f9d6 	bl	80061b0 <USB_HostInit>
  hhcd->State = HAL_HCD_STATE_READY;
 8002e04:	2301      	movs	r3, #1
 8002e06:	f886 32f9 	strb.w	r3, [r6, #761]	; 0x2f9
  return HAL_OK;
 8002e0a:	2000      	movs	r0, #0
}
 8002e0c:	b00b      	add	sp, #44	; 0x2c
 8002e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hhcd->Lock = HAL_UNLOCKED;
 8002e10:	f880 32f8 	strb.w	r3, [r0, #760]	; 0x2f8
    HAL_HCD_MspInit(hhcd);
 8002e14:	f7ff f9e6 	bl	80021e4 <HAL_HCD_MspInit>
 8002e18:	e7c1      	b.n	8002d9e <HAL_HCD_Init+0x14>
    return HAL_ERROR;
 8002e1a:	2001      	movs	r0, #1
}
 8002e1c:	4770      	bx	lr

08002e1e <HAL_HCD_SOF_Callback>:
}
 8002e1e:	4770      	bx	lr

08002e20 <HAL_HCD_Connect_Callback>:
}
 8002e20:	4770      	bx	lr

08002e22 <HAL_HCD_Disconnect_Callback>:
}
 8002e22:	4770      	bx	lr

08002e24 <HAL_HCD_PortEnabled_Callback>:
}
 8002e24:	4770      	bx	lr

08002e26 <HAL_HCD_PortDisabled_Callback>:
}
 8002e26:	4770      	bx	lr

08002e28 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002e28:	b530      	push	{r4, r5, lr}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002e2e:	6805      	ldr	r5, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002e30:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 8002e34:	9301      	str	r3, [sp, #4]
  hprt0_dup = USBx_HPRT0;
 8002e36:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 8002e3a:	9300      	str	r3, [sp, #0]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002e3c:	9b00      	ldr	r3, [sp, #0]
 8002e3e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002e42:	9300      	str	r3, [sp, #0]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002e44:	9b01      	ldr	r3, [sp, #4]
 8002e46:	f013 0f02 	tst.w	r3, #2
 8002e4a:	d007      	beq.n	8002e5c <HCD_Port_IRQHandler+0x34>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002e4c:	9b01      	ldr	r3, [sp, #4]
 8002e4e:	f013 0f01 	tst.w	r3, #1
 8002e52:	d125      	bne.n	8002ea0 <HCD_Port_IRQHandler+0x78>
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002e54:	9b00      	ldr	r3, [sp, #0]
 8002e56:	f043 0302 	orr.w	r3, r3, #2
 8002e5a:	9300      	str	r3, [sp, #0]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002e5c:	9b01      	ldr	r3, [sp, #4]
 8002e5e:	f013 0f08 	tst.w	r3, #8
 8002e62:	d010      	beq.n	8002e86 <HCD_Port_IRQHandler+0x5e>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002e64:	9b00      	ldr	r3, [sp, #0]
 8002e66:	f043 0308 	orr.w	r3, r3, #8
 8002e6a:	9300      	str	r3, [sp, #0]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002e6c:	9b01      	ldr	r3, [sp, #4]
 8002e6e:	f013 0f04 	tst.w	r3, #4
 8002e72:	d02d      	beq.n	8002ed0 <HCD_Port_IRQHandler+0xa8>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002e74:	69a3      	ldr	r3, [r4, #24]
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d015      	beq.n	8002ea6 <HCD_Port_IRQHandler+0x7e>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002e7a:	68e3      	ldr	r3, [r4, #12]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d022      	beq.n	8002ec6 <HCD_Port_IRQHandler+0x9e>
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002e80:	4620      	mov	r0, r4
 8002e82:	f7ff ffcf 	bl	8002e24 <HAL_HCD_PortEnabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002e86:	9b01      	ldr	r3, [sp, #4]
 8002e88:	f013 0f20 	tst.w	r3, #32
 8002e8c:	d003      	beq.n	8002e96 <HCD_Port_IRQHandler+0x6e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002e8e:	9b00      	ldr	r3, [sp, #0]
 8002e90:	f043 0320 	orr.w	r3, r3, #32
 8002e94:	9300      	str	r3, [sp, #0]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002e96:	9b00      	ldr	r3, [sp, #0]
 8002e98:	f8c5 3440 	str.w	r3, [r5, #1088]	; 0x440
}
 8002e9c:	b003      	add	sp, #12
 8002e9e:	bd30      	pop	{r4, r5, pc}
      HAL_HCD_Connect_Callback(hhcd);
 8002ea0:	f7ff ffbe 	bl	8002e20 <HAL_HCD_Connect_Callback>
 8002ea4:	e7d6      	b.n	8002e54 <HCD_Port_IRQHandler+0x2c>
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002ea6:	9b01      	ldr	r3, [sp, #4]
 8002ea8:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002eac:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002eb0:	d004      	beq.n	8002ebc <HCD_Port_IRQHandler+0x94>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002eb2:	2101      	movs	r1, #1
 8002eb4:	6820      	ldr	r0, [r4, #0]
 8002eb6:	f003 f9f3 	bl	80062a0 <USB_InitFSLSPClkSel>
 8002eba:	e7e1      	b.n	8002e80 <HCD_Port_IRQHandler+0x58>
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002ebc:	2102      	movs	r1, #2
 8002ebe:	6820      	ldr	r0, [r4, #0]
 8002ec0:	f003 f9ee 	bl	80062a0 <USB_InitFSLSPClkSel>
 8002ec4:	e7dc      	b.n	8002e80 <HCD_Port_IRQHandler+0x58>
          USBx_HOST->HFIR = 60000U;
 8002ec6:	f64e 2260 	movw	r2, #60000	; 0xea60
 8002eca:	f8c5 2404 	str.w	r2, [r5, #1028]	; 0x404
 8002ece:	e7d7      	b.n	8002e80 <HCD_Port_IRQHandler+0x58>
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002ed0:	4620      	mov	r0, r4
 8002ed2:	f7ff ffa8 	bl	8002e26 <HAL_HCD_PortDisabled_Callback>
 8002ed6:	e7d6      	b.n	8002e86 <HCD_Port_IRQHandler+0x5e>

08002ed8 <HAL_HCD_HC_NotifyURBChange_Callback>:
}
 8002ed8:	4770      	bx	lr

08002eda <HCD_HC_IN_IRQHandler>:
{
 8002eda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002edc:	4605      	mov	r5, r0
 8002ede:	460e      	mov	r6, r1
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ee0:	6807      	ldr	r7, [r0, #0]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8002ee2:	eb07 1741 	add.w	r7, r7, r1, lsl #5
 8002ee6:	f507 64a0 	add.w	r4, r7, #1280	; 0x500
 8002eea:	68a3      	ldr	r3, [r4, #8]
 8002eec:	f013 0f04 	tst.w	r3, #4
 8002ef0:	d040      	beq.n	8002f74 <HCD_HC_IN_IRQHandler+0x9a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002ef2:	2304      	movs	r3, #4
 8002ef4:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002ef6:	68e3      	ldr	r3, [r4, #12]
 8002ef8:	f043 0302 	orr.w	r3, r3, #2
 8002efc:	60e3      	str	r3, [r4, #12]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8002efe:	68a3      	ldr	r3, [r4, #8]
 8002f00:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002f04:	f040 8093 	bne.w	800302e <HCD_HC_IN_IRQHandler+0x154>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8002f08:	68a3      	ldr	r3, [r4, #8]
 8002f0a:	f013 0f01 	tst.w	r3, #1
 8002f0e:	f000 80d7 	beq.w	80030c0 <HCD_HC_IN_IRQHandler+0x1e6>
    if (hhcd->Init.dma_enable != 0U)
 8002f12:	692b      	ldr	r3, [r5, #16]
 8002f14:	b143      	cbz	r3, 8002f28 <HCD_HC_IN_IRQHandler+0x4e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002f16:	232c      	movs	r3, #44	; 0x2c
 8002f18:	fb03 5306 	mla	r3, r3, r6, r5
 8002f1c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002f1e:	6921      	ldr	r1, [r4, #16]
 8002f20:	f3c1 0112 	ubfx	r1, r1, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8002f24:	1a52      	subs	r2, r2, r1
 8002f26:	651a      	str	r2, [r3, #80]	; 0x50
    hhcd->hc[ch_num].state = HC_XFRC;
 8002f28:	232c      	movs	r3, #44	; 0x2c
 8002f2a:	fb03 5306 	mla	r3, r3, r6, r5
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002f34:	2100      	movs	r1, #0
 8002f36:	65d9      	str	r1, [r3, #92]	; 0x5c
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8002f38:	60a2      	str	r2, [r4, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002f3a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	f000 8081 	beq.w	8003046 <HCD_HC_IN_IRQHandler+0x16c>
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d07e      	beq.n	8003046 <HCD_HC_IN_IRQHandler+0x16c>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8002f48:	2b03      	cmp	r3, #3
 8002f4a:	f000 8093 	beq.w	8003074 <HCD_HC_IN_IRQHandler+0x19a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	f040 8083 	bne.w	800305a <HCD_HC_IN_IRQHandler+0x180>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002f54:	232c      	movs	r3, #44	; 0x2c
 8002f56:	fb03 5306 	mla	r3, r3, r6, r5
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8002f60:	f893 1054 	ldrb.w	r1, [r3, #84]	; 0x54
 8002f64:	4051      	eors	r1, r2
 8002f66:	f883 1054 	strb.w	r1, [r3, #84]	; 0x54
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002f6a:	4631      	mov	r1, r6
 8002f6c:	4628      	mov	r0, r5
 8002f6e:	f7ff ffb3 	bl	8002ed8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002f72:	e072      	b.n	800305a <HCD_HC_IN_IRQHandler+0x180>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8002f74:	68a3      	ldr	r3, [r4, #8]
 8002f76:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002f7a:	d106      	bne.n	8002f8a <HCD_HC_IN_IRQHandler+0xb0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8002f7c:	68a3      	ldr	r3, [r4, #8]
 8002f7e:	f013 0f20 	tst.w	r3, #32
 8002f82:	d013      	beq.n	8002fac <HCD_HC_IN_IRQHandler+0xd2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002f84:	2320      	movs	r3, #32
 8002f86:	60a3      	str	r3, [r4, #8]
 8002f88:	e7b9      	b.n	8002efe <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8002f8a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f8e:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8002f90:	232c      	movs	r3, #44	; 0x2c
 8002f92:	fb03 0301 	mla	r3, r3, r1, r0
 8002f96:	2207      	movs	r2, #7
 8002f98:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002f9c:	68e3      	ldr	r3, [r4, #12]
 8002f9e:	f043 0302 	orr.w	r3, r3, #2
 8002fa2:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fa4:	6800      	ldr	r0, [r0, #0]
 8002fa6:	f003 f9a0 	bl	80062ea <USB_HC_Halt>
 8002faa:	e7a8      	b.n	8002efe <HCD_HC_IN_IRQHandler+0x24>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002fac:	68a3      	ldr	r3, [r4, #8]
 8002fae:	f013 0f08 	tst.w	r3, #8
 8002fb2:	d117      	bne.n	8002fe4 <HCD_HC_IN_IRQHandler+0x10a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002fb4:	68a3      	ldr	r3, [r4, #8]
 8002fb6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002fba:	d125      	bne.n	8003008 <HCD_HC_IN_IRQHandler+0x12e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002fbc:	68a3      	ldr	r3, [r4, #8]
 8002fbe:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002fc2:	d09c      	beq.n	8002efe <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002fc4:	68e3      	ldr	r3, [r4, #12]
 8002fc6:	f043 0302 	orr.w	r3, r3, #2
 8002fca:	60e3      	str	r3, [r4, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002fcc:	232c      	movs	r3, #44	; 0x2c
 8002fce:	fb03 0301 	mla	r3, r3, r1, r0
 8002fd2:	2206      	movs	r2, #6
 8002fd4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002fd8:	6800      	ldr	r0, [r0, #0]
 8002fda:	f003 f986 	bl	80062ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002fde:	2380      	movs	r3, #128	; 0x80
 8002fe0:	60a3      	str	r3, [r4, #8]
 8002fe2:	e78c      	b.n	8002efe <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8002fe4:	68e3      	ldr	r3, [r4, #12]
 8002fe6:	f043 0302 	orr.w	r3, r3, #2
 8002fea:	60e3      	str	r3, [r4, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8002fec:	232c      	movs	r3, #44	; 0x2c
 8002fee:	fb03 0301 	mla	r3, r3, r1, r0
 8002ff2:	2205      	movs	r2, #5
 8002ff4:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002ff8:	2310      	movs	r3, #16
 8002ffa:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8002ffc:	2308      	movs	r3, #8
 8002ffe:	60a3      	str	r3, [r4, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003000:	6800      	ldr	r0, [r0, #0]
 8003002:	f003 f972 	bl	80062ea <USB_HC_Halt>
 8003006:	e77a      	b.n	8002efe <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003008:	68e3      	ldr	r3, [r4, #12]
 800300a:	f043 0302 	orr.w	r3, r3, #2
 800300e:	60e3      	str	r3, [r4, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003010:	232c      	movs	r3, #44	; 0x2c
 8003012:	fb03 0301 	mla	r3, r3, r1, r0
 8003016:	2208      	movs	r2, #8
 8003018:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800301c:	2310      	movs	r3, #16
 800301e:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003020:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003024:	60a3      	str	r3, [r4, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003026:	6800      	ldr	r0, [r0, #0]
 8003028:	f003 f95f 	bl	80062ea <USB_HC_Halt>
 800302c:	e767      	b.n	8002efe <HCD_HC_IN_IRQHandler+0x24>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800302e:	68e3      	ldr	r3, [r4, #12]
 8003030:	f043 0302 	orr.w	r3, r3, #2
 8003034:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003036:	4631      	mov	r1, r6
 8003038:	6828      	ldr	r0, [r5, #0]
 800303a:	f003 f956 	bl	80062ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800303e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003042:	60a3      	str	r3, [r4, #8]
}
 8003044:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003046:	68e3      	ldr	r3, [r4, #12]
 8003048:	f043 0302 	orr.w	r3, r3, #2
 800304c:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800304e:	4631      	mov	r1, r6
 8003050:	6828      	ldr	r0, [r5, #0]
 8003052:	f003 f94a 	bl	80062ea <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8003056:	2310      	movs	r3, #16
 8003058:	60a3      	str	r3, [r4, #8]
    if (hhcd->Init.dma_enable == 1U)
 800305a:	692b      	ldr	r3, [r5, #16]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d01a      	beq.n	8003096 <HCD_HC_IN_IRQHandler+0x1bc>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8003060:	202c      	movs	r0, #44	; 0x2c
 8003062:	fb00 5506 	mla	r5, r0, r6, r5
 8003066:	f895 3054 	ldrb.w	r3, [r5, #84]	; 0x54
 800306a:	f083 0301 	eor.w	r3, r3, #1
 800306e:	f885 3054 	strb.w	r3, [r5, #84]	; 0x54
 8003072:	e7e7      	b.n	8003044 <HCD_HC_IN_IRQHandler+0x16a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003074:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
 8003078:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800307c:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003080:	232c      	movs	r3, #44	; 0x2c
 8003082:	fb03 5306 	mla	r3, r3, r6, r5
 8003086:	2201      	movs	r2, #1
 8003088:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800308c:	4631      	mov	r1, r6
 800308e:	4628      	mov	r0, r5
 8003090:	f7ff ff22 	bl	8002ed8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003094:	e7e1      	b.n	800305a <HCD_HC_IN_IRQHandler+0x180>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8003096:	232c      	movs	r3, #44	; 0x2c
 8003098:	fb03 5306 	mla	r3, r3, r6, r5
 800309c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800309e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80030a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a6:	f013 0f01 	tst.w	r3, #1
 80030aa:	d0cb      	beq.n	8003044 <HCD_HC_IN_IRQHandler+0x16a>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80030ac:	232c      	movs	r3, #44	; 0x2c
 80030ae:	fb03 5506 	mla	r5, r3, r6, r5
 80030b2:	f895 3054 	ldrb.w	r3, [r5, #84]	; 0x54
 80030b6:	f083 0301 	eor.w	r3, r3, #1
 80030ba:	f885 3054 	strb.w	r3, [r5, #84]	; 0x54
 80030be:	e7c1      	b.n	8003044 <HCD_HC_IN_IRQHandler+0x16a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80030c0:	68a3      	ldr	r3, [r4, #8]
 80030c2:	f013 0f02 	tst.w	r3, #2
 80030c6:	d064      	beq.n	8003192 <HCD_HC_IN_IRQHandler+0x2b8>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80030c8:	68e3      	ldr	r3, [r4, #12]
 80030ca:	f023 0302 	bic.w	r3, r3, #2
 80030ce:	60e3      	str	r3, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80030d0:	232c      	movs	r3, #44	; 0x2c
 80030d2:	fb03 5306 	mla	r3, r3, r6, r5
 80030d6:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d013      	beq.n	8003106 <HCD_HC_IN_IRQHandler+0x22c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80030de:	2b05      	cmp	r3, #5
 80030e0:	d023      	beq.n	800312a <HCD_HC_IN_IRQHandler+0x250>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80030e2:	2b06      	cmp	r3, #6
 80030e4:	d028      	beq.n	8003138 <HCD_HC_IN_IRQHandler+0x25e>
 80030e6:	2b08      	cmp	r3, #8
 80030e8:	d026      	beq.n	8003138 <HCD_HC_IN_IRQHandler+0x25e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80030ea:	2b03      	cmp	r3, #3
 80030ec:	d042      	beq.n	8003174 <HCD_HC_IN_IRQHandler+0x29a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80030ee:	2b07      	cmp	r3, #7
 80030f0:	d10f      	bne.n	8003112 <HCD_HC_IN_IRQHandler+0x238>
      hhcd->hc[ch_num].ErrCnt++;
 80030f2:	232c      	movs	r3, #44	; 0x2c
 80030f4:	fb03 5306 	mla	r3, r3, r6, r5
 80030f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80030fa:	3201      	adds	r2, #1
 80030fc:	65da      	str	r2, [r3, #92]	; 0x5c
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 80030fe:	2204      	movs	r2, #4
 8003100:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8003104:	e005      	b.n	8003112 <HCD_HC_IN_IRQHandler+0x238>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8003106:	232c      	movs	r3, #44	; 0x2c
 8003108:	fb03 5306 	mla	r3, r3, r6, r5
 800310c:	2201      	movs	r2, #1
 800310e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8003112:	2302      	movs	r3, #2
 8003114:	60a3      	str	r3, [r4, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8003116:	232c      	movs	r3, #44	; 0x2c
 8003118:	fb03 5306 	mla	r3, r3, r6, r5
 800311c:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 8003120:	4631      	mov	r1, r6
 8003122:	4628      	mov	r0, r5
 8003124:	f7ff fed8 	bl	8002ed8 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003128:	e78c      	b.n	8003044 <HCD_HC_IN_IRQHandler+0x16a>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 800312a:	232c      	movs	r3, #44	; 0x2c
 800312c:	fb03 5306 	mla	r3, r3, r6, r5
 8003130:	2205      	movs	r2, #5
 8003132:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8003136:	e7ec      	b.n	8003112 <HCD_HC_IN_IRQHandler+0x238>
      hhcd->hc[ch_num].ErrCnt++;
 8003138:	222c      	movs	r2, #44	; 0x2c
 800313a:	fb02 5206 	mla	r2, r2, r6, r5
 800313e:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8003140:	3301      	adds	r3, #1
 8003142:	65d3      	str	r3, [r2, #92]	; 0x5c
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003144:	2b02      	cmp	r3, #2
 8003146:	d906      	bls.n	8003156 <HCD_HC_IN_IRQHandler+0x27c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003148:	4613      	mov	r3, r2
 800314a:	2200      	movs	r2, #0
 800314c:	65da      	str	r2, [r3, #92]	; 0x5c
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800314e:	2204      	movs	r2, #4
 8003150:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8003154:	e7dd      	b.n	8003112 <HCD_HC_IN_IRQHandler+0x238>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003156:	232c      	movs	r3, #44	; 0x2c
 8003158:	fb03 5306 	mla	r3, r3, r6, r5
 800315c:	2202      	movs	r2, #2
 800315e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003162:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003166:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800316a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800316e:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
 8003172:	e7ce      	b.n	8003112 <HCD_HC_IN_IRQHandler+0x238>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8003174:	232c      	movs	r3, #44	; 0x2c
 8003176:	fb03 5306 	mla	r3, r3, r6, r5
 800317a:	2202      	movs	r2, #2
 800317c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8003180:	f8d7 3500 	ldr.w	r3, [r7, #1280]	; 0x500
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003184:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003188:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800318c:	f8c7 3500 	str.w	r3, [r7, #1280]	; 0x500
 8003190:	e7bf      	b.n	8003112 <HCD_HC_IN_IRQHandler+0x238>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8003192:	68a3      	ldr	r3, [r4, #8]
 8003194:	f013 0f10 	tst.w	r3, #16
 8003198:	f43f af54 	beq.w	8003044 <HCD_HC_IN_IRQHandler+0x16a>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800319c:	232c      	movs	r3, #44	; 0x2c
 800319e:	fb03 5306 	mla	r3, r3, r6, r5
 80031a2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80031a6:	2b03      	cmp	r3, #3
 80031a8:	d00c      	beq.n	80031c4 <HCD_HC_IN_IRQHandler+0x2ea>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80031aa:	b10b      	cbz	r3, 80031b0 <HCD_HC_IN_IRQHandler+0x2d6>
 80031ac:	2b02      	cmp	r3, #2
 80031ae:	d106      	bne.n	80031be <HCD_HC_IN_IRQHandler+0x2e4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80031b0:	232c      	movs	r3, #44	; 0x2c
 80031b2:	fb03 5306 	mla	r3, r3, r6, r5
 80031b6:	2200      	movs	r2, #0
 80031b8:	65da      	str	r2, [r3, #92]	; 0x5c
      if (hhcd->Init.dma_enable == 0U)
 80031ba:	692b      	ldr	r3, [r5, #16]
 80031bc:	b183      	cbz	r3, 80031e0 <HCD_HC_IN_IRQHandler+0x306>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80031be:	2310      	movs	r3, #16
 80031c0:	60a3      	str	r3, [r4, #8]
}
 80031c2:	e73f      	b.n	8003044 <HCD_HC_IN_IRQHandler+0x16a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80031c4:	232c      	movs	r3, #44	; 0x2c
 80031c6:	fb03 5306 	mla	r3, r3, r6, r5
 80031ca:	2200      	movs	r2, #0
 80031cc:	65da      	str	r2, [r3, #92]	; 0x5c
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80031ce:	68e3      	ldr	r3, [r4, #12]
 80031d0:	f043 0302 	orr.w	r3, r3, #2
 80031d4:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80031d6:	4631      	mov	r1, r6
 80031d8:	6828      	ldr	r0, [r5, #0]
 80031da:	f003 f886 	bl	80062ea <USB_HC_Halt>
 80031de:	e7ee      	b.n	80031be <HCD_HC_IN_IRQHandler+0x2e4>
        hhcd->hc[ch_num].state = HC_NAK;
 80031e0:	232c      	movs	r3, #44	; 0x2c
 80031e2:	fb03 5306 	mla	r3, r3, r6, r5
 80031e6:	2203      	movs	r2, #3
 80031e8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80031ec:	68e3      	ldr	r3, [r4, #12]
 80031ee:	f043 0302 	orr.w	r3, r3, #2
 80031f2:	60e3      	str	r3, [r4, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80031f4:	4631      	mov	r1, r6
 80031f6:	6828      	ldr	r0, [r5, #0]
 80031f8:	f003 f877 	bl	80062ea <USB_HC_Halt>
 80031fc:	e7df      	b.n	80031be <HCD_HC_IN_IRQHandler+0x2e4>

080031fe <HCD_HC_OUT_IRQHandler>:
{
 80031fe:	b570      	push	{r4, r5, r6, lr}
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003200:	6803      	ldr	r3, [r0, #0]
  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003202:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8003206:	f503 64a0 	add.w	r4, r3, #1280	; 0x500
 800320a:	68a2      	ldr	r2, [r4, #8]
 800320c:	f012 0f04 	tst.w	r2, #4
 8003210:	d006      	beq.n	8003220 <HCD_HC_OUT_IRQHandler+0x22>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003212:	2304      	movs	r3, #4
 8003214:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003216:	68e3      	ldr	r3, [r4, #12]
 8003218:	f043 0302 	orr.w	r3, r3, #2
 800321c:	60e3      	str	r3, [r4, #12]
}
 800321e:	bd70      	pop	{r4, r5, r6, pc}
 8003220:	4605      	mov	r5, r0
 8003222:	460e      	mov	r6, r1
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8003224:	68a2      	ldr	r2, [r4, #8]
 8003226:	f012 0f20 	tst.w	r2, #32
 800322a:	d018      	beq.n	800325e <HCD_HC_OUT_IRQHandler+0x60>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800322c:	2320      	movs	r3, #32
 800322e:	60a3      	str	r3, [r4, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8003230:	232c      	movs	r3, #44	; 0x2c
 8003232:	fb03 0301 	mla	r3, r3, r1, r0
 8003236:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800323a:	2b01      	cmp	r3, #1
 800323c:	d1ef      	bne.n	800321e <HCD_HC_OUT_IRQHandler+0x20>
      hhcd->hc[ch_num].do_ping = 0U;
 800323e:	232c      	movs	r3, #44	; 0x2c
 8003240:	fb03 0301 	mla	r3, r3, r1, r0
 8003244:	2200      	movs	r2, #0
 8003246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800324a:	2202      	movs	r2, #2
 800324c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003250:	68e3      	ldr	r3, [r4, #12]
 8003252:	4313      	orrs	r3, r2
 8003254:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003256:	6800      	ldr	r0, [r0, #0]
 8003258:	f003 f847 	bl	80062ea <USB_HC_Halt>
 800325c:	e7df      	b.n	800321e <HCD_HC_OUT_IRQHandler+0x20>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800325e:	68a2      	ldr	r2, [r4, #8]
 8003260:	f412 7f00 	tst.w	r2, #512	; 0x200
 8003264:	d124      	bne.n	80032b0 <HCD_HC_OUT_IRQHandler+0xb2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8003266:	68a2      	ldr	r2, [r4, #8]
 8003268:	f012 0f01 	tst.w	r2, #1
 800326c:	d02b      	beq.n	80032c6 <HCD_HC_OUT_IRQHandler+0xc8>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800326e:	232c      	movs	r3, #44	; 0x2c
 8003270:	fb03 0301 	mla	r3, r3, r1, r0
 8003274:	2200      	movs	r2, #0
 8003276:	65da      	str	r2, [r3, #92]	; 0x5c
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8003278:	68a3      	ldr	r3, [r4, #8]
 800327a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800327e:	d007      	beq.n	8003290 <HCD_HC_OUT_IRQHandler+0x92>
      hhcd->hc[ch_num].do_ping = 1U;
 8003280:	232c      	movs	r3, #44	; 0x2c
 8003282:	fb03 0301 	mla	r3, r3, r1, r0
 8003286:	2201      	movs	r2, #1
 8003288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800328c:	2340      	movs	r3, #64	; 0x40
 800328e:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003290:	68e3      	ldr	r3, [r4, #12]
 8003292:	f043 0302 	orr.w	r3, r3, #2
 8003296:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003298:	4631      	mov	r1, r6
 800329a:	6828      	ldr	r0, [r5, #0]
 800329c:	f003 f825 	bl	80062ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80032a0:	2301      	movs	r3, #1
 80032a2:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80032a4:	202c      	movs	r0, #44	; 0x2c
 80032a6:	fb00 5506 	mla	r5, r0, r6, r5
 80032aa:	f885 3061 	strb.w	r3, [r5, #97]	; 0x61
 80032ae:	e7b6      	b.n	800321e <HCD_HC_OUT_IRQHandler+0x20>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80032b0:	68e3      	ldr	r3, [r4, #12]
 80032b2:	f043 0302 	orr.w	r3, r3, #2
 80032b6:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80032b8:	6800      	ldr	r0, [r0, #0]
 80032ba:	f003 f816 	bl	80062ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80032be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80032c2:	60a3      	str	r3, [r4, #8]
 80032c4:	e7ab      	b.n	800321e <HCD_HC_OUT_IRQHandler+0x20>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80032c6:	68a2      	ldr	r2, [r4, #8]
 80032c8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80032cc:	d129      	bne.n	8003322 <HCD_HC_OUT_IRQHandler+0x124>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80032ce:	68a2      	ldr	r2, [r4, #8]
 80032d0:	f012 0f08 	tst.w	r2, #8
 80032d4:	d13a      	bne.n	800334c <HCD_HC_OUT_IRQHandler+0x14e>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80032d6:	68a2      	ldr	r2, [r4, #8]
 80032d8:	f012 0f10 	tst.w	r2, #16
 80032dc:	d046      	beq.n	800336c <HCD_HC_OUT_IRQHandler+0x16e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80032de:	232c      	movs	r3, #44	; 0x2c
 80032e0:	fb03 0301 	mla	r3, r3, r1, r0
 80032e4:	2200      	movs	r2, #0
 80032e6:	65da      	str	r2, [r3, #92]	; 0x5c
    hhcd->hc[ch_num].state = HC_NAK;
 80032e8:	2203      	movs	r2, #3
 80032ea:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    if (hhcd->hc[ch_num].do_ping == 0U)
 80032ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f2:	b95b      	cbnz	r3, 800330c <HCD_HC_OUT_IRQHandler+0x10e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80032f4:	232c      	movs	r3, #44	; 0x2c
 80032f6:	fb03 0301 	mla	r3, r3, r1, r0
 80032fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032fe:	b92b      	cbnz	r3, 800330c <HCD_HC_OUT_IRQHandler+0x10e>
        hhcd->hc[ch_num].do_ping = 1U;
 8003300:	232c      	movs	r3, #44	; 0x2c
 8003302:	fb03 0301 	mla	r3, r3, r1, r0
 8003306:	2201      	movs	r2, #1
 8003308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800330c:	68e3      	ldr	r3, [r4, #12]
 800330e:	f043 0302 	orr.w	r3, r3, #2
 8003312:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003314:	4631      	mov	r1, r6
 8003316:	6828      	ldr	r0, [r5, #0]
 8003318:	f002 ffe7 	bl	80062ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800331c:	2310      	movs	r3, #16
 800331e:	60a3      	str	r3, [r4, #8]
 8003320:	e77d      	b.n	800321e <HCD_HC_OUT_IRQHandler+0x20>
    hhcd->hc[ch_num].state = HC_NYET;
 8003322:	232c      	movs	r3, #44	; 0x2c
 8003324:	fb03 0301 	mla	r3, r3, r1, r0
 8003328:	2204      	movs	r2, #4
 800332a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    hhcd->hc[ch_num].do_ping = 1U;
 800332e:	2201      	movs	r2, #1
 8003330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hhcd->hc[ch_num].ErrCnt = 0U;
 8003334:	2200      	movs	r2, #0
 8003336:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003338:	68e3      	ldr	r3, [r4, #12]
 800333a:	f043 0302 	orr.w	r3, r3, #2
 800333e:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003340:	6800      	ldr	r0, [r0, #0]
 8003342:	f002 ffd2 	bl	80062ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8003346:	2340      	movs	r3, #64	; 0x40
 8003348:	60a3      	str	r3, [r4, #8]
 800334a:	e768      	b.n	800321e <HCD_HC_OUT_IRQHandler+0x20>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800334c:	2308      	movs	r3, #8
 800334e:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003350:	68e3      	ldr	r3, [r4, #12]
 8003352:	f043 0302 	orr.w	r3, r3, #2
 8003356:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003358:	6800      	ldr	r0, [r0, #0]
 800335a:	f002 ffc6 	bl	80062ea <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800335e:	232c      	movs	r3, #44	; 0x2c
 8003360:	fb03 5506 	mla	r5, r3, r6, r5
 8003364:	2305      	movs	r3, #5
 8003366:	f885 3061 	strb.w	r3, [r5, #97]	; 0x61
 800336a:	e758      	b.n	800321e <HCD_HC_OUT_IRQHandler+0x20>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800336c:	68a2      	ldr	r2, [r4, #8]
 800336e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003372:	d029      	beq.n	80033c8 <HCD_HC_OUT_IRQHandler+0x1ca>
    if (hhcd->Init.dma_enable == 0U)
 8003374:	6903      	ldr	r3, [r0, #16]
 8003376:	b183      	cbz	r3, 800339a <HCD_HC_OUT_IRQHandler+0x19c>
      hhcd->hc[ch_num].ErrCnt++;
 8003378:	222c      	movs	r2, #44	; 0x2c
 800337a:	fb02 0201 	mla	r2, r2, r1, r0
 800337e:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8003380:	3301      	adds	r3, #1
 8003382:	65d3      	str	r3, [r2, #92]	; 0x5c
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003384:	2b02      	cmp	r3, #2
 8003386:	d816      	bhi.n	80033b6 <HCD_HC_OUT_IRQHandler+0x1b8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8003388:	232c      	movs	r3, #44	; 0x2c
 800338a:	fb03 0501 	mla	r5, r3, r1, r0
 800338e:	2302      	movs	r3, #2
 8003390:	f885 3060 	strb.w	r3, [r5, #96]	; 0x60
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8003394:	2380      	movs	r3, #128	; 0x80
 8003396:	60a3      	str	r3, [r4, #8]
 8003398:	e741      	b.n	800321e <HCD_HC_OUT_IRQHandler+0x20>
      hhcd->hc[ch_num].state = HC_XACTERR;
 800339a:	232c      	movs	r3, #44	; 0x2c
 800339c:	fb03 0301 	mla	r3, r3, r1, r0
 80033a0:	2206      	movs	r2, #6
 80033a2:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80033a6:	68e3      	ldr	r3, [r4, #12]
 80033a8:	f043 0302 	orr.w	r3, r3, #2
 80033ac:	60e3      	str	r3, [r4, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80033ae:	6800      	ldr	r0, [r0, #0]
 80033b0:	f002 ff9b 	bl	80062ea <USB_HC_Halt>
 80033b4:	e7ee      	b.n	8003394 <HCD_HC_OUT_IRQHandler+0x196>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80033b6:	4613      	mov	r3, r2
 80033b8:	2200      	movs	r2, #0
 80033ba:	65da      	str	r2, [r3, #92]	; 0x5c
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80033bc:	2204      	movs	r2, #4
 80033be:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 80033c2:	f7ff fd89 	bl	8002ed8 <HAL_HCD_HC_NotifyURBChange_Callback>
 80033c6:	e7e5      	b.n	8003394 <HCD_HC_OUT_IRQHandler+0x196>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80033c8:	68a2      	ldr	r2, [r4, #8]
 80033ca:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80033ce:	d127      	bne.n	8003420 <HCD_HC_OUT_IRQHandler+0x222>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80033d0:	68a2      	ldr	r2, [r4, #8]
 80033d2:	f012 0f02 	tst.w	r2, #2
 80033d6:	f43f af22 	beq.w	800321e <HCD_HC_OUT_IRQHandler+0x20>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80033da:	68e2      	ldr	r2, [r4, #12]
 80033dc:	f022 0202 	bic.w	r2, r2, #2
 80033e0:	60e2      	str	r2, [r4, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80033e2:	222c      	movs	r2, #44	; 0x2c
 80033e4:	fb02 0201 	mla	r2, r2, r1, r0
 80033e8:	f892 2061 	ldrb.w	r2, [r2, #97]	; 0x61
 80033ec:	2a01      	cmp	r2, #1
 80033ee:	d02a      	beq.n	8003446 <HCD_HC_OUT_IRQHandler+0x248>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80033f0:	2a03      	cmp	r2, #3
 80033f2:	d05b      	beq.n	80034ac <HCD_HC_OUT_IRQHandler+0x2ae>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80033f4:	2a04      	cmp	r2, #4
 80033f6:	d06b      	beq.n	80034d0 <HCD_HC_OUT_IRQHandler+0x2d2>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80033f8:	2a05      	cmp	r2, #5
 80033fa:	d070      	beq.n	80034de <HCD_HC_OUT_IRQHandler+0x2e0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80033fc:	2a06      	cmp	r2, #6
 80033fe:	d001      	beq.n	8003404 <HCD_HC_OUT_IRQHandler+0x206>
 8003400:	2a08      	cmp	r2, #8
 8003402:	d159      	bne.n	80034b8 <HCD_HC_OUT_IRQHandler+0x2ba>
      hhcd->hc[ch_num].ErrCnt++;
 8003404:	212c      	movs	r1, #44	; 0x2c
 8003406:	fb01 5106 	mla	r1, r1, r6, r5
 800340a:	6dca      	ldr	r2, [r1, #92]	; 0x5c
 800340c:	3201      	adds	r2, #1
 800340e:	65ca      	str	r2, [r1, #92]	; 0x5c
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8003410:	2a02      	cmp	r2, #2
 8003412:	d96a      	bls.n	80034ea <HCD_HC_OUT_IRQHandler+0x2ec>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8003414:	2200      	movs	r2, #0
 8003416:	65ca      	str	r2, [r1, #92]	; 0x5c
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8003418:	2204      	movs	r2, #4
 800341a:	f881 2060 	strb.w	r2, [r1, #96]	; 0x60
 800341e:	e04b      	b.n	80034b8 <HCD_HC_OUT_IRQHandler+0x2ba>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003420:	68e3      	ldr	r3, [r4, #12]
 8003422:	f043 0302 	orr.w	r3, r3, #2
 8003426:	60e3      	str	r3, [r4, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8003428:	6800      	ldr	r0, [r0, #0]
 800342a:	f002 ff5e 	bl	80062ea <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800342e:	2310      	movs	r3, #16
 8003430:	60a3      	str	r3, [r4, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8003432:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003436:	60a3      	str	r3, [r4, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8003438:	232c      	movs	r3, #44	; 0x2c
 800343a:	fb03 5506 	mla	r5, r3, r6, r5
 800343e:	2308      	movs	r3, #8
 8003440:	f885 3061 	strb.w	r3, [r5, #97]	; 0x61
 8003444:	e6eb      	b.n	800321e <HCD_HC_OUT_IRQHandler+0x20>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8003446:	232c      	movs	r3, #44	; 0x2c
 8003448:	fb03 0301 	mla	r3, r3, r1, r0
 800344c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8003450:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003454:	3b02      	subs	r3, #2
 8003456:	b2db      	uxtb	r3, r3
 8003458:	4293      	cmp	r3, r2
 800345a:	d82d      	bhi.n	80034b8 <HCD_HC_OUT_IRQHandler+0x2ba>
        if (hhcd->Init.dma_enable == 0U)
 800345c:	6901      	ldr	r1, [r0, #16]
 800345e:	b941      	cbnz	r1, 8003472 <HCD_HC_OUT_IRQHandler+0x274>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8003460:	232c      	movs	r3, #44	; 0x2c
 8003462:	fb03 0306 	mla	r3, r3, r6, r0
 8003466:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 800346a:	f082 0201 	eor.w	r2, r2, #1
 800346e:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8003472:	2901      	cmp	r1, #1
 8003474:	d120      	bne.n	80034b8 <HCD_HC_OUT_IRQHandler+0x2ba>
 8003476:	232c      	movs	r3, #44	; 0x2c
 8003478:	fb03 5306 	mla	r3, r3, r6, r5
 800347c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800347e:	b1db      	cbz	r3, 80034b8 <HCD_HC_OUT_IRQHandler+0x2ba>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8003480:	222c      	movs	r2, #44	; 0x2c
 8003482:	fb02 5206 	mla	r2, r2, r6, r5
 8003486:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 800348a:	4413      	add	r3, r2
 800348c:	3b01      	subs	r3, #1
 800348e:	fbb3 f3f2 	udiv	r3, r3, r2
          if ((num_packets & 1U) != 0U)
 8003492:	f013 0f01 	tst.w	r3, #1
 8003496:	d00f      	beq.n	80034b8 <HCD_HC_OUT_IRQHandler+0x2ba>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8003498:	232c      	movs	r3, #44	; 0x2c
 800349a:	fb03 5306 	mla	r3, r3, r6, r5
 800349e:	f893 2055 	ldrb.w	r2, [r3, #85]	; 0x55
 80034a2:	f082 0201 	eor.w	r2, r2, #1
 80034a6:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
 80034aa:	e005      	b.n	80034b8 <HCD_HC_OUT_IRQHandler+0x2ba>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80034ac:	232c      	movs	r3, #44	; 0x2c
 80034ae:	fb03 0301 	mla	r3, r3, r1, r0
 80034b2:	2202      	movs	r2, #2
 80034b4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80034b8:	2302      	movs	r3, #2
 80034ba:	60a3      	str	r3, [r4, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80034bc:	232c      	movs	r3, #44	; 0x2c
 80034be:	fb03 5306 	mla	r3, r3, r6, r5
 80034c2:	f893 2060 	ldrb.w	r2, [r3, #96]	; 0x60
 80034c6:	4631      	mov	r1, r6
 80034c8:	4628      	mov	r0, r5
 80034ca:	f7ff fd05 	bl	8002ed8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80034ce:	e6a6      	b.n	800321e <HCD_HC_OUT_IRQHandler+0x20>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80034d0:	232c      	movs	r3, #44	; 0x2c
 80034d2:	fb03 0301 	mla	r3, r3, r1, r0
 80034d6:	2202      	movs	r2, #2
 80034d8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 80034dc:	e7ec      	b.n	80034b8 <HCD_HC_OUT_IRQHandler+0x2ba>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80034de:	232c      	movs	r3, #44	; 0x2c
 80034e0:	fb03 0301 	mla	r3, r3, r1, r0
 80034e4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 80034e8:	e7e6      	b.n	80034b8 <HCD_HC_OUT_IRQHandler+0x2ba>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80034ea:	222c      	movs	r2, #44	; 0x2c
 80034ec:	fb02 5206 	mla	r2, r2, r6, r5
 80034f0:	2102      	movs	r1, #2
 80034f2:	f882 1060 	strb.w	r1, [r2, #96]	; 0x60
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80034f6:	f8d3 2500 	ldr.w	r2, [r3, #1280]	; 0x500
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80034fa:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80034fe:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8003502:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 8003506:	e7d7      	b.n	80034b8 <HCD_HC_OUT_IRQHandler+0x2ba>

08003508 <HAL_HCD_IRQHandler>:
{
 8003508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800350a:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800350c:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800350e:	4628      	mov	r0, r5
 8003510:	f002 fe18 	bl	8006144 <USB_GetMode>
 8003514:	2801      	cmp	r0, #1
 8003516:	d000      	beq.n	800351a <HAL_HCD_IRQHandler+0x12>
}
 8003518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800351a:	462e      	mov	r6, r5
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800351c:	6820      	ldr	r0, [r4, #0]
 800351e:	f002 fe0d 	bl	800613c <USB_ReadInterrupts>
 8003522:	2800      	cmp	r0, #0
 8003524:	d0f8      	beq.n	8003518 <HAL_HCD_IRQHandler+0x10>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003526:	6820      	ldr	r0, [r4, #0]
 8003528:	f002 fe08 	bl	800613c <USB_ReadInterrupts>
 800352c:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 8003530:	d003      	beq.n	800353a <HAL_HCD_IRQHandler+0x32>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003532:	6823      	ldr	r3, [r4, #0]
 8003534:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003538:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800353a:	6820      	ldr	r0, [r4, #0]
 800353c:	f002 fdfe 	bl	800613c <USB_ReadInterrupts>
 8003540:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8003544:	d003      	beq.n	800354e <HAL_HCD_IRQHandler+0x46>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003546:	6823      	ldr	r3, [r4, #0]
 8003548:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800354c:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800354e:	6820      	ldr	r0, [r4, #0]
 8003550:	f002 fdf4 	bl	800613c <USB_ReadInterrupts>
 8003554:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8003558:	d003      	beq.n	8003562 <HAL_HCD_IRQHandler+0x5a>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800355a:	6823      	ldr	r3, [r4, #0]
 800355c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003560:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003562:	6820      	ldr	r0, [r4, #0]
 8003564:	f002 fdea 	bl	800613c <USB_ReadInterrupts>
 8003568:	f010 0f02 	tst.w	r0, #2
 800356c:	d002      	beq.n	8003574 <HAL_HCD_IRQHandler+0x6c>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800356e:	6823      	ldr	r3, [r4, #0]
 8003570:	2202      	movs	r2, #2
 8003572:	615a      	str	r2, [r3, #20]
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003574:	6820      	ldr	r0, [r4, #0]
 8003576:	f002 fde1 	bl	800613c <USB_ReadInterrupts>
 800357a:	f010 5f00 	tst.w	r0, #536870912	; 0x20000000
 800357e:	d008      	beq.n	8003592 <HAL_HCD_IRQHandler+0x8a>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003580:	6823      	ldr	r3, [r4, #0]
 8003582:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003586:	615a      	str	r2, [r3, #20]
      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003588:	f8d5 3440 	ldr.w	r3, [r5, #1088]	; 0x440
 800358c:	f013 0f01 	tst.w	r3, #1
 8003590:	d01d      	beq.n	80035ce <HAL_HCD_IRQHandler+0xc6>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003592:	6820      	ldr	r0, [r4, #0]
 8003594:	f002 fdd2 	bl	800613c <USB_ReadInterrupts>
 8003598:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 800359c:	d126      	bne.n	80035ec <HAL_HCD_IRQHandler+0xe4>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800359e:	6820      	ldr	r0, [r4, #0]
 80035a0:	f002 fdcc 	bl	800613c <USB_ReadInterrupts>
 80035a4:	f010 0f08 	tst.w	r0, #8
 80035a8:	d124      	bne.n	80035f4 <HAL_HCD_IRQHandler+0xec>
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80035aa:	6820      	ldr	r0, [r4, #0]
 80035ac:	f002 fdc6 	bl	800613c <USB_ReadInterrupts>
 80035b0:	f010 0f10 	tst.w	r0, #16
 80035b4:	d125      	bne.n	8003602 <HAL_HCD_IRQHandler+0xfa>
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80035b6:	6820      	ldr	r0, [r4, #0]
 80035b8:	f002 fdc0 	bl	800613c <USB_ReadInterrupts>
 80035bc:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 80035c0:	d0aa      	beq.n	8003518 <HAL_HCD_IRQHandler+0x10>
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80035c2:	6820      	ldr	r0, [r4, #0]
 80035c4:	f002 fe8c 	bl	80062e0 <USB_HC_ReadInterrupt>
 80035c8:	4607      	mov	r7, r0
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80035ca:	2500      	movs	r5, #0
 80035cc:	e02c      	b.n	8003628 <HAL_HCD_IRQHandler+0x120>
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80035ce:	2110      	movs	r1, #16
 80035d0:	4628      	mov	r0, r5
 80035d2:	f002 fd5f 	bl	8006094 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80035d6:	4628      	mov	r0, r5
 80035d8:	f002 fd74 	bl	80060c4 <USB_FlushRxFifo>
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80035dc:	2101      	movs	r1, #1
 80035de:	6820      	ldr	r0, [r4, #0]
 80035e0:	f002 fe5e 	bl	80062a0 <USB_InitFSLSPClkSel>
        HAL_HCD_Disconnect_Callback(hhcd);
 80035e4:	4620      	mov	r0, r4
 80035e6:	f7ff fc1c 	bl	8002e22 <HAL_HCD_Disconnect_Callback>
 80035ea:	e7d2      	b.n	8003592 <HAL_HCD_IRQHandler+0x8a>
      HCD_Port_IRQHandler(hhcd);
 80035ec:	4620      	mov	r0, r4
 80035ee:	f7ff fc1b 	bl	8002e28 <HCD_Port_IRQHandler>
 80035f2:	e7d4      	b.n	800359e <HAL_HCD_IRQHandler+0x96>
      HAL_HCD_SOF_Callback(hhcd);
 80035f4:	4620      	mov	r0, r4
 80035f6:	f7ff fc12 	bl	8002e1e <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80035fa:	6823      	ldr	r3, [r4, #0]
 80035fc:	2208      	movs	r2, #8
 80035fe:	615a      	str	r2, [r3, #20]
 8003600:	e7d3      	b.n	80035aa <HAL_HCD_IRQHandler+0xa2>
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003602:	6822      	ldr	r2, [r4, #0]
 8003604:	6993      	ldr	r3, [r2, #24]
 8003606:	f023 0310 	bic.w	r3, r3, #16
 800360a:	6193      	str	r3, [r2, #24]
      HCD_RXQLVL_IRQHandler(hhcd);
 800360c:	4620      	mov	r0, r4
 800360e:	f7ff fb6d 	bl	8002cec <HCD_RXQLVL_IRQHandler>
      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003612:	6822      	ldr	r2, [r4, #0]
 8003614:	6993      	ldr	r3, [r2, #24]
 8003616:	f043 0310 	orr.w	r3, r3, #16
 800361a:	6193      	str	r3, [r2, #24]
 800361c:	e7cb      	b.n	80035b6 <HAL_HCD_IRQHandler+0xae>
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800361e:	b2e9      	uxtb	r1, r5
 8003620:	4620      	mov	r0, r4
 8003622:	f7ff fdec 	bl	80031fe <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003626:	3501      	adds	r5, #1
 8003628:	68a3      	ldr	r3, [r4, #8]
 800362a:	42ab      	cmp	r3, r5
 800362c:	d912      	bls.n	8003654 <HAL_HCD_IRQHandler+0x14c>
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800362e:	f005 030f 	and.w	r3, r5, #15
 8003632:	fa27 f303 	lsr.w	r3, r7, r3
 8003636:	f013 0f01 	tst.w	r3, #1
 800363a:	d0f4      	beq.n	8003626 <HAL_HCD_IRQHandler+0x11e>
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800363c:	eb06 1345 	add.w	r3, r6, r5, lsl #5
 8003640:	f8d3 3500 	ldr.w	r3, [r3, #1280]	; 0x500
 8003644:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003648:	d0e9      	beq.n	800361e <HAL_HCD_IRQHandler+0x116>
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800364a:	b2e9      	uxtb	r1, r5
 800364c:	4620      	mov	r0, r4
 800364e:	f7ff fc44 	bl	8002eda <HCD_HC_IN_IRQHandler>
 8003652:	e7e8      	b.n	8003626 <HAL_HCD_IRQHandler+0x11e>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003654:	6823      	ldr	r3, [r4, #0]
 8003656:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800365a:	615a      	str	r2, [r3, #20]
 800365c:	e75c      	b.n	8003518 <HAL_HCD_IRQHandler+0x10>

0800365e <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800365e:	6803      	ldr	r3, [r0, #0]
 8003660:	695a      	ldr	r2, [r3, #20]
 8003662:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003666:	d101      	bne.n	800366c <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 8003668:	2000      	movs	r0, #0
}
 800366a:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800366c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003670:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003672:	2300      	movs	r3, #0
 8003674:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003676:	2220      	movs	r2, #32
 8003678:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800367c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003680:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003682:	f042 0204 	orr.w	r2, r2, #4
 8003686:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 8003688:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 800368c:	2001      	movs	r0, #1
 800368e:	4770      	bx	lr

08003690 <I2C_WaitOnFlagUntilTimeout>:
{
 8003690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003694:	4607      	mov	r7, r0
 8003696:	460d      	mov	r5, r1
 8003698:	4690      	mov	r8, r2
 800369a:	461e      	mov	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800369c:	e022      	b.n	80036e4 <I2C_WaitOnFlagUntilTimeout+0x54>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800369e:	f7fe fed3 	bl	8002448 <HAL_GetTick>
 80036a2:	9b06      	ldr	r3, [sp, #24]
 80036a4:	1ac0      	subs	r0, r0, r3
 80036a6:	42b0      	cmp	r0, r6
 80036a8:	d800      	bhi.n	80036ac <I2C_WaitOnFlagUntilTimeout+0x1c>
 80036aa:	b9de      	cbnz	r6, 80036e4 <I2C_WaitOnFlagUntilTimeout+0x54>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80036ac:	2300      	movs	r3, #0
 80036ae:	633b      	str	r3, [r7, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80036b0:	2220      	movs	r2, #32
 80036b2:	f887 203d 	strb.w	r2, [r7, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80036b6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80036ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80036bc:	f042 0220 	orr.w	r2, r2, #32
 80036c0:	643a      	str	r2, [r7, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80036c2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        return HAL_ERROR;
 80036c6:	2001      	movs	r0, #1
 80036c8:	e01a      	b.n	8003700 <I2C_WaitOnFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	699c      	ldr	r4, [r3, #24]
 80036ce:	ea25 0404 	bic.w	r4, r5, r4
 80036d2:	b2a4      	uxth	r4, r4
 80036d4:	fab4 f484 	clz	r4, r4
 80036d8:	0964      	lsrs	r4, r4, #5
 80036da:	45a0      	cmp	r8, r4
 80036dc:	d10f      	bne.n	80036fe <I2C_WaitOnFlagUntilTimeout+0x6e>
    if (Timeout != HAL_MAX_DELAY)
 80036de:	f1b6 3fff 	cmp.w	r6, #4294967295
 80036e2:	d1dc      	bne.n	800369e <I2C_WaitOnFlagUntilTimeout+0xe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036e4:	f3c5 4307 	ubfx	r3, r5, #16, #8
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d1ee      	bne.n	80036ca <I2C_WaitOnFlagUntilTimeout+0x3a>
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	695c      	ldr	r4, [r3, #20]
 80036f0:	ea25 0404 	bic.w	r4, r5, r4
 80036f4:	b2a4      	uxth	r4, r4
 80036f6:	fab4 f484 	clz	r4, r4
 80036fa:	0964      	lsrs	r4, r4, #5
 80036fc:	e7ed      	b.n	80036da <I2C_WaitOnFlagUntilTimeout+0x4a>
  return HAL_OK;
 80036fe:	2000      	movs	r0, #0
}
 8003700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003704 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8003704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003708:	4605      	mov	r5, r0
 800370a:	460e      	mov	r6, r1
 800370c:	4617      	mov	r7, r2
 800370e:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003710:	e03d      	b.n	800378e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003718:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800371a:	682b      	ldr	r3, [r5, #0]
 800371c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003720:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003722:	2300      	movs	r3, #0
 8003724:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003726:	2220      	movs	r2, #32
 8003728:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800372c:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003730:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003732:	f042 0204 	orr.w	r2, r2, #4
 8003736:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003738:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 800373c:	2001      	movs	r0, #1
 800373e:	e034      	b.n	80037aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003740:	f7fe fe82 	bl	8002448 <HAL_GetTick>
 8003744:	eba0 0008 	sub.w	r0, r0, r8
 8003748:	42b8      	cmp	r0, r7
 800374a:	d800      	bhi.n	800374e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
 800374c:	b9ff      	cbnz	r7, 800378e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8a>
        hi2c->PreviousState       = I2C_STATE_NONE;
 800374e:	2300      	movs	r3, #0
 8003750:	632b      	str	r3, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003752:	2220      	movs	r2, #32
 8003754:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003758:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800375c:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800375e:	f042 0220 	orr.w	r2, r2, #32
 8003762:	642a      	str	r2, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003764:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
        return HAL_ERROR;
 8003768:	2001      	movs	r0, #1
 800376a:	e01e      	b.n	80037aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800376c:	682b      	ldr	r3, [r5, #0]
 800376e:	699c      	ldr	r4, [r3, #24]
 8003770:	ea26 0404 	bic.w	r4, r6, r4
 8003774:	b2a4      	uxth	r4, r4
 8003776:	3c00      	subs	r4, #0
 8003778:	bf18      	it	ne
 800377a:	2401      	movne	r4, #1
 800377c:	b1a4      	cbz	r4, 80037a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800377e:	682b      	ldr	r3, [r5, #0]
 8003780:	695a      	ldr	r2, [r3, #20]
 8003782:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003786:	d1c4      	bne.n	8003712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 8003788:	f1b7 3fff 	cmp.w	r7, #4294967295
 800378c:	d1d8      	bne.n	8003740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800378e:	f3c6 4307 	ubfx	r3, r6, #16, #8
 8003792:	2b01      	cmp	r3, #1
 8003794:	d1ea      	bne.n	800376c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
 8003796:	682b      	ldr	r3, [r5, #0]
 8003798:	695c      	ldr	r4, [r3, #20]
 800379a:	ea26 0404 	bic.w	r4, r6, r4
 800379e:	b2a4      	uxth	r4, r4
 80037a0:	3c00      	subs	r4, #0
 80037a2:	bf18      	it	ne
 80037a4:	2401      	movne	r4, #1
 80037a6:	e7e9      	b.n	800377c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
  return HAL_OK;
 80037a8:	2000      	movs	r0, #0
}
 80037aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080037ae <I2C_WaitOnTXEFlagUntilTimeout>:
{
 80037ae:	b570      	push	{r4, r5, r6, lr}
 80037b0:	4604      	mov	r4, r0
 80037b2:	460d      	mov	r5, r1
 80037b4:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037b6:	6823      	ldr	r3, [r4, #0]
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	f013 0f80 	tst.w	r3, #128	; 0x80
 80037be:	d11c      	bne.n	80037fa <I2C_WaitOnTXEFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037c0:	4620      	mov	r0, r4
 80037c2:	f7ff ff4c 	bl	800365e <I2C_IsAcknowledgeFailed>
 80037c6:	b9d0      	cbnz	r0, 80037fe <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 80037c8:	f1b5 3fff 	cmp.w	r5, #4294967295
 80037cc:	d0f3      	beq.n	80037b6 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ce:	f7fe fe3b 	bl	8002448 <HAL_GetTick>
 80037d2:	1b80      	subs	r0, r0, r6
 80037d4:	42a8      	cmp	r0, r5
 80037d6:	d801      	bhi.n	80037dc <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 80037d8:	2d00      	cmp	r5, #0
 80037da:	d1ec      	bne.n	80037b6 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037dc:	2300      	movs	r3, #0
 80037de:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037e0:	2220      	movs	r2, #32
 80037e2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037e6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037ea:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80037ec:	f042 0220 	orr.w	r2, r2, #32
 80037f0:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80037f2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 80037f6:	2001      	movs	r0, #1
 80037f8:	e000      	b.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x4e>
  return HAL_OK;
 80037fa:	2000      	movs	r0, #0
}
 80037fc:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80037fe:	2001      	movs	r0, #1
 8003800:	e7fc      	b.n	80037fc <I2C_WaitOnTXEFlagUntilTimeout+0x4e>
	...

08003804 <I2C_RequestMemoryWrite>:
{
 8003804:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003808:	b085      	sub	sp, #20
 800380a:	4604      	mov	r4, r0
 800380c:	460d      	mov	r5, r1
 800380e:	4691      	mov	r9, r2
 8003810:	461f      	mov	r7, r3
 8003812:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8003816:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003818:	6803      	ldr	r3, [r0, #0]
 800381a:	6819      	ldr	r1, [r3, #0]
 800381c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8003820:	6019      	str	r1, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003822:	9600      	str	r6, [sp, #0]
 8003824:	4643      	mov	r3, r8
 8003826:	2200      	movs	r2, #0
 8003828:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800382c:	f7ff ff30 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8003830:	b960      	cbnz	r0, 800384c <I2C_RequestMemoryWrite+0x48>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003832:	6823      	ldr	r3, [r4, #0]
 8003834:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8003838:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800383a:	4633      	mov	r3, r6
 800383c:	4642      	mov	r2, r8
 800383e:	4926      	ldr	r1, [pc, #152]	; (80038d8 <I2C_RequestMemoryWrite+0xd4>)
 8003840:	4620      	mov	r0, r4
 8003842:	f7ff ff5f 	bl	8003704 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003846:	b168      	cbz	r0, 8003864 <I2C_RequestMemoryWrite+0x60>
    return HAL_ERROR;
 8003848:	2001      	movs	r0, #1
 800384a:	e008      	b.n	800385e <I2C_RequestMemoryWrite+0x5a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800384c:	6823      	ldr	r3, [r4, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003854:	d002      	beq.n	800385c <I2C_RequestMemoryWrite+0x58>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003856:	f44f 7300 	mov.w	r3, #512	; 0x200
 800385a:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 800385c:	2003      	movs	r0, #3
}
 800385e:	b005      	add	sp, #20
 8003860:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003864:	2300      	movs	r3, #0
 8003866:	9303      	str	r3, [sp, #12]
 8003868:	6823      	ldr	r3, [r4, #0]
 800386a:	695a      	ldr	r2, [r3, #20]
 800386c:	9203      	str	r2, [sp, #12]
 800386e:	699b      	ldr	r3, [r3, #24]
 8003870:	9303      	str	r3, [sp, #12]
 8003872:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003874:	4632      	mov	r2, r6
 8003876:	4641      	mov	r1, r8
 8003878:	4620      	mov	r0, r4
 800387a:	f7ff ff98 	bl	80037ae <I2C_WaitOnTXEFlagUntilTimeout>
 800387e:	b930      	cbnz	r0, 800388e <I2C_RequestMemoryWrite+0x8a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003880:	2f01      	cmp	r7, #1
 8003882:	d10f      	bne.n	80038a4 <I2C_RequestMemoryWrite+0xa0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	fa5f f689 	uxtb.w	r6, r9
 800388a:	611e      	str	r6, [r3, #16]
 800388c:	e7e7      	b.n	800385e <I2C_RequestMemoryWrite+0x5a>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800388e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003890:	2b04      	cmp	r3, #4
 8003892:	d001      	beq.n	8003898 <I2C_RequestMemoryWrite+0x94>
    return HAL_ERROR;
 8003894:	2001      	movs	r0, #1
 8003896:	e7e2      	b.n	800385e <I2C_RequestMemoryWrite+0x5a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003898:	6822      	ldr	r2, [r4, #0]
 800389a:	6813      	ldr	r3, [r2, #0]
 800389c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038a0:	6013      	str	r3, [r2, #0]
 80038a2:	e7f7      	b.n	8003894 <I2C_RequestMemoryWrite+0x90>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80038a4:	6823      	ldr	r3, [r4, #0]
 80038a6:	ea4f 2219 	mov.w	r2, r9, lsr #8
 80038aa:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038ac:	4632      	mov	r2, r6
 80038ae:	4641      	mov	r1, r8
 80038b0:	4620      	mov	r0, r4
 80038b2:	f7ff ff7c 	bl	80037ae <I2C_WaitOnTXEFlagUntilTimeout>
 80038b6:	b920      	cbnz	r0, 80038c2 <I2C_RequestMemoryWrite+0xbe>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038b8:	6823      	ldr	r3, [r4, #0]
 80038ba:	fa5f f689 	uxtb.w	r6, r9
 80038be:	611e      	str	r6, [r3, #16]
 80038c0:	e7cd      	b.n	800385e <I2C_RequestMemoryWrite+0x5a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80038c4:	2b04      	cmp	r3, #4
 80038c6:	d001      	beq.n	80038cc <I2C_RequestMemoryWrite+0xc8>
      return HAL_ERROR;
 80038c8:	2001      	movs	r0, #1
 80038ca:	e7c8      	b.n	800385e <I2C_RequestMemoryWrite+0x5a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038cc:	6822      	ldr	r2, [r4, #0]
 80038ce:	6813      	ldr	r3, [r2, #0]
 80038d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038d4:	6013      	str	r3, [r2, #0]
 80038d6:	e7f7      	b.n	80038c8 <I2C_RequestMemoryWrite+0xc4>
 80038d8:	00010002 	.word	0x00010002

080038dc <I2C_RequestMemoryRead>:
{
 80038dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038e0:	b084      	sub	sp, #16
 80038e2:	4604      	mov	r4, r0
 80038e4:	460d      	mov	r5, r1
 80038e6:	4616      	mov	r6, r2
 80038e8:	4699      	mov	r9, r3
 80038ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80038ec:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038f0:	6802      	ldr	r2, [r0, #0]
 80038f2:	6813      	ldr	r3, [r2, #0]
 80038f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038f8:	6013      	str	r3, [r2, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038fa:	6803      	ldr	r3, [r0, #0]
 80038fc:	6819      	ldr	r1, [r3, #0]
 80038fe:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8003902:	6019      	str	r1, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003904:	f8cd 8000 	str.w	r8, [sp]
 8003908:	463b      	mov	r3, r7
 800390a:	2200      	movs	r2, #0
 800390c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003910:	f7ff febe 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8003914:	b970      	cbnz	r0, 8003934 <I2C_RequestMemoryRead+0x58>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003916:	fa5f fa85 	uxtb.w	sl, r5
 800391a:	6823      	ldr	r3, [r4, #0]
 800391c:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8003920:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003922:	4643      	mov	r3, r8
 8003924:	463a      	mov	r2, r7
 8003926:	4941      	ldr	r1, [pc, #260]	; (8003a2c <I2C_RequestMemoryRead+0x150>)
 8003928:	4620      	mov	r0, r4
 800392a:	f7ff feeb 	bl	8003704 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800392e:	b168      	cbz	r0, 800394c <I2C_RequestMemoryRead+0x70>
    return HAL_ERROR;
 8003930:	2001      	movs	r0, #1
 8003932:	e008      	b.n	8003946 <I2C_RequestMemoryRead+0x6a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003934:	6823      	ldr	r3, [r4, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f413 7f80 	tst.w	r3, #256	; 0x100
 800393c:	d002      	beq.n	8003944 <I2C_RequestMemoryRead+0x68>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800393e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003942:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8003944:	2003      	movs	r0, #3
}
 8003946:	b004      	add	sp, #16
 8003948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800394c:	2300      	movs	r3, #0
 800394e:	9303      	str	r3, [sp, #12]
 8003950:	6823      	ldr	r3, [r4, #0]
 8003952:	695a      	ldr	r2, [r3, #20]
 8003954:	9203      	str	r2, [sp, #12]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	9303      	str	r3, [sp, #12]
 800395a:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800395c:	4642      	mov	r2, r8
 800395e:	4639      	mov	r1, r7
 8003960:	4620      	mov	r0, r4
 8003962:	f7ff ff24 	bl	80037ae <I2C_WaitOnTXEFlagUntilTimeout>
 8003966:	b980      	cbnz	r0, 800398a <I2C_RequestMemoryRead+0xae>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003968:	f1b9 0f01 	cmp.w	r9, #1
 800396c:	d118      	bne.n	80039a0 <I2C_RequestMemoryRead+0xc4>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800396e:	6823      	ldr	r3, [r4, #0]
 8003970:	b2f6      	uxtb	r6, r6
 8003972:	611e      	str	r6, [r3, #16]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003974:	4642      	mov	r2, r8
 8003976:	4639      	mov	r1, r7
 8003978:	4620      	mov	r0, r4
 800397a:	f7ff ff18 	bl	80037ae <I2C_WaitOnTXEFlagUntilTimeout>
 800397e:	b368      	cbz	r0, 80039dc <I2C_RequestMemoryRead+0x100>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003980:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003982:	2b04      	cmp	r3, #4
 8003984:	d024      	beq.n	80039d0 <I2C_RequestMemoryRead+0xf4>
    return HAL_ERROR;
 8003986:	2001      	movs	r0, #1
 8003988:	e7dd      	b.n	8003946 <I2C_RequestMemoryRead+0x6a>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800398a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800398c:	2b04      	cmp	r3, #4
 800398e:	d001      	beq.n	8003994 <I2C_RequestMemoryRead+0xb8>
    return HAL_ERROR;
 8003990:	2001      	movs	r0, #1
 8003992:	e7d8      	b.n	8003946 <I2C_RequestMemoryRead+0x6a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003994:	6822      	ldr	r2, [r4, #0]
 8003996:	6813      	ldr	r3, [r2, #0]
 8003998:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800399c:	6013      	str	r3, [r2, #0]
 800399e:	e7f7      	b.n	8003990 <I2C_RequestMemoryRead+0xb4>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80039a0:	6823      	ldr	r3, [r4, #0]
 80039a2:	0a32      	lsrs	r2, r6, #8
 80039a4:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039a6:	4642      	mov	r2, r8
 80039a8:	4639      	mov	r1, r7
 80039aa:	4620      	mov	r0, r4
 80039ac:	f7ff feff 	bl	80037ae <I2C_WaitOnTXEFlagUntilTimeout>
 80039b0:	b918      	cbnz	r0, 80039ba <I2C_RequestMemoryRead+0xde>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039b2:	6823      	ldr	r3, [r4, #0]
 80039b4:	b2f6      	uxtb	r6, r6
 80039b6:	611e      	str	r6, [r3, #16]
 80039b8:	e7dc      	b.n	8003974 <I2C_RequestMemoryRead+0x98>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80039bc:	2b04      	cmp	r3, #4
 80039be:	d001      	beq.n	80039c4 <I2C_RequestMemoryRead+0xe8>
      return HAL_ERROR;
 80039c0:	2001      	movs	r0, #1
 80039c2:	e7c0      	b.n	8003946 <I2C_RequestMemoryRead+0x6a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c4:	6822      	ldr	r2, [r4, #0]
 80039c6:	6813      	ldr	r3, [r2, #0]
 80039c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039cc:	6013      	str	r3, [r2, #0]
 80039ce:	e7f7      	b.n	80039c0 <I2C_RequestMemoryRead+0xe4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d0:	6822      	ldr	r2, [r4, #0]
 80039d2:	6813      	ldr	r3, [r2, #0]
 80039d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039d8:	6013      	str	r3, [r2, #0]
 80039da:	e7d4      	b.n	8003986 <I2C_RequestMemoryRead+0xaa>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039dc:	6822      	ldr	r2, [r4, #0]
 80039de:	6813      	ldr	r3, [r2, #0]
 80039e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039e4:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039e6:	f8cd 8000 	str.w	r8, [sp]
 80039ea:	463b      	mov	r3, r7
 80039ec:	2200      	movs	r2, #0
 80039ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039f2:	4620      	mov	r0, r4
 80039f4:	f7ff fe4c 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 80039f8:	b968      	cbnz	r0, 8003a16 <I2C_RequestMemoryRead+0x13a>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80039fa:	6822      	ldr	r2, [r4, #0]
 80039fc:	f04a 0301 	orr.w	r3, sl, #1
 8003a00:	6113      	str	r3, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a02:	4643      	mov	r3, r8
 8003a04:	463a      	mov	r2, r7
 8003a06:	4909      	ldr	r1, [pc, #36]	; (8003a2c <I2C_RequestMemoryRead+0x150>)
 8003a08:	4620      	mov	r0, r4
 8003a0a:	f7ff fe7b 	bl	8003704 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a0e:	2800      	cmp	r0, #0
 8003a10:	d099      	beq.n	8003946 <I2C_RequestMemoryRead+0x6a>
    return HAL_ERROR;
 8003a12:	2001      	movs	r0, #1
 8003a14:	e797      	b.n	8003946 <I2C_RequestMemoryRead+0x6a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a16:	6823      	ldr	r3, [r4, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003a1e:	d002      	beq.n	8003a26 <I2C_RequestMemoryRead+0x14a>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a24:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8003a26:	2003      	movs	r0, #3
 8003a28:	e78d      	b.n	8003946 <I2C_RequestMemoryRead+0x6a>
 8003a2a:	bf00      	nop
 8003a2c:	00010002 	.word	0x00010002

08003a30 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8003a30:	b570      	push	{r4, r5, r6, lr}
 8003a32:	4604      	mov	r4, r0
 8003a34:	460d      	mov	r5, r1
 8003a36:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a38:	6823      	ldr	r3, [r4, #0]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	f013 0f04 	tst.w	r3, #4
 8003a40:	d11c      	bne.n	8003a7c <I2C_WaitOnBTFFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a42:	4620      	mov	r0, r4
 8003a44:	f7ff fe0b 	bl	800365e <I2C_IsAcknowledgeFailed>
 8003a48:	b9d0      	cbnz	r0, 8003a80 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8003a4a:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003a4e:	d0f3      	beq.n	8003a38 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a50:	f7fe fcfa 	bl	8002448 <HAL_GetTick>
 8003a54:	1b80      	subs	r0, r0, r6
 8003a56:	42a8      	cmp	r0, r5
 8003a58:	d801      	bhi.n	8003a5e <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8003a5a:	2d00      	cmp	r5, #0
 8003a5c:	d1ec      	bne.n	8003a38 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a62:	2220      	movs	r2, #32
 8003a64:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a68:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a6c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003a6e:	f042 0220 	orr.w	r2, r2, #32
 8003a72:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003a74:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8003a78:	2001      	movs	r0, #1
 8003a7a:	e000      	b.n	8003a7e <I2C_WaitOnBTFFlagUntilTimeout+0x4e>
  return HAL_OK;
 8003a7c:	2000      	movs	r0, #0
}
 8003a7e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003a80:	2001      	movs	r0, #1
 8003a82:	e7fc      	b.n	8003a7e <I2C_WaitOnBTFFlagUntilTimeout+0x4e>

08003a84 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8003a84:	b570      	push	{r4, r5, r6, lr}
 8003a86:	4605      	mov	r5, r0
 8003a88:	460c      	mov	r4, r1
 8003a8a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a8c:	682b      	ldr	r3, [r5, #0]
 8003a8e:	6959      	ldr	r1, [r3, #20]
 8003a90:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003a94:	d129      	bne.n	8003aea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a96:	6959      	ldr	r1, [r3, #20]
 8003a98:	f011 0f10 	tst.w	r1, #16
 8003a9c:	d115      	bne.n	8003aca <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a9e:	f7fe fcd3 	bl	8002448 <HAL_GetTick>
 8003aa2:	1b80      	subs	r0, r0, r6
 8003aa4:	42a0      	cmp	r0, r4
 8003aa6:	d801      	bhi.n	8003aac <I2C_WaitOnRXNEFlagUntilTimeout+0x28>
 8003aa8:	2c00      	cmp	r4, #0
 8003aaa:	d1ef      	bne.n	8003a8c <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003aac:	2300      	movs	r3, #0
 8003aae:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ab0:	2220      	movs	r2, #32
 8003ab2:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab6:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003aba:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003abc:	f042 0220 	orr.w	r2, r2, #32
 8003ac0:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003ac2:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8003ac6:	2001      	movs	r0, #1
}
 8003ac8:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003aca:	f06f 0210 	mvn.w	r2, #16
 8003ace:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ad4:	2220      	movs	r2, #32
 8003ad6:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ada:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003ade:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8003ae0:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003ae2:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8003ae6:	2001      	movs	r0, #1
 8003ae8:	e7ee      	b.n	8003ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
  return HAL_OK;
 8003aea:	2000      	movs	r0, #0
 8003aec:	e7ec      	b.n	8003ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
	...

08003af0 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8003af0:	2800      	cmp	r0, #0
 8003af2:	f000 80cc 	beq.w	8003c8e <HAL_I2C_Init+0x19e>
{
 8003af6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003af8:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003afa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d077      	beq.n	8003bf2 <HAL_I2C_Init+0x102>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b02:	2324      	movs	r3, #36	; 0x24
 8003b04:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8003b08:	6822      	ldr	r2, [r4, #0]
 8003b0a:	6813      	ldr	r3, [r2, #0]
 8003b0c:	f023 0301 	bic.w	r3, r3, #1
 8003b10:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b12:	6822      	ldr	r2, [r4, #0]
 8003b14:	6813      	ldr	r3, [r2, #0]
 8003b16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b1a:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b1c:	6822      	ldr	r2, [r4, #0]
 8003b1e:	6813      	ldr	r3, [r2, #0]
 8003b20:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003b24:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b26:	f001 f865 	bl	8004bf4 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b2a:	6862      	ldr	r2, [r4, #4]
 8003b2c:	4b5a      	ldr	r3, [pc, #360]	; (8003c98 <HAL_I2C_Init+0x1a8>)
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d864      	bhi.n	8003bfc <HAL_I2C_Init+0x10c>
 8003b32:	4b5a      	ldr	r3, [pc, #360]	; (8003c9c <HAL_I2C_Init+0x1ac>)
 8003b34:	4298      	cmp	r0, r3
 8003b36:	bf8c      	ite	hi
 8003b38:	2300      	movhi	r3, #0
 8003b3a:	2301      	movls	r3, #1
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f040 80a8 	bne.w	8003c92 <HAL_I2C_Init+0x1a2>
  freqrange = I2C_FREQRANGE(pclk1);
 8003b42:	4d57      	ldr	r5, [pc, #348]	; (8003ca0 <HAL_I2C_Init+0x1b0>)
 8003b44:	fba5 3500 	umull	r3, r5, r5, r0
 8003b48:	0caf      	lsrs	r7, r5, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b4a:	6826      	ldr	r6, [r4, #0]
 8003b4c:	6871      	ldr	r1, [r6, #4]
 8003b4e:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8003b52:	ea41 4195 	orr.w	r1, r1, r5, lsr #18
 8003b56:	6071      	str	r1, [r6, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b58:	6821      	ldr	r1, [r4, #0]
 8003b5a:	6a0b      	ldr	r3, [r1, #32]
 8003b5c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b60:	6865      	ldr	r5, [r4, #4]
 8003b62:	4a4d      	ldr	r2, [pc, #308]	; (8003c98 <HAL_I2C_Init+0x1a8>)
 8003b64:	4295      	cmp	r5, r2
 8003b66:	d84f      	bhi.n	8003c08 <HAL_I2C_Init+0x118>
 8003b68:	1c7a      	adds	r2, r7, #1
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b6e:	6825      	ldr	r5, [r4, #0]
 8003b70:	69e9      	ldr	r1, [r5, #28]
 8003b72:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8003b76:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8003b7a:	6863      	ldr	r3, [r4, #4]
 8003b7c:	4a46      	ldr	r2, [pc, #280]	; (8003c98 <HAL_I2C_Init+0x1a8>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d84c      	bhi.n	8003c1c <HAL_I2C_Init+0x12c>
 8003b82:	3801      	subs	r0, #1
 8003b84:	005b      	lsls	r3, r3, #1
 8003b86:	fbb0 f0f3 	udiv	r0, r0, r3
 8003b8a:	3001      	adds	r0, #1
 8003b8c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003b90:	4218      	tst	r0, r3
 8003b92:	d078      	beq.n	8003c86 <HAL_I2C_Init+0x196>
 8003b94:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8003b98:	430b      	orrs	r3, r1
 8003b9a:	61eb      	str	r3, [r5, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b9c:	6821      	ldr	r1, [r4, #0]
 8003b9e:	680b      	ldr	r3, [r1, #0]
 8003ba0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003ba4:	69e2      	ldr	r2, [r4, #28]
 8003ba6:	6a20      	ldr	r0, [r4, #32]
 8003ba8:	4302      	orrs	r2, r0
 8003baa:	4313      	orrs	r3, r2
 8003bac:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003bae:	6821      	ldr	r1, [r4, #0]
 8003bb0:	688b      	ldr	r3, [r1, #8]
 8003bb2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003bb6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003bba:	6922      	ldr	r2, [r4, #16]
 8003bbc:	68e0      	ldr	r0, [r4, #12]
 8003bbe:	4302      	orrs	r2, r0
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003bc4:	6821      	ldr	r1, [r4, #0]
 8003bc6:	68cb      	ldr	r3, [r1, #12]
 8003bc8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003bcc:	6962      	ldr	r2, [r4, #20]
 8003bce:	69a0      	ldr	r0, [r4, #24]
 8003bd0:	4302      	orrs	r2, r0
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8003bd6:	6822      	ldr	r2, [r4, #0]
 8003bd8:	6813      	ldr	r3, [r2, #0]
 8003bda:	f043 0301 	orr.w	r3, r3, #1
 8003bde:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003be0:	2000      	movs	r0, #0
 8003be2:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003be4:	2320      	movs	r3, #32
 8003be6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bea:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bec:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
}
 8003bf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8003bf2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8003bf6:	f7fe f8f9 	bl	8001dec <HAL_I2C_MspInit>
 8003bfa:	e782      	b.n	8003b02 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003bfc:	4b29      	ldr	r3, [pc, #164]	; (8003ca4 <HAL_I2C_Init+0x1b4>)
 8003bfe:	4298      	cmp	r0, r3
 8003c00:	bf8c      	ite	hi
 8003c02:	2300      	movhi	r3, #0
 8003c04:	2301      	movls	r3, #1
 8003c06:	e799      	b.n	8003b3c <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c08:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c0c:	fb02 f207 	mul.w	r2, r2, r7
 8003c10:	4d25      	ldr	r5, [pc, #148]	; (8003ca8 <HAL_I2C_Init+0x1b8>)
 8003c12:	fba5 5202 	umull	r5, r2, r5, r2
 8003c16:	0992      	lsrs	r2, r2, #6
 8003c18:	3201      	adds	r2, #1
 8003c1a:	e7a6      	b.n	8003b6a <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c1c:	68a2      	ldr	r2, [r4, #8]
 8003c1e:	b9ba      	cbnz	r2, 8003c50 <HAL_I2C_Init+0x160>
 8003c20:	1e46      	subs	r6, r0, #1
 8003c22:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 8003c26:	fbb6 f6f7 	udiv	r6, r6, r7
 8003c2a:	3601      	adds	r6, #1
 8003c2c:	f3c6 060b 	ubfx	r6, r6, #0, #12
 8003c30:	fab6 f686 	clz	r6, r6
 8003c34:	0976      	lsrs	r6, r6, #5
 8003c36:	bb46      	cbnz	r6, 8003c8a <HAL_I2C_Init+0x19a>
 8003c38:	b9c2      	cbnz	r2, 8003c6c <HAL_I2C_Init+0x17c>
 8003c3a:	1e42      	subs	r2, r0, #1
 8003c3c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003c40:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c44:	3201      	adds	r2, #1
 8003c46:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003c4a:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
 8003c4e:	e7a3      	b.n	8003b98 <HAL_I2C_Init+0xa8>
 8003c50:	1e46      	subs	r6, r0, #1
 8003c52:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 8003c56:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8003c5a:	fbb6 f6f7 	udiv	r6, r6, r7
 8003c5e:	3601      	adds	r6, #1
 8003c60:	f3c6 060b 	ubfx	r6, r6, #0, #12
 8003c64:	fab6 f686 	clz	r6, r6
 8003c68:	0976      	lsrs	r6, r6, #5
 8003c6a:	e7e4      	b.n	8003c36 <HAL_I2C_Init+0x146>
 8003c6c:	1e42      	subs	r2, r0, #1
 8003c6e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003c72:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003c76:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c7a:	3201      	adds	r2, #1
 8003c7c:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003c80:	f442 4340 	orr.w	r3, r2, #49152	; 0xc000
 8003c84:	e788      	b.n	8003b98 <HAL_I2C_Init+0xa8>
 8003c86:	2304      	movs	r3, #4
 8003c88:	e786      	b.n	8003b98 <HAL_I2C_Init+0xa8>
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e784      	b.n	8003b98 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 8003c8e:	2001      	movs	r0, #1
}
 8003c90:	4770      	bx	lr
    return HAL_ERROR;
 8003c92:	2001      	movs	r0, #1
 8003c94:	e7ac      	b.n	8003bf0 <HAL_I2C_Init+0x100>
 8003c96:	bf00      	nop
 8003c98:	000186a0 	.word	0x000186a0
 8003c9c:	001e847f 	.word	0x001e847f
 8003ca0:	431bde83 	.word	0x431bde83
 8003ca4:	003d08ff 	.word	0x003d08ff
 8003ca8:	10624dd3 	.word	0x10624dd3

08003cac <HAL_I2C_DeInit>:
  if (hi2c == NULL)
 8003cac:	b1a8      	cbz	r0, 8003cda <HAL_I2C_DeInit+0x2e>
{
 8003cae:	b510      	push	{r4, lr}
 8003cb0:	4604      	mov	r4, r0
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003cb2:	2324      	movs	r3, #36	; 0x24
 8003cb4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8003cb8:	6802      	ldr	r2, [r0, #0]
 8003cba:	6813      	ldr	r3, [r2, #0]
 8003cbc:	f023 0301 	bic.w	r3, r3, #1
 8003cc0:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8003cc2:	f7fe f8e9 	bl	8001e98 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003cc6:	2000      	movs	r0, #0
 8003cc8:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003cca:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cce:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003cd0:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  __HAL_UNLOCK(hi2c);
 8003cd4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003cd8:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003cda:	2001      	movs	r0, #1
}
 8003cdc:	4770      	bx	lr
	...

08003ce0 <HAL_I2C_Mem_Write>:
{
 8003ce0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003ce4:	b083      	sub	sp, #12
 8003ce6:	4604      	mov	r4, r0
 8003ce8:	460f      	mov	r7, r1
 8003cea:	4690      	mov	r8, r2
 8003cec:	4699      	mov	r9, r3
 8003cee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8003cf0:	f7fe fbaa 	bl	8002448 <HAL_GetTick>
 8003cf4:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cf6:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8003cfa:	b2c0      	uxtb	r0, r0
 8003cfc:	2820      	cmp	r0, #32
 8003cfe:	d003      	beq.n	8003d08 <HAL_I2C_Mem_Write+0x28>
    return HAL_BUSY;
 8003d00:	2002      	movs	r0, #2
}
 8003d02:	b003      	add	sp, #12
 8003d04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d08:	9500      	str	r5, [sp, #0]
 8003d0a:	2319      	movs	r3, #25
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	494b      	ldr	r1, [pc, #300]	; (8003e3c <HAL_I2C_Mem_Write+0x15c>)
 8003d10:	4620      	mov	r0, r4
 8003d12:	f7ff fcbd 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8003d16:	2800      	cmp	r0, #0
 8003d18:	f040 8089 	bne.w	8003e2e <HAL_I2C_Mem_Write+0x14e>
    __HAL_LOCK(hi2c);
 8003d1c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003d20:	2b01      	cmp	r3, #1
 8003d22:	f000 8086 	beq.w	8003e32 <HAL_I2C_Mem_Write+0x152>
 8003d26:	2301      	movs	r3, #1
 8003d28:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	f012 0f01 	tst.w	r2, #1
 8003d34:	d103      	bne.n	8003d3e <HAL_I2C_Mem_Write+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	f042 0201 	orr.w	r2, r2, #1
 8003d3c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d3e:	6822      	ldr	r2, [r4, #0]
 8003d40:	6813      	ldr	r3, [r2, #0]
 8003d42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d46:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003d48:	2321      	movs	r3, #33	; 0x21
 8003d4a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d4e:	2340      	movs	r3, #64	; 0x40
 8003d50:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d54:	2300      	movs	r3, #0
 8003d56:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003d58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d5a:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003d5c:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8003d60:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003d62:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003d64:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003d66:	4b36      	ldr	r3, [pc, #216]	; (8003e40 <HAL_I2C_Mem_Write+0x160>)
 8003d68:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003d6a:	9501      	str	r5, [sp, #4]
 8003d6c:	9600      	str	r6, [sp, #0]
 8003d6e:	464b      	mov	r3, r9
 8003d70:	4642      	mov	r2, r8
 8003d72:	4639      	mov	r1, r7
 8003d74:	4620      	mov	r0, r4
 8003d76:	f7ff fd45 	bl	8003804 <I2C_RequestMemoryWrite>
 8003d7a:	2800      	cmp	r0, #0
 8003d7c:	d15b      	bne.n	8003e36 <HAL_I2C_Mem_Write+0x156>
    while (hi2c->XferSize > 0U)
 8003d7e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d035      	beq.n	8003df0 <HAL_I2C_Mem_Write+0x110>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d84:	462a      	mov	r2, r5
 8003d86:	4631      	mov	r1, r6
 8003d88:	4620      	mov	r0, r4
 8003d8a:	f7ff fd10 	bl	80037ae <I2C_WaitOnTXEFlagUntilTimeout>
 8003d8e:	bb20      	cbnz	r0, 8003dda <HAL_I2C_Mem_Write+0xfa>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d90:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003d92:	6823      	ldr	r3, [r4, #0]
 8003d94:	7812      	ldrb	r2, [r2, #0]
 8003d96:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003d98:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003d9a:	1c4b      	adds	r3, r1, #1
 8003d9c:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8003d9e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8003da0:	3a01      	subs	r2, #1
 8003da2:	b292      	uxth	r2, r2
 8003da4:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8003da6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	3b01      	subs	r3, #1
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003db0:	6823      	ldr	r3, [r4, #0]
 8003db2:	6958      	ldr	r0, [r3, #20]
 8003db4:	f010 0f04 	tst.w	r0, #4
 8003db8:	d0e1      	beq.n	8003d7e <HAL_I2C_Mem_Write+0x9e>
 8003dba:	2a00      	cmp	r2, #0
 8003dbc:	d0df      	beq.n	8003d7e <HAL_I2C_Mem_Write+0x9e>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003dbe:	784a      	ldrb	r2, [r1, #1]
 8003dc0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003dc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8003dc8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8003dce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29b      	uxth	r3, r3
 8003dd6:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003dd8:	e7d1      	b.n	8003d7e <HAL_I2C_Mem_Write+0x9e>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ddc:	2b04      	cmp	r3, #4
 8003dde:	d001      	beq.n	8003de4 <HAL_I2C_Mem_Write+0x104>
        return HAL_ERROR;
 8003de0:	2001      	movs	r0, #1
 8003de2:	e78e      	b.n	8003d02 <HAL_I2C_Mem_Write+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003de4:	6822      	ldr	r2, [r4, #0]
 8003de6:	6813      	ldr	r3, [r2, #0]
 8003de8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003dec:	6013      	str	r3, [r2, #0]
 8003dee:	e7f7      	b.n	8003de0 <HAL_I2C_Mem_Write+0x100>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003df0:	462a      	mov	r2, r5
 8003df2:	4631      	mov	r1, r6
 8003df4:	4620      	mov	r0, r4
 8003df6:	f7ff fe1b 	bl	8003a30 <I2C_WaitOnBTFFlagUntilTimeout>
 8003dfa:	b150      	cbz	r0, 8003e12 <HAL_I2C_Mem_Write+0x132>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003dfc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	d001      	beq.n	8003e06 <HAL_I2C_Mem_Write+0x126>
      return HAL_ERROR;
 8003e02:	2001      	movs	r0, #1
 8003e04:	e77d      	b.n	8003d02 <HAL_I2C_Mem_Write+0x22>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e06:	6822      	ldr	r2, [r4, #0]
 8003e08:	6813      	ldr	r3, [r2, #0]
 8003e0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e0e:	6013      	str	r3, [r2, #0]
 8003e10:	e7f7      	b.n	8003e02 <HAL_I2C_Mem_Write+0x122>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e12:	6822      	ldr	r2, [r4, #0]
 8003e14:	6813      	ldr	r3, [r2, #0]
 8003e16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e1a:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003e1c:	2320      	movs	r3, #32
 8003e1e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e22:	2300      	movs	r3, #0
 8003e24:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8003e28:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8003e2c:	e769      	b.n	8003d02 <HAL_I2C_Mem_Write+0x22>
      return HAL_BUSY;
 8003e2e:	2002      	movs	r0, #2
 8003e30:	e767      	b.n	8003d02 <HAL_I2C_Mem_Write+0x22>
    __HAL_LOCK(hi2c);
 8003e32:	2002      	movs	r0, #2
 8003e34:	e765      	b.n	8003d02 <HAL_I2C_Mem_Write+0x22>
      return HAL_ERROR;
 8003e36:	2001      	movs	r0, #1
 8003e38:	e763      	b.n	8003d02 <HAL_I2C_Mem_Write+0x22>
 8003e3a:	bf00      	nop
 8003e3c:	00100002 	.word	0x00100002
 8003e40:	ffff0000 	.word	0xffff0000

08003e44 <HAL_I2C_Mem_Read>:
{
 8003e44:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003e48:	b087      	sub	sp, #28
 8003e4a:	4604      	mov	r4, r0
 8003e4c:	460f      	mov	r7, r1
 8003e4e:	4690      	mov	r8, r2
 8003e50:	4699      	mov	r9, r3
 8003e52:	9e10      	ldr	r6, [sp, #64]	; 0x40
  uint32_t tickstart = HAL_GetTick();
 8003e54:	f7fe faf8 	bl	8002448 <HAL_GetTick>
 8003e58:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e5a:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8003e5e:	b2c0      	uxtb	r0, r0
 8003e60:	2820      	cmp	r0, #32
 8003e62:	d004      	beq.n	8003e6e <HAL_I2C_Mem_Read+0x2a>
    return HAL_BUSY;
 8003e64:	2702      	movs	r7, #2
}
 8003e66:	4638      	mov	r0, r7
 8003e68:	b007      	add	sp, #28
 8003e6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e6e:	9500      	str	r5, [sp, #0]
 8003e70:	2319      	movs	r3, #25
 8003e72:	2201      	movs	r2, #1
 8003e74:	499d      	ldr	r1, [pc, #628]	; (80040ec <HAL_I2C_Mem_Read+0x2a8>)
 8003e76:	4620      	mov	r0, r4
 8003e78:	f7ff fc0a 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8003e7c:	2800      	cmp	r0, #0
 8003e7e:	f040 8144 	bne.w	800410a <HAL_I2C_Mem_Read+0x2c6>
    __HAL_LOCK(hi2c);
 8003e82:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	f000 8141 	beq.w	800410e <HAL_I2C_Mem_Read+0x2ca>
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e92:	6823      	ldr	r3, [r4, #0]
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	f012 0f01 	tst.w	r2, #1
 8003e9a:	d103      	bne.n	8003ea4 <HAL_I2C_Mem_Read+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	f042 0201 	orr.w	r2, r2, #1
 8003ea2:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ea4:	6822      	ldr	r2, [r4, #0]
 8003ea6:	6813      	ldr	r3, [r2, #0]
 8003ea8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003eac:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003eae:	2322      	movs	r3, #34	; 0x22
 8003eb0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003eb4:	2340      	movs	r3, #64	; 0x40
 8003eb6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003ebe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ec0:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003ec2:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
 8003ec6:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ec8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003eca:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ecc:	4b88      	ldr	r3, [pc, #544]	; (80040f0 <HAL_I2C_Mem_Read+0x2ac>)
 8003ece:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003ed0:	9501      	str	r5, [sp, #4]
 8003ed2:	9600      	str	r6, [sp, #0]
 8003ed4:	464b      	mov	r3, r9
 8003ed6:	4642      	mov	r2, r8
 8003ed8:	4639      	mov	r1, r7
 8003eda:	4620      	mov	r0, r4
 8003edc:	f7ff fcfe 	bl	80038dc <I2C_RequestMemoryRead>
 8003ee0:	4607      	mov	r7, r0
 8003ee2:	2800      	cmp	r0, #0
 8003ee4:	f040 8115 	bne.w	8004112 <HAL_I2C_Mem_Read+0x2ce>
    if (hi2c->XferSize == 0U)
 8003ee8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003eea:	b95b      	cbnz	r3, 8003f04 <HAL_I2C_Mem_Read+0xc0>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eec:	9302      	str	r3, [sp, #8]
 8003eee:	6823      	ldr	r3, [r4, #0]
 8003ef0:	695a      	ldr	r2, [r3, #20]
 8003ef2:	9202      	str	r2, [sp, #8]
 8003ef4:	699a      	ldr	r2, [r3, #24]
 8003ef6:	9202      	str	r2, [sp, #8]
 8003ef8:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f00:	601a      	str	r2, [r3, #0]
 8003f02:	e098      	b.n	8004036 <HAL_I2C_Mem_Read+0x1f2>
    else if (hi2c->XferSize == 1U)
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d00a      	beq.n	8003f1e <HAL_I2C_Mem_Read+0xda>
    else if (hi2c->XferSize == 2U)
 8003f08:	2b02      	cmp	r3, #2
 8003f0a:	d01a      	beq.n	8003f42 <HAL_I2C_Mem_Read+0xfe>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	9305      	str	r3, [sp, #20]
 8003f10:	6823      	ldr	r3, [r4, #0]
 8003f12:	695a      	ldr	r2, [r3, #20]
 8003f14:	9205      	str	r2, [sp, #20]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	9305      	str	r3, [sp, #20]
 8003f1a:	9b05      	ldr	r3, [sp, #20]
 8003f1c:	e08b      	b.n	8004036 <HAL_I2C_Mem_Read+0x1f2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f1e:	6822      	ldr	r2, [r4, #0]
 8003f20:	6813      	ldr	r3, [r2, #0]
 8003f22:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f26:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f28:	2300      	movs	r3, #0
 8003f2a:	9303      	str	r3, [sp, #12]
 8003f2c:	6823      	ldr	r3, [r4, #0]
 8003f2e:	695a      	ldr	r2, [r3, #20]
 8003f30:	9203      	str	r2, [sp, #12]
 8003f32:	699a      	ldr	r2, [r3, #24]
 8003f34:	9203      	str	r2, [sp, #12]
 8003f36:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f3e:	601a      	str	r2, [r3, #0]
 8003f40:	e079      	b.n	8004036 <HAL_I2C_Mem_Read+0x1f2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f42:	6822      	ldr	r2, [r4, #0]
 8003f44:	6813      	ldr	r3, [r2, #0]
 8003f46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f4a:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f4c:	6822      	ldr	r2, [r4, #0]
 8003f4e:	6813      	ldr	r3, [r2, #0]
 8003f50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003f54:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f56:	2300      	movs	r3, #0
 8003f58:	9304      	str	r3, [sp, #16]
 8003f5a:	6823      	ldr	r3, [r4, #0]
 8003f5c:	695a      	ldr	r2, [r3, #20]
 8003f5e:	9204      	str	r2, [sp, #16]
 8003f60:	699b      	ldr	r3, [r3, #24]
 8003f62:	9304      	str	r3, [sp, #16]
 8003f64:	9b04      	ldr	r3, [sp, #16]
 8003f66:	e066      	b.n	8004036 <HAL_I2C_Mem_Read+0x1f2>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f68:	462a      	mov	r2, r5
 8003f6a:	4631      	mov	r1, r6
 8003f6c:	4620      	mov	r0, r4
 8003f6e:	f7ff fd89 	bl	8003a84 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f72:	2800      	cmp	r0, #0
 8003f74:	f040 80cf 	bne.w	8004116 <HAL_I2C_Mem_Read+0x2d2>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f78:	6823      	ldr	r3, [r4, #0]
 8003f7a:	691a      	ldr	r2, [r3, #16]
 8003f7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f7e:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003f80:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f82:	3301      	adds	r3, #1
 8003f84:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003f86:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003f8c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	3b01      	subs	r3, #1
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003f96:	e04e      	b.n	8004036 <HAL_I2C_Mem_Read+0x1f2>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003f98:	9500      	str	r5, [sp, #0]
 8003f9a:	4633      	mov	r3, r6
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	4955      	ldr	r1, [pc, #340]	; (80040f4 <HAL_I2C_Mem_Read+0x2b0>)
 8003fa0:	4620      	mov	r0, r4
 8003fa2:	f7ff fb75 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8003fa6:	2800      	cmp	r0, #0
 8003fa8:	f040 80b7 	bne.w	800411a <HAL_I2C_Mem_Read+0x2d6>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fac:	6822      	ldr	r2, [r4, #0]
 8003fae:	6813      	ldr	r3, [r2, #0]
 8003fb0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fb4:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fb6:	6823      	ldr	r3, [r4, #0]
 8003fb8:	691a      	ldr	r2, [r3, #16]
 8003fba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fbc:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003fbe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003fc0:	1c53      	adds	r3, r2, #1
 8003fc2:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003fc4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003fc6:	3b01      	subs	r3, #1
 8003fc8:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003fca:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	3b01      	subs	r3, #1
 8003fd0:	b29b      	uxth	r3, r3
 8003fd2:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fd4:	6823      	ldr	r3, [r4, #0]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8003fda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fdc:	3301      	adds	r3, #1
 8003fde:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003fe0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003fe2:	3b01      	subs	r3, #1
 8003fe4:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003fe6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	3b01      	subs	r3, #1
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003ff0:	e021      	b.n	8004036 <HAL_I2C_Mem_Read+0x1f2>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ff2:	6822      	ldr	r2, [r4, #0]
 8003ff4:	6813      	ldr	r3, [r2, #0]
 8003ff6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ffa:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ffc:	6823      	ldr	r3, [r4, #0]
 8003ffe:	691a      	ldr	r2, [r3, #16]
 8004000:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004002:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8004004:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004006:	1c53      	adds	r3, r2, #1
 8004008:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800400a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800400c:	3b01      	subs	r3, #1
 800400e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004010:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004012:	b29b      	uxth	r3, r3
 8004014:	3b01      	subs	r3, #1
 8004016:	b29b      	uxth	r3, r3
 8004018:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800401a:	6823      	ldr	r3, [r4, #0]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 8004020:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004022:	3301      	adds	r3, #1
 8004024:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004026:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004028:	3b01      	subs	r3, #1
 800402a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800402c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800402e:	b29b      	uxth	r3, r3
 8004030:	3b01      	subs	r3, #1
 8004032:	b29b      	uxth	r3, r3
 8004034:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004036:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004038:	2b00      	cmp	r3, #0
 800403a:	d05d      	beq.n	80040f8 <HAL_I2C_Mem_Read+0x2b4>
      if (hi2c->XferSize <= 3U)
 800403c:	2b03      	cmp	r3, #3
 800403e:	d82b      	bhi.n	8004098 <HAL_I2C_Mem_Read+0x254>
        if (hi2c->XferSize == 1U)
 8004040:	2b01      	cmp	r3, #1
 8004042:	d091      	beq.n	8003f68 <HAL_I2C_Mem_Read+0x124>
        else if (hi2c->XferSize == 2U)
 8004044:	2b02      	cmp	r3, #2
 8004046:	d0a7      	beq.n	8003f98 <HAL_I2C_Mem_Read+0x154>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004048:	9500      	str	r5, [sp, #0]
 800404a:	4633      	mov	r3, r6
 800404c:	2200      	movs	r2, #0
 800404e:	4929      	ldr	r1, [pc, #164]	; (80040f4 <HAL_I2C_Mem_Read+0x2b0>)
 8004050:	4620      	mov	r0, r4
 8004052:	f7ff fb1d 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8004056:	2800      	cmp	r0, #0
 8004058:	d161      	bne.n	800411e <HAL_I2C_Mem_Read+0x2da>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800405a:	6822      	ldr	r2, [r4, #0]
 800405c:	6813      	ldr	r3, [r2, #0]
 800405e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004062:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004064:	6823      	ldr	r3, [r4, #0]
 8004066:	691a      	ldr	r2, [r3, #16]
 8004068:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800406a:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 800406c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800406e:	3301      	adds	r3, #1
 8004070:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004072:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004074:	3b01      	subs	r3, #1
 8004076:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004078:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800407a:	b29b      	uxth	r3, r3
 800407c:	3b01      	subs	r3, #1
 800407e:	b29b      	uxth	r3, r3
 8004080:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004082:	9500      	str	r5, [sp, #0]
 8004084:	4633      	mov	r3, r6
 8004086:	2200      	movs	r2, #0
 8004088:	491a      	ldr	r1, [pc, #104]	; (80040f4 <HAL_I2C_Mem_Read+0x2b0>)
 800408a:	4620      	mov	r0, r4
 800408c:	f7ff fb00 	bl	8003690 <I2C_WaitOnFlagUntilTimeout>
 8004090:	2800      	cmp	r0, #0
 8004092:	d0ae      	beq.n	8003ff2 <HAL_I2C_Mem_Read+0x1ae>
            return HAL_ERROR;
 8004094:	2701      	movs	r7, #1
 8004096:	e6e6      	b.n	8003e66 <HAL_I2C_Mem_Read+0x22>
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004098:	462a      	mov	r2, r5
 800409a:	4631      	mov	r1, r6
 800409c:	4620      	mov	r0, r4
 800409e:	f7ff fcf1 	bl	8003a84 <I2C_WaitOnRXNEFlagUntilTimeout>
 80040a2:	2800      	cmp	r0, #0
 80040a4:	d13d      	bne.n	8004122 <HAL_I2C_Mem_Read+0x2de>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040a6:	6823      	ldr	r3, [r4, #0]
 80040a8:	691a      	ldr	r2, [r3, #16]
 80040aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040ac:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80040ae:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80040b0:	1c53      	adds	r3, r2, #1
 80040b2:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 80040b4:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80040b6:	3b01      	subs	r3, #1
 80040b8:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80040ba:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80040bc:	b29b      	uxth	r3, r3
 80040be:	3b01      	subs	r3, #1
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80040c4:	6823      	ldr	r3, [r4, #0]
 80040c6:	6959      	ldr	r1, [r3, #20]
 80040c8:	f011 0f04 	tst.w	r1, #4
 80040cc:	d0b3      	beq.n	8004036 <HAL_I2C_Mem_Read+0x1f2>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040ce:	691b      	ldr	r3, [r3, #16]
 80040d0:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 80040d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040d4:	3301      	adds	r3, #1
 80040d6:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80040d8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80040da:	3b01      	subs	r3, #1
 80040dc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80040de:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	3b01      	subs	r3, #1
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	8563      	strh	r3, [r4, #42]	; 0x2a
 80040e8:	e7a5      	b.n	8004036 <HAL_I2C_Mem_Read+0x1f2>
 80040ea:	bf00      	nop
 80040ec:	00100002 	.word	0x00100002
 80040f0:	ffff0000 	.word	0xffff0000
 80040f4:	00010004 	.word	0x00010004
    hi2c->State = HAL_I2C_STATE_READY;
 80040f8:	2320      	movs	r3, #32
 80040fa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040fe:	2300      	movs	r3, #0
 8004100:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8004104:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8004108:	e6ad      	b.n	8003e66 <HAL_I2C_Mem_Read+0x22>
      return HAL_BUSY;
 800410a:	2702      	movs	r7, #2
 800410c:	e6ab      	b.n	8003e66 <HAL_I2C_Mem_Read+0x22>
    __HAL_LOCK(hi2c);
 800410e:	2702      	movs	r7, #2
 8004110:	e6a9      	b.n	8003e66 <HAL_I2C_Mem_Read+0x22>
      return HAL_ERROR;
 8004112:	2701      	movs	r7, #1
 8004114:	e6a7      	b.n	8003e66 <HAL_I2C_Mem_Read+0x22>
            return HAL_ERROR;
 8004116:	2701      	movs	r7, #1
 8004118:	e6a5      	b.n	8003e66 <HAL_I2C_Mem_Read+0x22>
            return HAL_ERROR;
 800411a:	2701      	movs	r7, #1
 800411c:	e6a3      	b.n	8003e66 <HAL_I2C_Mem_Read+0x22>
            return HAL_ERROR;
 800411e:	2701      	movs	r7, #1
 8004120:	e6a1      	b.n	8003e66 <HAL_I2C_Mem_Read+0x22>
          return HAL_ERROR;
 8004122:	2701      	movs	r7, #1
 8004124:	e69f      	b.n	8003e66 <HAL_I2C_Mem_Read+0x22>
 8004126:	bf00      	nop

08004128 <HAL_I2C_GetState>:
  return hi2c->State;
 8004128:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 800412c:	4770      	bx	lr

0800412e <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800412e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004132:	b2db      	uxtb	r3, r3
 8004134:	2b20      	cmp	r3, #32
 8004136:	d001      	beq.n	800413c <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8004138:	2002      	movs	r0, #2
  }
}
 800413a:	4770      	bx	lr
    hi2c->State = HAL_I2C_STATE_BUSY;
 800413c:	2324      	movs	r3, #36	; 0x24
 800413e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    __HAL_I2C_DISABLE(hi2c);
 8004142:	6802      	ldr	r2, [r0, #0]
 8004144:	6813      	ldr	r3, [r2, #0]
 8004146:	f023 0301 	bic.w	r3, r3, #1
 800414a:	6013      	str	r3, [r2, #0]
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800414c:	6802      	ldr	r2, [r0, #0]
 800414e:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8004150:	f023 0310 	bic.w	r3, r3, #16
 8004154:	6253      	str	r3, [r2, #36]	; 0x24
    hi2c->Instance->FLTR |= AnalogFilter;
 8004156:	6802      	ldr	r2, [r0, #0]
 8004158:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800415a:	4319      	orrs	r1, r3
 800415c:	6251      	str	r1, [r2, #36]	; 0x24
    __HAL_I2C_ENABLE(hi2c);
 800415e:	6802      	ldr	r2, [r0, #0]
 8004160:	6813      	ldr	r3, [r2, #0]
 8004162:	f043 0301 	orr.w	r3, r3, #1
 8004166:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004168:	2320      	movs	r3, #32
 800416a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    return HAL_OK;
 800416e:	2000      	movs	r0, #0
 8004170:	4770      	bx	lr

08004172 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004172:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b20      	cmp	r3, #32
 800417a:	d001      	beq.n	8004180 <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800417c:	2002      	movs	r0, #2
  }
}
 800417e:	4770      	bx	lr
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004180:	2324      	movs	r3, #36	; 0x24
 8004182:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    __HAL_I2C_DISABLE(hi2c);
 8004186:	6802      	ldr	r2, [r0, #0]
 8004188:	6813      	ldr	r3, [r2, #0]
 800418a:	f023 0301 	bic.w	r3, r3, #1
 800418e:	6013      	str	r3, [r2, #0]
    tmpreg = hi2c->Instance->FLTR;
 8004190:	6802      	ldr	r2, [r0, #0]
 8004192:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8004194:	b29b      	uxth	r3, r3
    tmpreg &= ~(I2C_FLTR_DNF);
 8004196:	f023 030f 	bic.w	r3, r3, #15
    tmpreg |= DigitalFilter;
 800419a:	4319      	orrs	r1, r3
 800419c:	b289      	uxth	r1, r1
    hi2c->Instance->FLTR = tmpreg;
 800419e:	6251      	str	r1, [r2, #36]	; 0x24
    __HAL_I2C_ENABLE(hi2c);
 80041a0:	6802      	ldr	r2, [r0, #0]
 80041a2:	6813      	ldr	r3, [r2, #0]
 80041a4:	f043 0301 	orr.w	r3, r3, #1
 80041a8:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80041aa:	2320      	movs	r3, #32
 80041ac:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    return HAL_OK;
 80041b0:	2000      	movs	r0, #0
 80041b2:	4770      	bx	lr

080041b4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80041b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80041b6:	684e      	ldr	r6, [r1, #4]
 80041b8:	6805      	ldr	r5, [r0, #0]
 80041ba:	68eb      	ldr	r3, [r5, #12]
 80041bc:	f3c3 430b 	ubfx	r3, r3, #16, #12
 80041c0:	441e      	add	r6, r3
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80041c2:	01d4      	lsls	r4, r2, #7
 80041c4:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
 80041c8:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 80041cc:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80041d0:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80041d4:	680b      	ldr	r3, [r1, #0]
 80041d6:	6805      	ldr	r5, [r0, #0]
 80041d8:	68ef      	ldr	r7, [r5, #12]
 80041da:	f3c7 470b 	ubfx	r7, r7, #16, #12
 80041de:	443b      	add	r3, r7
 80041e0:	3301      	adds	r3, #1
 80041e2:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
 80041e6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80041ea:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80041ee:	68ce      	ldr	r6, [r1, #12]
 80041f0:	6805      	ldr	r5, [r0, #0]
 80041f2:	68eb      	ldr	r3, [r5, #12]
 80041f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041f8:	441e      	add	r6, r3
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80041fa:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
 80041fe:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 8004202:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004206:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800420a:	688b      	ldr	r3, [r1, #8]
 800420c:	6805      	ldr	r5, [r0, #0]
 800420e:	68ef      	ldr	r7, [r5, #12]
 8004210:	f3c7 070a 	ubfx	r7, r7, #0, #11
 8004214:	443b      	add	r3, r7
 8004216:	3301      	adds	r3, #1
 8004218:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
 800421c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8004220:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004224:	6803      	ldr	r3, [r0, #0]
 8004226:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800422a:	f8d3 5094 	ldr.w	r5, [r3, #148]	; 0x94
 800422e:	f025 0507 	bic.w	r5, r5, #7
 8004232:	f8c3 5094 	str.w	r5, [r3, #148]	; 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004236:	6803      	ldr	r3, [r0, #0]
 8004238:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800423c:	690d      	ldr	r5, [r1, #16]
 800423e:	f8c3 5094 	str.w	r5, [r3, #148]	; 0x94

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004242:	f891 e031 	ldrb.w	lr, [r1, #49]	; 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004246:	f891 c032 	ldrb.w	ip, [r1, #50]	; 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800424a:	698f      	ldr	r7, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800424c:	6806      	ldr	r6, [r0, #0]
 800424e:	eb06 16c2 	add.w	r6, r6, r2, lsl #7
 8004252:	f8d6 309c 	ldr.w	r3, [r6, #156]	; 0x9c
 8004256:	2500      	movs	r5, #0
 8004258:	f8c6 509c 	str.w	r5, [r6, #156]	; 0x9c
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800425c:	f891 3030 	ldrb.w	r3, [r1, #48]	; 0x30
 8004260:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
 8004264:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 8004268:	6806      	ldr	r6, [r0, #0]
 800426a:	eb06 16c2 	add.w	r6, r6, r2, lsl #7
 800426e:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 8004272:	f8c6 309c 	str.w	r3, [r6, #156]	; 0x9c

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004276:	6803      	ldr	r3, [r0, #0]
 8004278:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800427c:	f8d3 6098 	ldr.w	r6, [r3, #152]	; 0x98
 8004280:	f026 06ff 	bic.w	r6, r6, #255	; 0xff
 8004284:	f8c3 6098 	str.w	r6, [r3, #152]	; 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004288:	6803      	ldr	r3, [r0, #0]
 800428a:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800428e:	694e      	ldr	r6, [r1, #20]
 8004290:	f8c3 6098 	str.w	r6, [r3, #152]	; 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004294:	6803      	ldr	r3, [r0, #0]
 8004296:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800429a:	f8d3 60a0 	ldr.w	r6, [r3, #160]	; 0xa0
 800429e:	f426 66e0 	bic.w	r6, r6, #1792	; 0x700
 80042a2:	f026 0607 	bic.w	r6, r6, #7
 80042a6:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80042aa:	69ce      	ldr	r6, [r1, #28]
 80042ac:	6a0f      	ldr	r7, [r1, #32]
 80042ae:	6803      	ldr	r3, [r0, #0]
 80042b0:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80042b4:	433e      	orrs	r6, r7
 80042b6:	f8c3 60a0 	str.w	r6, [r3, #160]	; 0xa0

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80042ba:	6803      	ldr	r3, [r0, #0]
 80042bc:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80042c0:	f8d3 60ac 	ldr.w	r6, [r3, #172]	; 0xac
 80042c4:	f8c3 50ac 	str.w	r5, [r3, #172]	; 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80042c8:	6803      	ldr	r3, [r0, #0]
 80042ca:	eb03 12c2 	add.w	r2, r3, r2, lsl #7
 80042ce:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80042d0:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80042d4:	690b      	ldr	r3, [r1, #16]
 80042d6:	b16b      	cbz	r3, 80042f4 <LTDC_SetConfig+0x140>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d03b      	beq.n	8004354 <LTDC_SetConfig+0x1a0>
  {
    tmp = 3U;
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80042dc:	2b04      	cmp	r3, #4
 80042de:	d03b      	beq.n	8004358 <LTDC_SetConfig+0x1a4>
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d008      	beq.n	80042f6 <LTDC_SetConfig+0x142>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80042e4:	2b03      	cmp	r3, #3
 80042e6:	d039      	beq.n	800435c <LTDC_SetConfig+0x1a8>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80042e8:	2b07      	cmp	r3, #7
 80042ea:	d001      	beq.n	80042f0 <LTDC_SetConfig+0x13c>
  {
    tmp = 2U;
  }
  else
  {
    tmp = 1U;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e002      	b.n	80042f6 <LTDC_SetConfig+0x142>
    tmp = 2U;
 80042f0:	2302      	movs	r3, #2
 80042f2:	e000      	b.n	80042f6 <LTDC_SetConfig+0x142>
    tmp = 4U;
 80042f4:	2304      	movs	r3, #4
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80042f6:	6802      	ldr	r2, [r0, #0]
 80042f8:	4422      	add	r2, r4
 80042fa:	f8d2 50b0 	ldr.w	r5, [r2, #176]	; 0xb0
 80042fe:	f005 25e0 	and.w	r5, r5, #3758153728	; 0xe000e000
 8004302:	f8c2 50b0 	str.w	r5, [r2, #176]	; 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004306:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 8004308:	fb03 f502 	mul.w	r5, r3, r2
 800430c:	684a      	ldr	r2, [r1, #4]
 800430e:	680e      	ldr	r6, [r1, #0]
 8004310:	1b92      	subs	r2, r2, r6
 8004312:	fb03 f302 	mul.w	r3, r3, r2
 8004316:	3303      	adds	r3, #3
 8004318:	6802      	ldr	r2, [r0, #0]
 800431a:	4422      	add	r2, r4
 800431c:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8004320:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004324:	6803      	ldr	r3, [r0, #0]
 8004326:	4423      	add	r3, r4
 8004328:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 800432c:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
 8004330:	f022 0207 	bic.w	r2, r2, #7
 8004334:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004338:	6803      	ldr	r3, [r0, #0]
 800433a:	4423      	add	r3, r4
 800433c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800433e:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004342:	6803      	ldr	r3, [r0, #0]
 8004344:	441c      	add	r4, r3
 8004346:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800434a:	f043 0301 	orr.w	r3, r3, #1
 800434e:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
}
 8004352:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmp = 3U;
 8004354:	2303      	movs	r3, #3
 8004356:	e7ce      	b.n	80042f6 <LTDC_SetConfig+0x142>
    tmp = 2U;
 8004358:	2302      	movs	r3, #2
 800435a:	e7cc      	b.n	80042f6 <LTDC_SetConfig+0x142>
 800435c:	2302      	movs	r3, #2
 800435e:	e7ca      	b.n	80042f6 <LTDC_SetConfig+0x142>

08004360 <HAL_LTDC_Init>:
  if (hltdc == NULL)
 8004360:	2800      	cmp	r0, #0
 8004362:	d072      	beq.n	800444a <HAL_LTDC_Init+0xea>
{
 8004364:	b538      	push	{r3, r4, r5, lr}
 8004366:	4604      	mov	r4, r0
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004368:	f890 30a1 	ldrb.w	r3, [r0, #161]	; 0xa1
 800436c:	2b00      	cmp	r3, #0
 800436e:	d067      	beq.n	8004440 <HAL_LTDC_Init+0xe0>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004370:	2302      	movs	r3, #2
 8004372:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004376:	6822      	ldr	r2, [r4, #0]
 8004378:	6993      	ldr	r3, [r2, #24]
 800437a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800437e:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004380:	6821      	ldr	r1, [r4, #0]
 8004382:	698a      	ldr	r2, [r1, #24]
 8004384:	6863      	ldr	r3, [r4, #4]
 8004386:	68a0      	ldr	r0, [r4, #8]
 8004388:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800438a:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800438c:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800438e:	6920      	ldr	r0, [r4, #16]
 8004390:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004392:	4313      	orrs	r3, r2
 8004394:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004396:	6821      	ldr	r1, [r4, #0]
 8004398:	688a      	ldr	r2, [r1, #8]
 800439a:	4b2d      	ldr	r3, [pc, #180]	; (8004450 <HAL_LTDC_Init+0xf0>)
 800439c:	401a      	ands	r2, r3
 800439e:	608a      	str	r2, [r1, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80043a0:	6965      	ldr	r5, [r4, #20]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80043a2:	6820      	ldr	r0, [r4, #0]
 80043a4:	6882      	ldr	r2, [r0, #8]
 80043a6:	69a1      	ldr	r1, [r4, #24]
 80043a8:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80043ac:	430a      	orrs	r2, r1
 80043ae:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80043b0:	6821      	ldr	r1, [r4, #0]
 80043b2:	68ca      	ldr	r2, [r1, #12]
 80043b4:	401a      	ands	r2, r3
 80043b6:	60ca      	str	r2, [r1, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80043b8:	69e5      	ldr	r5, [r4, #28]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80043ba:	6820      	ldr	r0, [r4, #0]
 80043bc:	68c2      	ldr	r2, [r0, #12]
 80043be:	6a21      	ldr	r1, [r4, #32]
 80043c0:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80043c4:	430a      	orrs	r2, r1
 80043c6:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80043c8:	6821      	ldr	r1, [r4, #0]
 80043ca:	690a      	ldr	r2, [r1, #16]
 80043cc:	401a      	ands	r2, r3
 80043ce:	610a      	str	r2, [r1, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80043d0:	6a65      	ldr	r5, [r4, #36]	; 0x24
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80043d2:	6820      	ldr	r0, [r4, #0]
 80043d4:	6902      	ldr	r2, [r0, #16]
 80043d6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80043d8:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80043dc:	430a      	orrs	r2, r1
 80043de:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80043e0:	6821      	ldr	r1, [r4, #0]
 80043e2:	694a      	ldr	r2, [r1, #20]
 80043e4:	4013      	ands	r3, r2
 80043e6:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80043e8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80043ea:	6821      	ldr	r1, [r4, #0]
 80043ec:	694b      	ldr	r3, [r1, #20]
 80043ee:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80043f0:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80043f4:	4313      	orrs	r3, r2
 80043f6:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80043f8:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80043fc:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8004400:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004402:	6821      	ldr	r1, [r4, #0]
 8004404:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8004406:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800440a:	62ca      	str	r2, [r1, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800440c:	6821      	ldr	r1, [r4, #0]
 800440e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8004410:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8004414:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8004418:	4303      	orrs	r3, r0
 800441a:	4313      	orrs	r3, r2
 800441c:	62cb      	str	r3, [r1, #44]	; 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800441e:	6822      	ldr	r2, [r4, #0]
 8004420:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8004422:	f043 0306 	orr.w	r3, r3, #6
 8004426:	6353      	str	r3, [r2, #52]	; 0x34
  __HAL_LTDC_ENABLE(hltdc);
 8004428:	6822      	ldr	r2, [r4, #0]
 800442a:	6993      	ldr	r3, [r2, #24]
 800442c:	f043 0301 	orr.w	r3, r3, #1
 8004430:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004432:	2000      	movs	r0, #0
 8004434:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 8004438:	2301      	movs	r3, #1
 800443a:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
}
 800443e:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 8004440:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_MspInit(hltdc);
 8004444:	f7fd fd46 	bl	8001ed4 <HAL_LTDC_MspInit>
 8004448:	e792      	b.n	8004370 <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 800444a:	2001      	movs	r0, #1
}
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	f000f800 	.word	0xf000f800

08004454 <HAL_LTDC_ErrorCallback>:
}
 8004454:	4770      	bx	lr

08004456 <HAL_LTDC_LineEventCallback>:
}
 8004456:	4770      	bx	lr

08004458 <HAL_LTDC_ReloadEventCallback>:
}
 8004458:	4770      	bx	lr

0800445a <HAL_LTDC_IRQHandler>:
{
 800445a:	b570      	push	{r4, r5, r6, lr}
 800445c:	4604      	mov	r4, r0
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800445e:	6803      	ldr	r3, [r0, #0]
 8004460:	6b9d      	ldr	r5, [r3, #56]	; 0x38
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8004462:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8004464:	f015 0f04 	tst.w	r5, #4
 8004468:	d002      	beq.n	8004470 <HAL_LTDC_IRQHandler+0x16>
 800446a:	f016 0f04 	tst.w	r6, #4
 800446e:	d112      	bne.n	8004496 <HAL_LTDC_IRQHandler+0x3c>
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8004470:	f015 0f02 	tst.w	r5, #2
 8004474:	d002      	beq.n	800447c <HAL_LTDC_IRQHandler+0x22>
 8004476:	f016 0f02 	tst.w	r6, #2
 800447a:	d121      	bne.n	80044c0 <HAL_LTDC_IRQHandler+0x66>
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800447c:	f015 0f01 	tst.w	r5, #1
 8004480:	d002      	beq.n	8004488 <HAL_LTDC_IRQHandler+0x2e>
 8004482:	f016 0f01 	tst.w	r6, #1
 8004486:	d132      	bne.n	80044ee <HAL_LTDC_IRQHandler+0x94>
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8004488:	f015 0f08 	tst.w	r5, #8
 800448c:	d002      	beq.n	8004494 <HAL_LTDC_IRQHandler+0x3a>
 800448e:	f016 0f08 	tst.w	r6, #8
 8004492:	d13d      	bne.n	8004510 <HAL_LTDC_IRQHandler+0xb6>
}
 8004494:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8004496:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004498:	f022 0204 	bic.w	r2, r2, #4
 800449c:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800449e:	6803      	ldr	r3, [r0, #0]
 80044a0:	2204      	movs	r2, #4
 80044a2:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80044a4:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
 80044a8:	f043 0301 	orr.w	r3, r3, #1
 80044ac:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80044b0:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 80044b4:	2300      	movs	r3, #0
 80044b6:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 80044ba:	f7ff ffcb 	bl	8004454 <HAL_LTDC_ErrorCallback>
 80044be:	e7d7      	b.n	8004470 <HAL_LTDC_IRQHandler+0x16>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80044c0:	6822      	ldr	r2, [r4, #0]
 80044c2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80044c4:	f023 0302 	bic.w	r3, r3, #2
 80044c8:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80044ca:	6823      	ldr	r3, [r4, #0]
 80044cc:	2202      	movs	r2, #2
 80044ce:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 80044d0:	f8d4 30a4 	ldr.w	r3, [r4, #164]	; 0xa4
 80044d4:	4313      	orrs	r3, r2
 80044d6:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80044da:	2304      	movs	r3, #4
 80044dc:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 80044e0:	2300      	movs	r3, #0
 80044e2:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 80044e6:	4620      	mov	r0, r4
 80044e8:	f7ff ffb4 	bl	8004454 <HAL_LTDC_ErrorCallback>
 80044ec:	e7c6      	b.n	800447c <HAL_LTDC_IRQHandler+0x22>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 80044ee:	6822      	ldr	r2, [r4, #0]
 80044f0:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80044f2:	f023 0301 	bic.w	r3, r3, #1
 80044f6:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80044f8:	6822      	ldr	r2, [r4, #0]
 80044fa:	2301      	movs	r3, #1
 80044fc:	63d3      	str	r3, [r2, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 80044fe:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8004502:	2300      	movs	r3, #0
 8004504:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_LineEventCallback(hltdc);
 8004508:	4620      	mov	r0, r4
 800450a:	f7ff ffa4 	bl	8004456 <HAL_LTDC_LineEventCallback>
 800450e:	e7bb      	b.n	8004488 <HAL_LTDC_IRQHandler+0x2e>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8004510:	6822      	ldr	r2, [r4, #0]
 8004512:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8004514:	f023 0308 	bic.w	r3, r3, #8
 8004518:	6353      	str	r3, [r2, #52]	; 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800451a:	6823      	ldr	r3, [r4, #0]
 800451c:	2208      	movs	r2, #8
 800451e:	63da      	str	r2, [r3, #60]	; 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 8004520:	2301      	movs	r3, #1
 8004522:	f884 30a1 	strb.w	r3, [r4, #161]	; 0xa1
    __HAL_UNLOCK(hltdc);
 8004526:	2300      	movs	r3, #0
 8004528:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
    HAL_LTDC_ReloadEventCallback(hltdc);
 800452c:	4620      	mov	r0, r4
 800452e:	f7ff ff93 	bl	8004458 <HAL_LTDC_ReloadEventCallback>
}
 8004532:	e7af      	b.n	8004494 <HAL_LTDC_IRQHandler+0x3a>

08004534 <HAL_LTDC_ConfigLayer>:
  __HAL_LOCK(hltdc);
 8004534:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8004538:	2b01      	cmp	r3, #1
 800453a:	d027      	beq.n	800458c <HAL_LTDC_ConfigLayer+0x58>
{
 800453c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004540:	4606      	mov	r6, r0
 8004542:	460f      	mov	r7, r1
 8004544:	4694      	mov	ip, r2
  __HAL_LOCK(hltdc);
 8004546:	f04f 0801 	mov.w	r8, #1
 800454a:	f880 80a0 	strb.w	r8, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800454e:	2302      	movs	r3, #2
 8004550:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004554:	2434      	movs	r4, #52	; 0x34
 8004556:	fb04 0402 	mla	r4, r4, r2, r0
 800455a:	3438      	adds	r4, #56	; 0x38
 800455c:	460d      	mov	r5, r1
 800455e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004560:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004562:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004564:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004566:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004568:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800456a:	682b      	ldr	r3, [r5, #0]
 800456c:	6023      	str	r3, [r4, #0]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800456e:	4662      	mov	r2, ip
 8004570:	4639      	mov	r1, r7
 8004572:	4630      	mov	r0, r6
 8004574:	f7ff fe1e 	bl	80041b4 <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8004578:	6833      	ldr	r3, [r6, #0]
 800457a:	f8c3 8024 	str.w	r8, [r3, #36]	; 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 800457e:	f886 80a1 	strb.w	r8, [r6, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 8004582:	2000      	movs	r0, #0
 8004584:	f886 00a0 	strb.w	r0, [r6, #160]	; 0xa0
}
 8004588:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hltdc);
 800458c:	2002      	movs	r0, #2
}
 800458e:	4770      	bx	lr

08004590 <HAL_LTDC_EnableDither>:
  __HAL_LOCK(hltdc);
 8004590:	f890 30a0 	ldrb.w	r3, [r0, #160]	; 0xa0
 8004594:	2b01      	cmp	r3, #1
 8004596:	d011      	beq.n	80045bc <HAL_LTDC_EnableDither+0x2c>
 8004598:	2201      	movs	r2, #1
 800459a:	f880 20a0 	strb.w	r2, [r0, #160]	; 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800459e:	2302      	movs	r3, #2
 80045a0:	f880 30a1 	strb.w	r3, [r0, #161]	; 0xa1
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 80045a4:	4906      	ldr	r1, [pc, #24]	; (80045c0 <HAL_LTDC_EnableDither+0x30>)
 80045a6:	698b      	ldr	r3, [r1, #24]
 80045a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045ac:	618b      	str	r3, [r1, #24]
  hltdc->State = HAL_LTDC_STATE_READY;
 80045ae:	f880 20a1 	strb.w	r2, [r0, #161]	; 0xa1
  __HAL_UNLOCK(hltdc);
 80045b2:	2300      	movs	r3, #0
 80045b4:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
  return HAL_OK;
 80045b8:	4618      	mov	r0, r3
 80045ba:	4770      	bx	lr
  __HAL_LOCK(hltdc);
 80045bc:	2002      	movs	r0, #2
}
 80045be:	4770      	bx	lr
 80045c0:	40016800 	.word	0x40016800

080045c4 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045c4:	2800      	cmp	r0, #0
 80045c6:	f000 81df 	beq.w	8004988 <HAL_RCC_OscConfig+0x3c4>
{
 80045ca:	b570      	push	{r4, r5, r6, lr}
 80045cc:	b082      	sub	sp, #8
 80045ce:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045d0:	6803      	ldr	r3, [r0, #0]
 80045d2:	f013 0f01 	tst.w	r3, #1
 80045d6:	d03b      	beq.n	8004650 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045d8:	4ba6      	ldr	r3, [pc, #664]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f003 030c 	and.w	r3, r3, #12
 80045e0:	2b04      	cmp	r3, #4
 80045e2:	d02c      	beq.n	800463e <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045e4:	4ba3      	ldr	r3, [pc, #652]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045ec:	2b08      	cmp	r3, #8
 80045ee:	d021      	beq.n	8004634 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045f0:	6863      	ldr	r3, [r4, #4]
 80045f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045f6:	d04f      	beq.n	8004698 <HAL_RCC_OscConfig+0xd4>
 80045f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045fc:	d052      	beq.n	80046a4 <HAL_RCC_OscConfig+0xe0>
 80045fe:	4b9d      	ldr	r3, [pc, #628]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004606:	601a      	str	r2, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800460e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004610:	6863      	ldr	r3, [r4, #4]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d050      	beq.n	80046b8 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004616:	f7fd ff17 	bl	8002448 <HAL_GetTick>
 800461a:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800461c:	4b95      	ldr	r3, [pc, #596]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004624:	d114      	bne.n	8004650 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004626:	f7fd ff0f 	bl	8002448 <HAL_GetTick>
 800462a:	1b40      	subs	r0, r0, r5
 800462c:	2864      	cmp	r0, #100	; 0x64
 800462e:	d9f5      	bls.n	800461c <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8004630:	2003      	movs	r0, #3
 8004632:	e1b0      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004634:	4b8f      	ldr	r3, [pc, #572]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800463c:	d0d8      	beq.n	80045f0 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800463e:	4b8d      	ldr	r3, [pc, #564]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004646:	d003      	beq.n	8004650 <HAL_RCC_OscConfig+0x8c>
 8004648:	6863      	ldr	r3, [r4, #4]
 800464a:	2b00      	cmp	r3, #0
 800464c:	f000 819e 	beq.w	800498c <HAL_RCC_OscConfig+0x3c8>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004650:	6823      	ldr	r3, [r4, #0]
 8004652:	f013 0f02 	tst.w	r3, #2
 8004656:	d054      	beq.n	8004702 <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004658:	4b86      	ldr	r3, [pc, #536]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f013 0f0c 	tst.w	r3, #12
 8004660:	d03e      	beq.n	80046e0 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004662:	4b84      	ldr	r3, [pc, #528]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800466a:	2b08      	cmp	r3, #8
 800466c:	d033      	beq.n	80046d6 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800466e:	68e3      	ldr	r3, [r4, #12]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d067      	beq.n	8004744 <HAL_RCC_OscConfig+0x180>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004674:	4b80      	ldr	r3, [pc, #512]	; (8004878 <HAL_RCC_OscConfig+0x2b4>)
 8004676:	2201      	movs	r2, #1
 8004678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800467a:	f7fd fee5 	bl	8002448 <HAL_GetTick>
 800467e:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004680:	4b7c      	ldr	r3, [pc, #496]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f013 0f02 	tst.w	r3, #2
 8004688:	d153      	bne.n	8004732 <HAL_RCC_OscConfig+0x16e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800468a:	f7fd fedd 	bl	8002448 <HAL_GetTick>
 800468e:	1b40      	subs	r0, r0, r5
 8004690:	2802      	cmp	r0, #2
 8004692:	d9f5      	bls.n	8004680 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8004694:	2003      	movs	r0, #3
 8004696:	e17e      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004698:	4a76      	ldr	r2, [pc, #472]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 800469a:	6813      	ldr	r3, [r2, #0]
 800469c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046a0:	6013      	str	r3, [r2, #0]
 80046a2:	e7b5      	b.n	8004610 <HAL_RCC_OscConfig+0x4c>
 80046a4:	4b73      	ldr	r3, [pc, #460]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80046ac:	601a      	str	r2, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80046b4:	601a      	str	r2, [r3, #0]
 80046b6:	e7ab      	b.n	8004610 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 80046b8:	f7fd fec6 	bl	8002448 <HAL_GetTick>
 80046bc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046be:	4b6d      	ldr	r3, [pc, #436]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80046c6:	d0c3      	beq.n	8004650 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046c8:	f7fd febe 	bl	8002448 <HAL_GetTick>
 80046cc:	1b40      	subs	r0, r0, r5
 80046ce:	2864      	cmp	r0, #100	; 0x64
 80046d0:	d9f5      	bls.n	80046be <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 80046d2:	2003      	movs	r0, #3
 80046d4:	e15f      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046d6:	4b67      	ldr	r3, [pc, #412]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80046de:	d1c6      	bne.n	800466e <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046e0:	4b64      	ldr	r3, [pc, #400]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f013 0f02 	tst.w	r3, #2
 80046e8:	d003      	beq.n	80046f2 <HAL_RCC_OscConfig+0x12e>
 80046ea:	68e3      	ldr	r3, [r4, #12]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	f040 814f 	bne.w	8004990 <HAL_RCC_OscConfig+0x3cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f2:	4a60      	ldr	r2, [pc, #384]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 80046f4:	6813      	ldr	r3, [r2, #0]
 80046f6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80046fa:	6921      	ldr	r1, [r4, #16]
 80046fc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004700:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004702:	6823      	ldr	r3, [r4, #0]
 8004704:	f013 0f08 	tst.w	r3, #8
 8004708:	d040      	beq.n	800478c <HAL_RCC_OscConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800470a:	6963      	ldr	r3, [r4, #20]
 800470c:	b363      	cbz	r3, 8004768 <HAL_RCC_OscConfig+0x1a4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800470e:	4b5b      	ldr	r3, [pc, #364]	; (800487c <HAL_RCC_OscConfig+0x2b8>)
 8004710:	2201      	movs	r2, #1
 8004712:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004714:	f7fd fe98 	bl	8002448 <HAL_GetTick>
 8004718:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800471a:	4b56      	ldr	r3, [pc, #344]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 800471c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800471e:	f013 0f02 	tst.w	r3, #2
 8004722:	d133      	bne.n	800478c <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004724:	f7fd fe90 	bl	8002448 <HAL_GetTick>
 8004728:	1b40      	subs	r0, r0, r5
 800472a:	2802      	cmp	r0, #2
 800472c:	d9f5      	bls.n	800471a <HAL_RCC_OscConfig+0x156>
        {
          return HAL_TIMEOUT;
 800472e:	2003      	movs	r0, #3
 8004730:	e131      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004732:	4a50      	ldr	r2, [pc, #320]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004734:	6813      	ldr	r3, [r2, #0]
 8004736:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800473a:	6921      	ldr	r1, [r4, #16]
 800473c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004740:	6013      	str	r3, [r2, #0]
 8004742:	e7de      	b.n	8004702 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8004744:	4b4c      	ldr	r3, [pc, #304]	; (8004878 <HAL_RCC_OscConfig+0x2b4>)
 8004746:	2200      	movs	r2, #0
 8004748:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800474a:	f7fd fe7d 	bl	8002448 <HAL_GetTick>
 800474e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004750:	4b48      	ldr	r3, [pc, #288]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f013 0f02 	tst.w	r3, #2
 8004758:	d0d3      	beq.n	8004702 <HAL_RCC_OscConfig+0x13e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800475a:	f7fd fe75 	bl	8002448 <HAL_GetTick>
 800475e:	1b40      	subs	r0, r0, r5
 8004760:	2802      	cmp	r0, #2
 8004762:	d9f5      	bls.n	8004750 <HAL_RCC_OscConfig+0x18c>
            return HAL_TIMEOUT;
 8004764:	2003      	movs	r0, #3
 8004766:	e116      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004768:	4b44      	ldr	r3, [pc, #272]	; (800487c <HAL_RCC_OscConfig+0x2b8>)
 800476a:	2200      	movs	r2, #0
 800476c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800476e:	f7fd fe6b 	bl	8002448 <HAL_GetTick>
 8004772:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004774:	4b3f      	ldr	r3, [pc, #252]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004776:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004778:	f013 0f02 	tst.w	r3, #2
 800477c:	d006      	beq.n	800478c <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800477e:	f7fd fe63 	bl	8002448 <HAL_GetTick>
 8004782:	1b40      	subs	r0, r0, r5
 8004784:	2802      	cmp	r0, #2
 8004786:	d9f5      	bls.n	8004774 <HAL_RCC_OscConfig+0x1b0>
        {
          return HAL_TIMEOUT;
 8004788:	2003      	movs	r0, #3
 800478a:	e104      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800478c:	6823      	ldr	r3, [r4, #0]
 800478e:	f013 0f04 	tst.w	r3, #4
 8004792:	d078      	beq.n	8004886 <HAL_RCC_OscConfig+0x2c2>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004794:	4b37      	ldr	r3, [pc, #220]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004798:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800479c:	d10d      	bne.n	80047ba <HAL_RCC_OscConfig+0x1f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800479e:	2300      	movs	r3, #0
 80047a0:	9301      	str	r3, [sp, #4]
 80047a2:	4b34      	ldr	r3, [pc, #208]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 80047a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80047a6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80047aa:	641a      	str	r2, [r3, #64]	; 0x40
 80047ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047b2:	9301      	str	r3, [sp, #4]
 80047b4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80047b6:	2501      	movs	r5, #1
 80047b8:	e000      	b.n	80047bc <HAL_RCC_OscConfig+0x1f8>
    FlagStatus       pwrclkchanged = RESET;
 80047ba:	2500      	movs	r5, #0
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047bc:	4b30      	ldr	r3, [pc, #192]	; (8004880 <HAL_RCC_OscConfig+0x2bc>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80047c4:	d021      	beq.n	800480a <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047c6:	68a3      	ldr	r3, [r4, #8]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d032      	beq.n	8004832 <HAL_RCC_OscConfig+0x26e>
 80047cc:	2b05      	cmp	r3, #5
 80047ce:	d036      	beq.n	800483e <HAL_RCC_OscConfig+0x27a>
 80047d0:	4b28      	ldr	r3, [pc, #160]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 80047d2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80047d4:	f022 0201 	bic.w	r2, r2, #1
 80047d8:	671a      	str	r2, [r3, #112]	; 0x70
 80047da:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80047dc:	f022 0204 	bic.w	r2, r2, #4
 80047e0:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047e2:	68a3      	ldr	r3, [r4, #8]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d034      	beq.n	8004852 <HAL_RCC_OscConfig+0x28e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e8:	f7fd fe2e 	bl	8002448 <HAL_GetTick>
 80047ec:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047ee:	4b21      	ldr	r3, [pc, #132]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 80047f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f2:	f013 0f02 	tst.w	r3, #2
 80047f6:	d145      	bne.n	8004884 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047f8:	f7fd fe26 	bl	8002448 <HAL_GetTick>
 80047fc:	1b80      	subs	r0, r0, r6
 80047fe:	f241 3388 	movw	r3, #5000	; 0x1388
 8004802:	4298      	cmp	r0, r3
 8004804:	d9f3      	bls.n	80047ee <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8004806:	2003      	movs	r0, #3
 8004808:	e0c5      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800480a:	4a1d      	ldr	r2, [pc, #116]	; (8004880 <HAL_RCC_OscConfig+0x2bc>)
 800480c:	6813      	ldr	r3, [r2, #0]
 800480e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004812:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004814:	f7fd fe18 	bl	8002448 <HAL_GetTick>
 8004818:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800481a:	4b19      	ldr	r3, [pc, #100]	; (8004880 <HAL_RCC_OscConfig+0x2bc>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004822:	d1d0      	bne.n	80047c6 <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004824:	f7fd fe10 	bl	8002448 <HAL_GetTick>
 8004828:	1b80      	subs	r0, r0, r6
 800482a:	2802      	cmp	r0, #2
 800482c:	d9f5      	bls.n	800481a <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 800482e:	2003      	movs	r0, #3
 8004830:	e0b1      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004832:	4a10      	ldr	r2, [pc, #64]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004834:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8004836:	f043 0301 	orr.w	r3, r3, #1
 800483a:	6713      	str	r3, [r2, #112]	; 0x70
 800483c:	e7d1      	b.n	80047e2 <HAL_RCC_OscConfig+0x21e>
 800483e:	4b0d      	ldr	r3, [pc, #52]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 8004840:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004842:	f042 0204 	orr.w	r2, r2, #4
 8004846:	671a      	str	r2, [r3, #112]	; 0x70
 8004848:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800484a:	f042 0201 	orr.w	r2, r2, #1
 800484e:	671a      	str	r2, [r3, #112]	; 0x70
 8004850:	e7c7      	b.n	80047e2 <HAL_RCC_OscConfig+0x21e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004852:	f7fd fdf9 	bl	8002448 <HAL_GetTick>
 8004856:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004858:	4b06      	ldr	r3, [pc, #24]	; (8004874 <HAL_RCC_OscConfig+0x2b0>)
 800485a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800485c:	f013 0f02 	tst.w	r3, #2
 8004860:	d010      	beq.n	8004884 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004862:	f7fd fdf1 	bl	8002448 <HAL_GetTick>
 8004866:	1b80      	subs	r0, r0, r6
 8004868:	f241 3388 	movw	r3, #5000	; 0x1388
 800486c:	4298      	cmp	r0, r3
 800486e:	d9f3      	bls.n	8004858 <HAL_RCC_OscConfig+0x294>
        {
          return HAL_TIMEOUT;
 8004870:	2003      	movs	r0, #3
 8004872:	e090      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
 8004874:	40023800 	.word	0x40023800
 8004878:	42470000 	.word	0x42470000
 800487c:	42470e80 	.word	0x42470e80
 8004880:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004884:	b9ed      	cbnz	r5, 80048c2 <HAL_RCC_OscConfig+0x2fe>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004886:	69a3      	ldr	r3, [r4, #24]
 8004888:	2b00      	cmp	r3, #0
 800488a:	f000 8083 	beq.w	8004994 <HAL_RCC_OscConfig+0x3d0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800488e:	4a49      	ldr	r2, [pc, #292]	; (80049b4 <HAL_RCC_OscConfig+0x3f0>)
 8004890:	6892      	ldr	r2, [r2, #8]
 8004892:	f002 020c 	and.w	r2, r2, #12
 8004896:	2a08      	cmp	r2, #8
 8004898:	d051      	beq.n	800493e <HAL_RCC_OscConfig+0x37a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800489a:	2b02      	cmp	r3, #2
 800489c:	d017      	beq.n	80048ce <HAL_RCC_OscConfig+0x30a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800489e:	4b46      	ldr	r3, [pc, #280]	; (80049b8 <HAL_RCC_OscConfig+0x3f4>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a4:	f7fd fdd0 	bl	8002448 <HAL_GetTick>
 80048a8:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048aa:	4b42      	ldr	r3, [pc, #264]	; (80049b4 <HAL_RCC_OscConfig+0x3f0>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80048b2:	d042      	beq.n	800493a <HAL_RCC_OscConfig+0x376>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048b4:	f7fd fdc8 	bl	8002448 <HAL_GetTick>
 80048b8:	1b00      	subs	r0, r0, r4
 80048ba:	2802      	cmp	r0, #2
 80048bc:	d9f5      	bls.n	80048aa <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80048be:	2003      	movs	r0, #3
 80048c0:	e069      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
      __HAL_RCC_PWR_CLK_DISABLE();
 80048c2:	4a3c      	ldr	r2, [pc, #240]	; (80049b4 <HAL_RCC_OscConfig+0x3f0>)
 80048c4:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80048c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048ca:	6413      	str	r3, [r2, #64]	; 0x40
 80048cc:	e7db      	b.n	8004886 <HAL_RCC_OscConfig+0x2c2>
        __HAL_RCC_PLL_DISABLE();
 80048ce:	4b3a      	ldr	r3, [pc, #232]	; (80049b8 <HAL_RCC_OscConfig+0x3f4>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80048d4:	f7fd fdb8 	bl	8002448 <HAL_GetTick>
 80048d8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048da:	4b36      	ldr	r3, [pc, #216]	; (80049b4 <HAL_RCC_OscConfig+0x3f0>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80048e2:	d006      	beq.n	80048f2 <HAL_RCC_OscConfig+0x32e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048e4:	f7fd fdb0 	bl	8002448 <HAL_GetTick>
 80048e8:	1b40      	subs	r0, r0, r5
 80048ea:	2802      	cmp	r0, #2
 80048ec:	d9f5      	bls.n	80048da <HAL_RCC_OscConfig+0x316>
            return HAL_TIMEOUT;
 80048ee:	2003      	movs	r0, #3
 80048f0:	e051      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048f2:	69e3      	ldr	r3, [r4, #28]
 80048f4:	6a22      	ldr	r2, [r4, #32]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80048fa:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80048fe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004900:	0852      	lsrs	r2, r2, #1
 8004902:	3a01      	subs	r2, #1
 8004904:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004908:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800490a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800490e:	4a29      	ldr	r2, [pc, #164]	; (80049b4 <HAL_RCC_OscConfig+0x3f0>)
 8004910:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8004912:	4b29      	ldr	r3, [pc, #164]	; (80049b8 <HAL_RCC_OscConfig+0x3f4>)
 8004914:	2201      	movs	r2, #1
 8004916:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004918:	f7fd fd96 	bl	8002448 <HAL_GetTick>
 800491c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800491e:	4b25      	ldr	r3, [pc, #148]	; (80049b4 <HAL_RCC_OscConfig+0x3f0>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8004926:	d106      	bne.n	8004936 <HAL_RCC_OscConfig+0x372>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004928:	f7fd fd8e 	bl	8002448 <HAL_GetTick>
 800492c:	1b00      	subs	r0, r0, r4
 800492e:	2802      	cmp	r0, #2
 8004930:	d9f5      	bls.n	800491e <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8004932:	2003      	movs	r0, #3
 8004934:	e02f      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8004936:	2000      	movs	r0, #0
 8004938:	e02d      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
 800493a:	2000      	movs	r0, #0
 800493c:	e02b      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800493e:	2b01      	cmp	r3, #1
 8004940:	d02b      	beq.n	800499a <HAL_RCC_OscConfig+0x3d6>
        pll_config = RCC->PLLCFGR;
 8004942:	4b1c      	ldr	r3, [pc, #112]	; (80049b4 <HAL_RCC_OscConfig+0x3f0>)
 8004944:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004946:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 800494a:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800494c:	4291      	cmp	r1, r2
 800494e:	d126      	bne.n	800499e <HAL_RCC_OscConfig+0x3da>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004950:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004954:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004956:	428a      	cmp	r2, r1
 8004958:	d123      	bne.n	80049a2 <HAL_RCC_OscConfig+0x3de>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800495a:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800495c:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8004960:	401a      	ands	r2, r3
 8004962:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004966:	d11e      	bne.n	80049a6 <HAL_RCC_OscConfig+0x3e2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004968:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 800496c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800496e:	0852      	lsrs	r2, r2, #1
 8004970:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004972:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004976:	d118      	bne.n	80049aa <HAL_RCC_OscConfig+0x3e6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004978:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 800497c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800497e:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8004982:	d114      	bne.n	80049ae <HAL_RCC_OscConfig+0x3ea>
  return HAL_OK;
 8004984:	2000      	movs	r0, #0
 8004986:	e006      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
    return HAL_ERROR;
 8004988:	2001      	movs	r0, #1
}
 800498a:	4770      	bx	lr
        return HAL_ERROR;
 800498c:	2001      	movs	r0, #1
 800498e:	e002      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
        return HAL_ERROR;
 8004990:	2001      	movs	r0, #1
 8004992:	e000      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
  return HAL_OK;
 8004994:	2000      	movs	r0, #0
}
 8004996:	b002      	add	sp, #8
 8004998:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800499a:	2001      	movs	r0, #1
 800499c:	e7fb      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
          return HAL_ERROR;
 800499e:	2001      	movs	r0, #1
 80049a0:	e7f9      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
 80049a2:	2001      	movs	r0, #1
 80049a4:	e7f7      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
 80049a6:	2001      	movs	r0, #1
 80049a8:	e7f5      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
 80049aa:	2001      	movs	r0, #1
 80049ac:	e7f3      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
 80049ae:	2001      	movs	r0, #1
 80049b0:	e7f1      	b.n	8004996 <HAL_RCC_OscConfig+0x3d2>
 80049b2:	bf00      	nop
 80049b4:	40023800 	.word	0x40023800
 80049b8:	42470060 	.word	0x42470060

080049bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049be:	4b2f      	ldr	r3, [pc, #188]	; (8004a7c <HAL_RCC_GetSysClockFreq+0xc0>)
 80049c0:	689b      	ldr	r3, [r3, #8]
 80049c2:	f003 030c 	and.w	r3, r3, #12
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	d053      	beq.n	8004a72 <HAL_RCC_GetSysClockFreq+0xb6>
 80049ca:	2b08      	cmp	r3, #8
 80049cc:	d153      	bne.n	8004a76 <HAL_RCC_GetSysClockFreq+0xba>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049ce:	4b2b      	ldr	r3, [pc, #172]	; (8004a7c <HAL_RCC_GetSysClockFreq+0xc0>)
 80049d0:	685a      	ldr	r2, [r3, #4]
 80049d2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80049dc:	d028      	beq.n	8004a30 <HAL_RCC_GetSysClockFreq+0x74>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049de:	4b27      	ldr	r3, [pc, #156]	; (8004a7c <HAL_RCC_GetSysClockFreq+0xc0>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80049e6:	0158      	lsls	r0, r3, #5
 80049e8:	2100      	movs	r1, #0
 80049ea:	1ac0      	subs	r0, r0, r3
 80049ec:	f161 0100 	sbc.w	r1, r1, #0
 80049f0:	018e      	lsls	r6, r1, #6
 80049f2:	ea46 6690 	orr.w	r6, r6, r0, lsr #26
 80049f6:	0187      	lsls	r7, r0, #6
 80049f8:	1a3c      	subs	r4, r7, r0
 80049fa:	eb66 0501 	sbc.w	r5, r6, r1
 80049fe:	00e9      	lsls	r1, r5, #3
 8004a00:	ea41 7154 	orr.w	r1, r1, r4, lsr #29
 8004a04:	00e0      	lsls	r0, r4, #3
 8004a06:	18c0      	adds	r0, r0, r3
 8004a08:	f141 0100 	adc.w	r1, r1, #0
 8004a0c:	024b      	lsls	r3, r1, #9
 8004a0e:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8004a12:	0244      	lsls	r4, r0, #9
 8004a14:	4620      	mov	r0, r4
 8004a16:	4619      	mov	r1, r3
 8004a18:	2300      	movs	r3, #0
 8004a1a:	f7fb fc39 	bl	8000290 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004a1e:	4b17      	ldr	r3, [pc, #92]	; (8004a7c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8004a26:	3301      	adds	r3, #1
 8004a28:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8004a2a:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8004a2e:	e023      	b.n	8004a78 <HAL_RCC_GetSysClockFreq+0xbc>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a30:	4b12      	ldr	r3, [pc, #72]	; (8004a7c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8004a38:	015c      	lsls	r4, r3, #5
 8004a3a:	2500      	movs	r5, #0
 8004a3c:	1ae4      	subs	r4, r4, r3
 8004a3e:	f165 0500 	sbc.w	r5, r5, #0
 8004a42:	01ae      	lsls	r6, r5, #6
 8004a44:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 8004a48:	01a7      	lsls	r7, r4, #6
 8004a4a:	1b38      	subs	r0, r7, r4
 8004a4c:	eb66 0105 	sbc.w	r1, r6, r5
 8004a50:	00cc      	lsls	r4, r1, #3
 8004a52:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 8004a56:	00c5      	lsls	r5, r0, #3
 8004a58:	18e8      	adds	r0, r5, r3
 8004a5a:	f144 0100 	adc.w	r1, r4, #0
 8004a5e:	028b      	lsls	r3, r1, #10
 8004a60:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 8004a64:	0284      	lsls	r4, r0, #10
 8004a66:	4620      	mov	r0, r4
 8004a68:	4619      	mov	r1, r3
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	f7fb fc10 	bl	8000290 <__aeabi_uldivmod>
 8004a70:	e7d5      	b.n	8004a1e <HAL_RCC_GetSysClockFreq+0x62>
      sysclockfreq = HSE_VALUE;
 8004a72:	4803      	ldr	r0, [pc, #12]	; (8004a80 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004a74:	e000      	b.n	8004a78 <HAL_RCC_GetSysClockFreq+0xbc>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004a76:	4803      	ldr	r0, [pc, #12]	; (8004a84 <HAL_RCC_GetSysClockFreq+0xc8>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8004a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	40023800 	.word	0x40023800
 8004a80:	007a1200 	.word	0x007a1200
 8004a84:	00f42400 	.word	0x00f42400

08004a88 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004a88:	2800      	cmp	r0, #0
 8004a8a:	f000 809b 	beq.w	8004bc4 <HAL_RCC_ClockConfig+0x13c>
{
 8004a8e:	b570      	push	{r4, r5, r6, lr}
 8004a90:	460d      	mov	r5, r1
 8004a92:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004a94:	4b4f      	ldr	r3, [pc, #316]	; (8004bd4 <HAL_RCC_ClockConfig+0x14c>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f003 030f 	and.w	r3, r3, #15
 8004a9c:	428b      	cmp	r3, r1
 8004a9e:	d208      	bcs.n	8004ab2 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aa0:	b2cb      	uxtb	r3, r1
 8004aa2:	4a4c      	ldr	r2, [pc, #304]	; (8004bd4 <HAL_RCC_ClockConfig+0x14c>)
 8004aa4:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aa6:	6813      	ldr	r3, [r2, #0]
 8004aa8:	f003 030f 	and.w	r3, r3, #15
 8004aac:	428b      	cmp	r3, r1
 8004aae:	f040 808b 	bne.w	8004bc8 <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ab2:	6823      	ldr	r3, [r4, #0]
 8004ab4:	f013 0f02 	tst.w	r3, #2
 8004ab8:	d017      	beq.n	8004aea <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004aba:	f013 0f04 	tst.w	r3, #4
 8004abe:	d004      	beq.n	8004aca <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ac0:	4a45      	ldr	r2, [pc, #276]	; (8004bd8 <HAL_RCC_ClockConfig+0x150>)
 8004ac2:	6893      	ldr	r3, [r2, #8]
 8004ac4:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ac8:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aca:	6823      	ldr	r3, [r4, #0]
 8004acc:	f013 0f08 	tst.w	r3, #8
 8004ad0:	d004      	beq.n	8004adc <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ad2:	4a41      	ldr	r2, [pc, #260]	; (8004bd8 <HAL_RCC_ClockConfig+0x150>)
 8004ad4:	6893      	ldr	r3, [r2, #8]
 8004ad6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004ada:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004adc:	4a3e      	ldr	r2, [pc, #248]	; (8004bd8 <HAL_RCC_ClockConfig+0x150>)
 8004ade:	6893      	ldr	r3, [r2, #8]
 8004ae0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ae4:	68a1      	ldr	r1, [r4, #8]
 8004ae6:	430b      	orrs	r3, r1
 8004ae8:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004aea:	6823      	ldr	r3, [r4, #0]
 8004aec:	f013 0f01 	tst.w	r3, #1
 8004af0:	d032      	beq.n	8004b58 <HAL_RCC_ClockConfig+0xd0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004af2:	6863      	ldr	r3, [r4, #4]
 8004af4:	2b01      	cmp	r3, #1
 8004af6:	d021      	beq.n	8004b3c <HAL_RCC_ClockConfig+0xb4>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004af8:	1e9a      	subs	r2, r3, #2
 8004afa:	2a01      	cmp	r2, #1
 8004afc:	d925      	bls.n	8004b4a <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004afe:	4a36      	ldr	r2, [pc, #216]	; (8004bd8 <HAL_RCC_ClockConfig+0x150>)
 8004b00:	6812      	ldr	r2, [r2, #0]
 8004b02:	f012 0f02 	tst.w	r2, #2
 8004b06:	d061      	beq.n	8004bcc <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b08:	4933      	ldr	r1, [pc, #204]	; (8004bd8 <HAL_RCC_ClockConfig+0x150>)
 8004b0a:	688a      	ldr	r2, [r1, #8]
 8004b0c:	f022 0203 	bic.w	r2, r2, #3
 8004b10:	4313      	orrs	r3, r2
 8004b12:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8004b14:	f7fd fc98 	bl	8002448 <HAL_GetTick>
 8004b18:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b1a:	4b2f      	ldr	r3, [pc, #188]	; (8004bd8 <HAL_RCC_ClockConfig+0x150>)
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	f003 030c 	and.w	r3, r3, #12
 8004b22:	6862      	ldr	r2, [r4, #4]
 8004b24:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004b28:	d016      	beq.n	8004b58 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b2a:	f7fd fc8d 	bl	8002448 <HAL_GetTick>
 8004b2e:	1b80      	subs	r0, r0, r6
 8004b30:	f241 3388 	movw	r3, #5000	; 0x1388
 8004b34:	4298      	cmp	r0, r3
 8004b36:	d9f0      	bls.n	8004b1a <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8004b38:	2003      	movs	r0, #3
 8004b3a:	e042      	b.n	8004bc2 <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b3c:	4a26      	ldr	r2, [pc, #152]	; (8004bd8 <HAL_RCC_ClockConfig+0x150>)
 8004b3e:	6812      	ldr	r2, [r2, #0]
 8004b40:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8004b44:	d1e0      	bne.n	8004b08 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8004b46:	2001      	movs	r0, #1
 8004b48:	e03b      	b.n	8004bc2 <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b4a:	4a23      	ldr	r2, [pc, #140]	; (8004bd8 <HAL_RCC_ClockConfig+0x150>)
 8004b4c:	6812      	ldr	r2, [r2, #0]
 8004b4e:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8004b52:	d1d9      	bne.n	8004b08 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8004b54:	2001      	movs	r0, #1
 8004b56:	e034      	b.n	8004bc2 <HAL_RCC_ClockConfig+0x13a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004b58:	4b1e      	ldr	r3, [pc, #120]	; (8004bd4 <HAL_RCC_ClockConfig+0x14c>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 030f 	and.w	r3, r3, #15
 8004b60:	42ab      	cmp	r3, r5
 8004b62:	d907      	bls.n	8004b74 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b64:	b2ea      	uxtb	r2, r5
 8004b66:	4b1b      	ldr	r3, [pc, #108]	; (8004bd4 <HAL_RCC_ClockConfig+0x14c>)
 8004b68:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 030f 	and.w	r3, r3, #15
 8004b70:	42ab      	cmp	r3, r5
 8004b72:	d12d      	bne.n	8004bd0 <HAL_RCC_ClockConfig+0x148>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b74:	6823      	ldr	r3, [r4, #0]
 8004b76:	f013 0f04 	tst.w	r3, #4
 8004b7a:	d006      	beq.n	8004b8a <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b7c:	4a16      	ldr	r2, [pc, #88]	; (8004bd8 <HAL_RCC_ClockConfig+0x150>)
 8004b7e:	6893      	ldr	r3, [r2, #8]
 8004b80:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8004b84:	68e1      	ldr	r1, [r4, #12]
 8004b86:	430b      	orrs	r3, r1
 8004b88:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b8a:	6823      	ldr	r3, [r4, #0]
 8004b8c:	f013 0f08 	tst.w	r3, #8
 8004b90:	d007      	beq.n	8004ba2 <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b92:	4a11      	ldr	r2, [pc, #68]	; (8004bd8 <HAL_RCC_ClockConfig+0x150>)
 8004b94:	6893      	ldr	r3, [r2, #8]
 8004b96:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004b9a:	6921      	ldr	r1, [r4, #16]
 8004b9c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004ba0:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004ba2:	f7ff ff0b 	bl	80049bc <HAL_RCC_GetSysClockFreq>
 8004ba6:	4b0c      	ldr	r3, [pc, #48]	; (8004bd8 <HAL_RCC_ClockConfig+0x150>)
 8004ba8:	689b      	ldr	r3, [r3, #8]
 8004baa:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004bae:	4a0b      	ldr	r2, [pc, #44]	; (8004bdc <HAL_RCC_ClockConfig+0x154>)
 8004bb0:	5cd3      	ldrb	r3, [r2, r3]
 8004bb2:	40d8      	lsrs	r0, r3
 8004bb4:	4b0a      	ldr	r3, [pc, #40]	; (8004be0 <HAL_RCC_ClockConfig+0x158>)
 8004bb6:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8004bb8:	4b0a      	ldr	r3, [pc, #40]	; (8004be4 <HAL_RCC_ClockConfig+0x15c>)
 8004bba:	6818      	ldr	r0, [r3, #0]
 8004bbc:	f7fd fb62 	bl	8002284 <HAL_InitTick>
  return HAL_OK;
 8004bc0:	2000      	movs	r0, #0
}
 8004bc2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8004bc4:	2001      	movs	r0, #1
}
 8004bc6:	4770      	bx	lr
      return HAL_ERROR;
 8004bc8:	2001      	movs	r0, #1
 8004bca:	e7fa      	b.n	8004bc2 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8004bcc:	2001      	movs	r0, #1
 8004bce:	e7f8      	b.n	8004bc2 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8004bd0:	2001      	movs	r0, #1
 8004bd2:	e7f6      	b.n	8004bc2 <HAL_RCC_ClockConfig+0x13a>
 8004bd4:	40023c00 	.word	0x40023c00
 8004bd8:	40023800 	.word	0x40023800
 8004bdc:	0800a110 	.word	0x0800a110
 8004be0:	20000078 	.word	0x20000078
 8004be4:	20000080 	.word	0x20000080

08004be8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8004be8:	4b01      	ldr	r3, [pc, #4]	; (8004bf0 <HAL_RCC_GetHCLKFreq+0x8>)
 8004bea:	6818      	ldr	r0, [r3, #0]
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	20000078 	.word	0x20000078

08004bf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bf4:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004bf6:	f7ff fff7 	bl	8004be8 <HAL_RCC_GetHCLKFreq>
 8004bfa:	4b04      	ldr	r3, [pc, #16]	; (8004c0c <HAL_RCC_GetPCLK1Freq+0x18>)
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8004c02:	4a03      	ldr	r2, [pc, #12]	; (8004c10 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004c04:	5cd3      	ldrb	r3, [r2, r3]
}
 8004c06:	40d8      	lsrs	r0, r3
 8004c08:	bd08      	pop	{r3, pc}
 8004c0a:	bf00      	nop
 8004c0c:	40023800 	.word	0x40023800
 8004c10:	0800a120 	.word	0x0800a120

08004c14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004c14:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004c16:	f7ff ffe7 	bl	8004be8 <HAL_RCC_GetHCLKFreq>
 8004c1a:	4b04      	ldr	r3, [pc, #16]	; (8004c2c <HAL_RCC_GetPCLK2Freq+0x18>)
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004c22:	4a03      	ldr	r2, [pc, #12]	; (8004c30 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004c24:	5cd3      	ldrb	r3, [r2, r3]
}
 8004c26:	40d8      	lsrs	r0, r3
 8004c28:	bd08      	pop	{r3, pc}
 8004c2a:	bf00      	nop
 8004c2c:	40023800 	.word	0x40023800
 8004c30:	0800a120 	.word	0x0800a120

08004c34 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004c34:	230f      	movs	r3, #15
 8004c36:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004c38:	4b0b      	ldr	r3, [pc, #44]	; (8004c68 <HAL_RCC_GetClockConfig+0x34>)
 8004c3a:	689a      	ldr	r2, [r3, #8]
 8004c3c:	f002 0203 	and.w	r2, r2, #3
 8004c40:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004c42:	689a      	ldr	r2, [r3, #8]
 8004c44:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8004c48:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004c4a:	689a      	ldr	r2, [r3, #8]
 8004c4c:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8004c50:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004c52:	689b      	ldr	r3, [r3, #8]
 8004c54:	08db      	lsrs	r3, r3, #3
 8004c56:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8004c5a:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004c5c:	4b03      	ldr	r3, [pc, #12]	; (8004c6c <HAL_RCC_GetClockConfig+0x38>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 030f 	and.w	r3, r3, #15
 8004c64:	600b      	str	r3, [r1, #0]
}
 8004c66:	4770      	bx	lr
 8004c68:	40023800 	.word	0x40023800
 8004c6c:	40023c00 	.word	0x40023c00

08004c70 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c70:	b530      	push	{r4, r5, lr}
 8004c72:	b083      	sub	sp, #12
 8004c74:	4604      	mov	r4, r0
  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004c76:	6803      	ldr	r3, [r0, #0]
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004c78:	f013 0f43 	tst.w	r3, #67	; 0x43
 8004c7c:	d114      	bne.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x38>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004c7e:	6823      	ldr	r3, [r4, #0]
 8004c80:	f013 0f0c 	tst.w	r3, #12
 8004c84:	d169      	bne.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0xea>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c86:	6823      	ldr	r3, [r4, #0]
 8004c88:	f013 0f20 	tst.w	r3, #32
 8004c8c:	f040 80be 	bne.w	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004c90:	6823      	ldr	r3, [r4, #0]
 8004c92:	f013 0f10 	tst.w	r3, #16
 8004c96:	f000 8120 	beq.w	8004eda <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004c9a:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8004c9e:	4b90      	ldr	r3, [pc, #576]	; (8004ee0 <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8004ca0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004ca2:	2000      	movs	r0, #0
}
 8004ca4:	b003      	add	sp, #12
 8004ca6:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8004ca8:	4b8e      	ldr	r3, [pc, #568]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004cae:	f7fd fbcb 	bl	8002448 <HAL_GetTick>
 8004cb2:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004cb4:	4b8c      	ldr	r3, [pc, #560]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004cbc:	d006      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x5c>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004cbe:	f7fd fbc3 	bl	8002448 <HAL_GetTick>
 8004cc2:	1b43      	subs	r3, r0, r5
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d9f5      	bls.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x44>
        return HAL_TIMEOUT;
 8004cc8:	2003      	movs	r0, #3
 8004cca:	e7eb      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x34>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004ccc:	6823      	ldr	r3, [r4, #0]
 8004cce:	f013 0f01 	tst.w	r3, #1
 8004cd2:	d007      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x74>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004cd4:	6862      	ldr	r2, [r4, #4]
 8004cd6:	68a3      	ldr	r3, [r4, #8]
 8004cd8:	071b      	lsls	r3, r3, #28
 8004cda:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004cde:	4a82      	ldr	r2, [pc, #520]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004ce0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004ce4:	6823      	ldr	r3, [r4, #0]
 8004ce6:	f013 0f02 	tst.w	r3, #2
 8004cea:	d015      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0xa8>
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004cec:	4a7e      	ldr	r2, [pc, #504]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004cee:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8004cf2:	6860      	ldr	r0, [r4, #4]
 8004cf4:	68e3      	ldr	r3, [r4, #12]
 8004cf6:	061b      	lsls	r3, r3, #24
 8004cf8:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8004cfc:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8004d00:	430b      	orrs	r3, r1
 8004d02:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004d06:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8004d0a:	f023 031f 	bic.w	r3, r3, #31
 8004d0e:	69e1      	ldr	r1, [r4, #28]
 8004d10:	3901      	subs	r1, #1
 8004d12:	430b      	orrs	r3, r1
 8004d14:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004d18:	6823      	ldr	r3, [r4, #0]
 8004d1a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004d1e:	d00a      	beq.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0xc6>
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d20:	6862      	ldr	r2, [r4, #4]
 8004d22:	68e3      	ldr	r3, [r4, #12]
 8004d24:	061b      	lsls	r3, r3, #24
 8004d26:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004d2a:	68a2      	ldr	r2, [r4, #8]
 8004d2c:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8004d30:	4a6d      	ldr	r2, [pc, #436]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004d32:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8004d36:	4b6b      	ldr	r3, [pc, #428]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x274>)
 8004d38:	2201      	movs	r2, #1
 8004d3a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004d3c:	f7fd fb84 	bl	8002448 <HAL_GetTick>
 8004d40:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004d42:	4b69      	ldr	r3, [pc, #420]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004d4a:	d198      	bne.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0xe>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004d4c:	f7fd fb7c 	bl	8002448 <HAL_GetTick>
 8004d50:	1b40      	subs	r0, r0, r5
 8004d52:	2802      	cmp	r0, #2
 8004d54:	d9f5      	bls.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        return HAL_TIMEOUT;
 8004d56:	2003      	movs	r0, #3
 8004d58:	e7a4      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x34>
    __HAL_RCC_PLLSAI_DISABLE();
 8004d5a:	4b64      	ldr	r3, [pc, #400]	; (8004eec <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004d60:	f7fd fb72 	bl	8002448 <HAL_GetTick>
 8004d64:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004d66:	4b60      	ldr	r3, [pc, #384]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8004d6e:	d006      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004d70:	f7fd fb6a 	bl	8002448 <HAL_GetTick>
 8004d74:	1b43      	subs	r3, r0, r5
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d9f5      	bls.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0xf6>
        return HAL_TIMEOUT;
 8004d7a:	2003      	movs	r0, #3
 8004d7c:	e792      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x34>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	f013 0f04 	tst.w	r3, #4
 8004d84:	d016      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x144>
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004d86:	4a58      	ldr	r2, [pc, #352]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004d88:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004d8c:	6920      	ldr	r0, [r4, #16]
 8004d8e:	6963      	ldr	r3, [r4, #20]
 8004d90:	061b      	lsls	r3, r3, #24
 8004d92:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8004d96:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8004d9a:	430b      	orrs	r3, r1
 8004d9c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004da0:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8004da4:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8004da8:	6a21      	ldr	r1, [r4, #32]
 8004daa:	3901      	subs	r1, #1
 8004dac:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004db0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004db4:	6823      	ldr	r3, [r4, #0]
 8004db6:	f013 0f08 	tst.w	r3, #8
 8004dba:	d014      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004dbc:	4a4a      	ldr	r2, [pc, #296]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004dbe:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004dc2:	6921      	ldr	r1, [r4, #16]
 8004dc4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8004dc8:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8004dcc:	69a1      	ldr	r1, [r4, #24]
 8004dce:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8004dd2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004dd6:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8004dda:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8004dde:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004de0:	430b      	orrs	r3, r1
 8004de2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8004de6:	4b41      	ldr	r3, [pc, #260]	; (8004eec <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004de8:	2201      	movs	r2, #1
 8004dea:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004dec:	f7fd fb2c 	bl	8002448 <HAL_GetTick>
 8004df0:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004df2:	4b3d      	ldr	r3, [pc, #244]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8004dfa:	f47f af44 	bne.w	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x16>
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004dfe:	f7fd fb23 	bl	8002448 <HAL_GetTick>
 8004e02:	1b40      	subs	r0, r0, r5
 8004e04:	2802      	cmp	r0, #2
 8004e06:	d9f4      	bls.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x182>
        return HAL_TIMEOUT;
 8004e08:	2003      	movs	r0, #3
 8004e0a:	e74b      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x34>
    __HAL_RCC_PWR_CLK_ENABLE();
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	9301      	str	r3, [sp, #4]
 8004e10:	4b35      	ldr	r3, [pc, #212]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004e12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e14:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004e18:	641a      	str	r2, [r3, #64]	; 0x40
 8004e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e20:	9301      	str	r3, [sp, #4]
 8004e22:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8004e24:	4a32      	ldr	r2, [pc, #200]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e26:	6813      	ldr	r3, [r2, #0]
 8004e28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e2c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004e2e:	f7fd fb0b 	bl	8002448 <HAL_GetTick>
 8004e32:	4605      	mov	r5, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004e34:	4b2e      	ldr	r3, [pc, #184]	; (8004ef0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004e3c:	d106      	bne.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004e3e:	f7fd fb03 	bl	8002448 <HAL_GetTick>
 8004e42:	1b40      	subs	r0, r0, r5
 8004e44:	2802      	cmp	r0, #2
 8004e46:	d9f5      	bls.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        return HAL_TIMEOUT;
 8004e48:	2003      	movs	r0, #3
 8004e4a:	e72b      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x34>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e4c:	4b26      	ldr	r3, [pc, #152]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e50:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8004e54:	d012      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x20c>
 8004e56:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004e58:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d00d      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x20c>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e60:	4b21      	ldr	r3, [pc, #132]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004e62:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004e64:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e68:	4922      	ldr	r1, [pc, #136]	; (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004e6a:	2001      	movs	r0, #1
 8004e6c:	6008      	str	r0, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e6e:	2000      	movs	r0, #0
 8004e70:	6008      	str	r0, [r1, #0]
      RCC->BDCR = tmpreg1;
 8004e72:	671a      	str	r2, [r3, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e76:	f013 0f01 	tst.w	r3, #1
 8004e7a:	d112      	bne.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x232>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e7c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004e7e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004e82:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8004e86:	d01d      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x254>
 8004e88:	4a17      	ldr	r2, [pc, #92]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004e8a:	6893      	ldr	r3, [r2, #8]
 8004e8c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004e90:	6093      	str	r3, [r2, #8]
 8004e92:	4915      	ldr	r1, [pc, #84]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004e94:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 8004e96:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004e98:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	670b      	str	r3, [r1, #112]	; 0x70
 8004ea0:	e6f6      	b.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x20>
        tickstart = HAL_GetTick();
 8004ea2:	f7fd fad1 	bl	8002448 <HAL_GetTick>
 8004ea6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ea8:	4b0f      	ldr	r3, [pc, #60]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eac:	f013 0f02 	tst.w	r3, #2
 8004eb0:	d1e4      	bne.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x20c>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004eb2:	f7fd fac9 	bl	8002448 <HAL_GetTick>
 8004eb6:	1b40      	subs	r0, r0, r5
 8004eb8:	f241 3388 	movw	r3, #5000	; 0x1388
 8004ebc:	4298      	cmp	r0, r3
 8004ebe:	d9f3      	bls.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x238>
            return HAL_TIMEOUT;
 8004ec0:	2003      	movs	r0, #3
 8004ec2:	e6ef      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x34>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ec4:	4908      	ldr	r1, [pc, #32]	; (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8004ec6:	688a      	ldr	r2, [r1, #8]
 8004ec8:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8004ecc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004ed0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	608b      	str	r3, [r1, #8]
 8004ed8:	e7db      	b.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0x222>
  return HAL_OK;
 8004eda:	2000      	movs	r0, #0
 8004edc:	e6e2      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8004ede:	bf00      	nop
 8004ee0:	424711e0 	.word	0x424711e0
 8004ee4:	42470068 	.word	0x42470068
 8004ee8:	40023800 	.word	0x40023800
 8004eec:	42470070 	.word	0x42470070
 8004ef0:	40007000 	.word	0x40007000
 8004ef4:	42470e40 	.word	0x42470e40

08004ef8 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8004ef8:	b1e0      	cbz	r0, 8004f34 <HAL_SDRAM_Init+0x3c>
{   
 8004efa:	b538      	push	{r3, r4, r5, lr}
 8004efc:	460d      	mov	r5, r1
 8004efe:	4604      	mov	r4, r0
  {
    return HAL_ERROR;
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8004f00:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8004f04:	b18b      	cbz	r3, 8004f2a <HAL_SDRAM_Init+0x32>
    HAL_SDRAM_MspInit(hsdram);
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004f06:	2302      	movs	r3, #2
 8004f08:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8004f0c:	4621      	mov	r1, r4
 8004f0e:	f851 0b04 	ldr.w	r0, [r1], #4
 8004f12:	f000 ff98 	bl	8005e46 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8004f16:	6862      	ldr	r2, [r4, #4]
 8004f18:	4629      	mov	r1, r5
 8004f1a:	6820      	ldr	r0, [r4, #0]
 8004f1c:	f000 ffcf 	bl	8005ebe <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004f20:	2301      	movs	r3, #1
 8004f22:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;
 8004f26:	2000      	movs	r0, #0
}
 8004f28:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8004f2a:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8004f2e:	f7fd f9a5 	bl	800227c <HAL_SDRAM_MspInit>
 8004f32:	e7e8      	b.n	8004f06 <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 8004f34:	2001      	movs	r0, #1
}
 8004f36:	4770      	bx	lr

08004f38 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8004f38:	b538      	push	{r3, r4, r5, lr}
 8004f3a:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8004f3c:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 8004f40:	b2c0      	uxtb	r0, r0
 8004f42:	2802      	cmp	r0, #2
 8004f44:	d00d      	beq.n	8004f62 <HAL_SDRAM_SendCommand+0x2a>
 8004f46:	460d      	mov	r5, r1
  {
    return HAL_BUSY;
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004f48:	2302      	movs	r3, #2
 8004f4a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8004f4e:	6820      	ldr	r0, [r4, #0]
 8004f50:	f001 f800 	bl	8005f54 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8004f54:	682b      	ldr	r3, [r5, #0]
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d004      	beq.n	8004f64 <HAL_SDRAM_SendCommand+0x2c>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8004f60:	2000      	movs	r0, #0
}
 8004f62:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8004f64:	2305      	movs	r3, #5
 8004f66:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  return HAL_OK;  
 8004f6a:	2000      	movs	r0, #0
 8004f6c:	e7f9      	b.n	8004f62 <HAL_SDRAM_SendCommand+0x2a>

08004f6e <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8004f6e:	b510      	push	{r4, lr}
 8004f70:	4604      	mov	r4, r0
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8004f72:	f890 002c 	ldrb.w	r0, [r0, #44]	; 0x2c
 8004f76:	b2c0      	uxtb	r0, r0
 8004f78:	2802      	cmp	r0, #2
 8004f7a:	d009      	beq.n	8004f90 <HAL_SDRAM_ProgramRefreshRate+0x22>
  {
    return HAL_BUSY;
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8004f7c:	2302      	movs	r3, #2
 8004f7e:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8004f82:	6820      	ldr	r0, [r4, #0]
 8004f84:	f001 f80e 	bl	8005fa4 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8004f88:	2301      	movs	r3, #1
 8004f8a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  
  return HAL_OK;   
 8004f8e:	2000      	movs	r0, #0
}
 8004f90:	bd10      	pop	{r4, pc}
	...

08004f94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f98:	b082      	sub	sp, #8
 8004f9a:	4605      	mov	r5, r0
 8004f9c:	4688      	mov	r8, r1
 8004f9e:	4617      	mov	r7, r2
 8004fa0:	461e      	mov	r6, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004fa2:	f7fd fa51 	bl	8002448 <HAL_GetTick>
 8004fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fa8:	1a1b      	subs	r3, r3, r0
 8004faa:	eb03 0906 	add.w	r9, r3, r6
  tmp_tickstart = HAL_GetTick();
 8004fae:	f7fd fa4b 	bl	8002448 <HAL_GetTick>
 8004fb2:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004fb4:	4b2a      	ldr	r3, [pc, #168]	; (8005060 <SPI_WaitFlagStateUntilTimeout+0xcc>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8004fbc:	fb09 f303 	mul.w	r3, r9, r3
 8004fc0:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fc2:	682b      	ldr	r3, [r5, #0]
 8004fc4:	689c      	ldr	r4, [r3, #8]
 8004fc6:	ea38 0304 	bics.w	r3, r8, r4
 8004fca:	bf0c      	ite	eq
 8004fcc:	2401      	moveq	r4, #1
 8004fce:	2400      	movne	r4, #0
 8004fd0:	42bc      	cmp	r4, r7
 8004fd2:	d040      	beq.n	8005056 <SPI_WaitFlagStateUntilTimeout+0xc2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004fd4:	f1b6 3fff 	cmp.w	r6, #4294967295
 8004fd8:	d0f3      	beq.n	8004fc2 <SPI_WaitFlagStateUntilTimeout+0x2e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fda:	f7fd fa35 	bl	8002448 <HAL_GetTick>
 8004fde:	eba0 000a 	sub.w	r0, r0, sl
 8004fe2:	4548      	cmp	r0, r9
 8004fe4:	d20a      	bcs.n	8004ffc <SPI_WaitFlagStateUntilTimeout+0x68>
 8004fe6:	f1b9 0f00 	cmp.w	r9, #0
 8004fea:	d007      	beq.n	8004ffc <SPI_WaitFlagStateUntilTimeout+0x68>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004fec:	9a01      	ldr	r2, [sp, #4]
 8004fee:	b102      	cbz	r2, 8004ff2 <SPI_WaitFlagStateUntilTimeout+0x5e>
 8004ff0:	464a      	mov	r2, r9
      {
        tmp_timeout = 0U;
      }
      count--;
 8004ff2:	9b01      	ldr	r3, [sp, #4]
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	9301      	str	r3, [sp, #4]
 8004ff8:	4691      	mov	r9, r2
 8004ffa:	e7e2      	b.n	8004fc2 <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004ffc:	682a      	ldr	r2, [r5, #0]
 8004ffe:	6853      	ldr	r3, [r2, #4]
 8005000:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8005004:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005006:	686b      	ldr	r3, [r5, #4]
 8005008:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800500c:	d00b      	beq.n	8005026 <SPI_WaitFlagStateUntilTimeout+0x92>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800500e:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8005010:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005014:	d014      	beq.n	8005040 <SPI_WaitFlagStateUntilTimeout+0xac>
        hspi->State = HAL_SPI_STATE_READY;
 8005016:	2301      	movs	r3, #1
 8005018:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 800501c:	2300      	movs	r3, #0
 800501e:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
        return HAL_TIMEOUT;
 8005022:	2003      	movs	r0, #3
 8005024:	e018      	b.n	8005058 <SPI_WaitFlagStateUntilTimeout+0xc4>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005026:	68ab      	ldr	r3, [r5, #8]
 8005028:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800502c:	d002      	beq.n	8005034 <SPI_WaitFlagStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800502e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005032:	d1ec      	bne.n	800500e <SPI_WaitFlagStateUntilTimeout+0x7a>
          __HAL_SPI_DISABLE(hspi);
 8005034:	682a      	ldr	r2, [r5, #0]
 8005036:	6813      	ldr	r3, [r2, #0]
 8005038:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800503c:	6013      	str	r3, [r2, #0]
 800503e:	e7e6      	b.n	800500e <SPI_WaitFlagStateUntilTimeout+0x7a>
          SPI_RESET_CRC(hspi);
 8005040:	682a      	ldr	r2, [r5, #0]
 8005042:	6813      	ldr	r3, [r2, #0]
 8005044:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005048:	6013      	str	r3, [r2, #0]
 800504a:	682a      	ldr	r2, [r5, #0]
 800504c:	6813      	ldr	r3, [r2, #0]
 800504e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005052:	6013      	str	r3, [r2, #0]
 8005054:	e7df      	b.n	8005016 <SPI_WaitFlagStateUntilTimeout+0x82>
    }
  }

  return HAL_OK;
 8005056:	2000      	movs	r0, #0
}
 8005058:	b002      	add	sp, #8
 800505a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800505e:	bf00      	nop
 8005060:	20000078 	.word	0x20000078

08005064 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005064:	b530      	push	{r4, r5, lr}
 8005066:	b085      	sub	sp, #20
 8005068:	4604      	mov	r4, r0
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800506a:	4b16      	ldr	r3, [pc, #88]	; (80050c4 <SPI_EndRxTxTransaction+0x60>)
 800506c:	6818      	ldr	r0, [r3, #0]
 800506e:	4b16      	ldr	r3, [pc, #88]	; (80050c8 <SPI_EndRxTxTransaction+0x64>)
 8005070:	fba3 3000 	umull	r3, r0, r3, r0
 8005074:	0d40      	lsrs	r0, r0, #21
 8005076:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800507a:	fb05 f000 	mul.w	r0, r5, r0
 800507e:	9003      	str	r0, [sp, #12]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005080:	6863      	ldr	r3, [r4, #4]
 8005082:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005086:	d00b      	beq.n	80050a0 <SPI_EndRxTxTransaction+0x3c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005088:	9b03      	ldr	r3, [sp, #12]
 800508a:	b1bb      	cbz	r3, 80050bc <SPI_EndRxTxTransaction+0x58>
      {
        break;
      }
      count--;
 800508c:	9b03      	ldr	r3, [sp, #12]
 800508e:	3b01      	subs	r3, #1
 8005090:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005092:	6823      	ldr	r3, [r4, #0]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	f013 0f80 	tst.w	r3, #128	; 0x80
 800509a:	d1f5      	bne.n	8005088 <SPI_EndRxTxTransaction+0x24>
  }

  return HAL_OK;
 800509c:	2000      	movs	r0, #0
 800509e:	e00e      	b.n	80050be <SPI_EndRxTxTransaction+0x5a>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050a0:	9200      	str	r2, [sp, #0]
 80050a2:	460b      	mov	r3, r1
 80050a4:	2200      	movs	r2, #0
 80050a6:	2180      	movs	r1, #128	; 0x80
 80050a8:	4620      	mov	r0, r4
 80050aa:	f7ff ff73 	bl	8004f94 <SPI_WaitFlagStateUntilTimeout>
 80050ae:	b130      	cbz	r0, 80050be <SPI_EndRxTxTransaction+0x5a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050b0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80050b2:	f043 0320 	orr.w	r3, r3, #32
 80050b6:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 80050b8:	2003      	movs	r0, #3
 80050ba:	e000      	b.n	80050be <SPI_EndRxTxTransaction+0x5a>
  return HAL_OK;
 80050bc:	2000      	movs	r0, #0
}
 80050be:	b005      	add	sp, #20
 80050c0:	bd30      	pop	{r4, r5, pc}
 80050c2:	bf00      	nop
 80050c4:	20000078 	.word	0x20000078
 80050c8:	165e9f81 	.word	0x165e9f81

080050cc <SPI_EndRxTransaction>:
{
 80050cc:	b510      	push	{r4, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	4604      	mov	r4, r0
 80050d2:	460b      	mov	r3, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050d4:	6841      	ldr	r1, [r0, #4]
 80050d6:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80050da:	d014      	beq.n	8005106 <SPI_EndRxTransaction+0x3a>
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050dc:	6861      	ldr	r1, [r4, #4]
 80050de:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
 80050e2:	d12a      	bne.n	800513a <SPI_EndRxTransaction+0x6e>
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80050e4:	68a1      	ldr	r1, [r4, #8]
 80050e6:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80050ea:	d019      	beq.n	8005120 <SPI_EndRxTransaction+0x54>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050ec:	9200      	str	r2, [sp, #0]
 80050ee:	2200      	movs	r2, #0
 80050f0:	2180      	movs	r1, #128	; 0x80
 80050f2:	4620      	mov	r0, r4
 80050f4:	f7ff ff4e 	bl	8004f94 <SPI_WaitFlagStateUntilTimeout>
 80050f8:	b330      	cbz	r0, 8005148 <SPI_EndRxTransaction+0x7c>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80050fc:	f043 0320 	orr.w	r3, r3, #32
 8005100:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8005102:	2003      	movs	r0, #3
 8005104:	e020      	b.n	8005148 <SPI_EndRxTransaction+0x7c>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005106:	6881      	ldr	r1, [r0, #8]
 8005108:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800510c:	d002      	beq.n	8005114 <SPI_EndRxTransaction+0x48>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800510e:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005112:	d1e3      	bne.n	80050dc <SPI_EndRxTransaction+0x10>
    __HAL_SPI_DISABLE(hspi);
 8005114:	6820      	ldr	r0, [r4, #0]
 8005116:	6801      	ldr	r1, [r0, #0]
 8005118:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 800511c:	6001      	str	r1, [r0, #0]
 800511e:	e7dd      	b.n	80050dc <SPI_EndRxTransaction+0x10>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005120:	9200      	str	r2, [sp, #0]
 8005122:	2200      	movs	r2, #0
 8005124:	2101      	movs	r1, #1
 8005126:	4620      	mov	r0, r4
 8005128:	f7ff ff34 	bl	8004f94 <SPI_WaitFlagStateUntilTimeout>
 800512c:	b160      	cbz	r0, 8005148 <SPI_EndRxTransaction+0x7c>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800512e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005130:	f043 0320 	orr.w	r3, r3, #32
 8005134:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 8005136:	2003      	movs	r0, #3
 8005138:	e006      	b.n	8005148 <SPI_EndRxTransaction+0x7c>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800513a:	9200      	str	r2, [sp, #0]
 800513c:	2200      	movs	r2, #0
 800513e:	2101      	movs	r1, #1
 8005140:	4620      	mov	r0, r4
 8005142:	f7ff ff27 	bl	8004f94 <SPI_WaitFlagStateUntilTimeout>
 8005146:	b908      	cbnz	r0, 800514c <SPI_EndRxTransaction+0x80>
}
 8005148:	b002      	add	sp, #8
 800514a:	bd10      	pop	{r4, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800514c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800514e:	f043 0320 	orr.w	r3, r3, #32
 8005152:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8005154:	2003      	movs	r0, #3
 8005156:	e7f7      	b.n	8005148 <SPI_EndRxTransaction+0x7c>

08005158 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005158:	2800      	cmp	r0, #0
 800515a:	d05a      	beq.n	8005212 <HAL_SPI_Init+0xba>
{
 800515c:	b510      	push	{r4, lr}
 800515e:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005160:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8005162:	b933      	cbnz	r3, 8005172 <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005164:	6843      	ldr	r3, [r0, #4]
 8005166:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800516a:	d005      	beq.n	8005178 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800516c:	2300      	movs	r3, #0
 800516e:	61c3      	str	r3, [r0, #28]
 8005170:	e002      	b.n	8005178 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005172:	2300      	movs	r3, #0
 8005174:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005176:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005178:	2300      	movs	r3, #0
 800517a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800517c:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8005180:	2b00      	cmp	r3, #0
 8005182:	d040      	beq.n	8005206 <HAL_SPI_Init+0xae>
  hspi->State = HAL_SPI_STATE_BUSY;
 8005184:	2302      	movs	r3, #2
 8005186:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 800518a:	6822      	ldr	r2, [r4, #0]
 800518c:	6813      	ldr	r3, [r2, #0]
 800518e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005192:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005194:	6863      	ldr	r3, [r4, #4]
 8005196:	f403 7382 	and.w	r3, r3, #260	; 0x104
 800519a:	68a2      	ldr	r2, [r4, #8]
 800519c:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 80051a0:	4313      	orrs	r3, r2
 80051a2:	68e2      	ldr	r2, [r4, #12]
 80051a4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80051a8:	4313      	orrs	r3, r2
 80051aa:	6922      	ldr	r2, [r4, #16]
 80051ac:	f002 0202 	and.w	r2, r2, #2
 80051b0:	4313      	orrs	r3, r2
 80051b2:	6962      	ldr	r2, [r4, #20]
 80051b4:	f002 0201 	and.w	r2, r2, #1
 80051b8:	4313      	orrs	r3, r2
 80051ba:	69a2      	ldr	r2, [r4, #24]
 80051bc:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80051c0:	4313      	orrs	r3, r2
 80051c2:	69e2      	ldr	r2, [r4, #28]
 80051c4:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80051c8:	4313      	orrs	r3, r2
 80051ca:	6a22      	ldr	r2, [r4, #32]
 80051cc:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80051d0:	4313      	orrs	r3, r2
 80051d2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80051d4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80051d8:	6821      	ldr	r1, [r4, #0]
 80051da:	4313      	orrs	r3, r2
 80051dc:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80051de:	8b63      	ldrh	r3, [r4, #26]
 80051e0:	f003 0304 	and.w	r3, r3, #4
 80051e4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80051e6:	f002 0210 	and.w	r2, r2, #16
 80051ea:	6821      	ldr	r1, [r4, #0]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051f0:	6822      	ldr	r2, [r4, #0]
 80051f2:	69d3      	ldr	r3, [r2, #28]
 80051f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051f8:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051fa:	2000      	movs	r0, #0
 80051fc:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80051fe:	2301      	movs	r3, #1
 8005200:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
}
 8005204:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8005206:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 800520a:	4620      	mov	r0, r4
 800520c:	f7fc ff48 	bl	80020a0 <HAL_SPI_MspInit>
 8005210:	e7b8      	b.n	8005184 <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8005212:	2001      	movs	r0, #1
}
 8005214:	4770      	bx	lr

08005216 <HAL_SPI_DeInit>:
  if (hspi == NULL)
 8005216:	b190      	cbz	r0, 800523e <HAL_SPI_DeInit+0x28>
{
 8005218:	b510      	push	{r4, lr}
 800521a:	4604      	mov	r4, r0
  hspi->State = HAL_SPI_STATE_BUSY;
 800521c:	2302      	movs	r3, #2
 800521e:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8005222:	6802      	ldr	r2, [r0, #0]
 8005224:	6813      	ldr	r3, [r2, #0]
 8005226:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800522a:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 800522c:	f7fc ff70 	bl	8002110 <HAL_SPI_MspDeInit>
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005230:	2000      	movs	r0, #0
 8005232:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8005234:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005238:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
}
 800523c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800523e:	2001      	movs	r0, #1
}
 8005240:	4770      	bx	lr

08005242 <HAL_SPI_Transmit>:
{
 8005242:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005246:	b083      	sub	sp, #12
 8005248:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 800524a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800524e:	2b01      	cmp	r3, #1
 8005250:	f000 80cc 	beq.w	80053ec <HAL_SPI_Transmit+0x1aa>
 8005254:	4604      	mov	r4, r0
 8005256:	4688      	mov	r8, r1
 8005258:	4691      	mov	r9, r2
 800525a:	2301      	movs	r3, #1
 800525c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8005260:	f7fd f8f2 	bl	8002448 <HAL_GetTick>
 8005264:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8005266:	f894 6051 	ldrb.w	r6, [r4, #81]	; 0x51
 800526a:	b2f6      	uxtb	r6, r6
 800526c:	2e01      	cmp	r6, #1
 800526e:	f040 80aa 	bne.w	80053c6 <HAL_SPI_Transmit+0x184>
  if ((pData == NULL) || (Size == 0U))
 8005272:	f1b8 0f00 	cmp.w	r8, #0
 8005276:	f000 80a7 	beq.w	80053c8 <HAL_SPI_Transmit+0x186>
 800527a:	f1b9 0f00 	cmp.w	r9, #0
 800527e:	f000 80a3 	beq.w	80053c8 <HAL_SPI_Transmit+0x186>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005282:	2303      	movs	r3, #3
 8005284:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005288:	2300      	movs	r3, #0
 800528a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800528c:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005290:	f8a4 9034 	strh.w	r9, [r4, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005294:	f8a4 9036 	strh.w	r9, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005298:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800529a:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800529c:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800529e:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 80052a0:	6423      	str	r3, [r4, #64]	; 0x40
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052a2:	68a3      	ldr	r3, [r4, #8]
 80052a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052a8:	d01e      	beq.n	80052e8 <HAL_SPI_Transmit+0xa6>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	f012 0f40 	tst.w	r2, #64	; 0x40
 80052b2:	d103      	bne.n	80052bc <HAL_SPI_Transmit+0x7a>
    __HAL_SPI_ENABLE(hspi);
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80052ba:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80052bc:	68e3      	ldr	r3, [r4, #12]
 80052be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052c2:	d01c      	beq.n	80052fe <HAL_SPI_Transmit+0xbc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052c4:	6863      	ldr	r3, [r4, #4]
 80052c6:	b113      	cbz	r3, 80052ce <HAL_SPI_Transmit+0x8c>
 80052c8:	f1b9 0f01 	cmp.w	r9, #1
 80052cc:	d152      	bne.n	8005374 <HAL_SPI_Transmit+0x132>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052ce:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80052d0:	6823      	ldr	r3, [r4, #0]
 80052d2:	7812      	ldrb	r2, [r2, #0]
 80052d4:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80052d8:	3301      	adds	r3, #1
 80052da:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80052dc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80052de:	b29b      	uxth	r3, r3
 80052e0:	3b01      	subs	r3, #1
 80052e2:	b29b      	uxth	r3, r3
 80052e4:	86e3      	strh	r3, [r4, #54]	; 0x36
 80052e6:	e045      	b.n	8005374 <HAL_SPI_Transmit+0x132>
    __HAL_SPI_DISABLE(hspi);
 80052e8:	6822      	ldr	r2, [r4, #0]
 80052ea:	6813      	ldr	r3, [r2, #0]
 80052ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052f0:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 80052f2:	6822      	ldr	r2, [r4, #0]
 80052f4:	6813      	ldr	r3, [r2, #0]
 80052f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80052fa:	6013      	str	r3, [r2, #0]
 80052fc:	e7d5      	b.n	80052aa <HAL_SPI_Transmit+0x68>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052fe:	6863      	ldr	r3, [r4, #4]
 8005300:	b113      	cbz	r3, 8005308 <HAL_SPI_Transmit+0xc6>
 8005302:	f1b9 0f01 	cmp.w	r9, #1
 8005306:	d116      	bne.n	8005336 <HAL_SPI_Transmit+0xf4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005308:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800530a:	6823      	ldr	r3, [r4, #0]
 800530c:	8812      	ldrh	r2, [r2, #0]
 800530e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005310:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005312:	3302      	adds	r3, #2
 8005314:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8005316:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005318:	b29b      	uxth	r3, r3
 800531a:	3b01      	subs	r3, #1
 800531c:	b29b      	uxth	r3, r3
 800531e:	86e3      	strh	r3, [r4, #54]	; 0x36
 8005320:	e009      	b.n	8005336 <HAL_SPI_Transmit+0xf4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005322:	f7fd f891 	bl	8002448 <HAL_GetTick>
 8005326:	1bc0      	subs	r0, r0, r7
 8005328:	42a8      	cmp	r0, r5
 800532a:	d302      	bcc.n	8005332 <HAL_SPI_Transmit+0xf0>
 800532c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005330:	d154      	bne.n	80053dc <HAL_SPI_Transmit+0x19a>
 8005332:	2d00      	cmp	r5, #0
 8005334:	d054      	beq.n	80053e0 <HAL_SPI_Transmit+0x19e>
    while (hspi->TxXferCount > 0U)
 8005336:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005338:	b29b      	uxth	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d02e      	beq.n	800539c <HAL_SPI_Transmit+0x15a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800533e:	6823      	ldr	r3, [r4, #0]
 8005340:	689a      	ldr	r2, [r3, #8]
 8005342:	f012 0f02 	tst.w	r2, #2
 8005346:	d0ec      	beq.n	8005322 <HAL_SPI_Transmit+0xe0>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005348:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800534a:	8812      	ldrh	r2, [r2, #0]
 800534c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800534e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005350:	3302      	adds	r3, #2
 8005352:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005354:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005356:	b29b      	uxth	r3, r3
 8005358:	3b01      	subs	r3, #1
 800535a:	b29b      	uxth	r3, r3
 800535c:	86e3      	strh	r3, [r4, #54]	; 0x36
 800535e:	e7ea      	b.n	8005336 <HAL_SPI_Transmit+0xf4>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005360:	f7fd f872 	bl	8002448 <HAL_GetTick>
 8005364:	1bc0      	subs	r0, r0, r7
 8005366:	42a8      	cmp	r0, r5
 8005368:	d302      	bcc.n	8005370 <HAL_SPI_Transmit+0x12e>
 800536a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800536e:	d139      	bne.n	80053e4 <HAL_SPI_Transmit+0x1a2>
 8005370:	2d00      	cmp	r5, #0
 8005372:	d039      	beq.n	80053e8 <HAL_SPI_Transmit+0x1a6>
    while (hspi->TxXferCount > 0U)
 8005374:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005376:	b29b      	uxth	r3, r3
 8005378:	b183      	cbz	r3, 800539c <HAL_SPI_Transmit+0x15a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800537a:	6823      	ldr	r3, [r4, #0]
 800537c:	689a      	ldr	r2, [r3, #8]
 800537e:	f012 0f02 	tst.w	r2, #2
 8005382:	d0ed      	beq.n	8005360 <HAL_SPI_Transmit+0x11e>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005384:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005386:	7812      	ldrb	r2, [r2, #0]
 8005388:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800538a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800538c:	3301      	adds	r3, #1
 800538e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005390:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8005392:	b292      	uxth	r2, r2
 8005394:	3a01      	subs	r2, #1
 8005396:	b292      	uxth	r2, r2
 8005398:	86e2      	strh	r2, [r4, #54]	; 0x36
 800539a:	e7eb      	b.n	8005374 <HAL_SPI_Transmit+0x132>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800539c:	463a      	mov	r2, r7
 800539e:	4629      	mov	r1, r5
 80053a0:	4620      	mov	r0, r4
 80053a2:	f7ff fe5f 	bl	8005064 <SPI_EndRxTxTransaction>
 80053a6:	b108      	cbz	r0, 80053ac <HAL_SPI_Transmit+0x16a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053a8:	2320      	movs	r3, #32
 80053aa:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053ac:	68a3      	ldr	r3, [r4, #8]
 80053ae:	b933      	cbnz	r3, 80053be <HAL_SPI_Transmit+0x17c>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053b0:	9301      	str	r3, [sp, #4]
 80053b2:	6823      	ldr	r3, [r4, #0]
 80053b4:	68da      	ldr	r2, [r3, #12]
 80053b6:	9201      	str	r2, [sp, #4]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	9301      	str	r3, [sp, #4]
 80053bc:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80053be:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80053c0:	b913      	cbnz	r3, 80053c8 <HAL_SPI_Transmit+0x186>
  HAL_StatusTypeDef errorcode = HAL_OK;
 80053c2:	2600      	movs	r6, #0
 80053c4:	e000      	b.n	80053c8 <HAL_SPI_Transmit+0x186>
    errorcode = HAL_BUSY;
 80053c6:	2602      	movs	r6, #2
  hspi->State = HAL_SPI_STATE_READY;
 80053c8:	2301      	movs	r3, #1
 80053ca:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80053ce:	2300      	movs	r3, #0
 80053d0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80053d4:	4630      	mov	r0, r6
 80053d6:	b003      	add	sp, #12
 80053d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          errorcode = HAL_TIMEOUT;
 80053dc:	2603      	movs	r6, #3
 80053de:	e7f3      	b.n	80053c8 <HAL_SPI_Transmit+0x186>
 80053e0:	2603      	movs	r6, #3
 80053e2:	e7f1      	b.n	80053c8 <HAL_SPI_Transmit+0x186>
          errorcode = HAL_TIMEOUT;
 80053e4:	2603      	movs	r6, #3
 80053e6:	e7ef      	b.n	80053c8 <HAL_SPI_Transmit+0x186>
 80053e8:	2603      	movs	r6, #3
 80053ea:	e7ed      	b.n	80053c8 <HAL_SPI_Transmit+0x186>
  __HAL_LOCK(hspi);
 80053ec:	2602      	movs	r6, #2
 80053ee:	e7f1      	b.n	80053d4 <HAL_SPI_Transmit+0x192>

080053f0 <HAL_SPI_TransmitReceive>:
{
 80053f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80053f4:	b083      	sub	sp, #12
 80053f6:	461f      	mov	r7, r3
 80053f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  __HAL_LOCK(hspi);
 80053fa:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80053fe:	2b01      	cmp	r3, #1
 8005400:	f000 8110 	beq.w	8005624 <HAL_SPI_TransmitReceive+0x234>
 8005404:	4604      	mov	r4, r0
 8005406:	4688      	mov	r8, r1
 8005408:	4691      	mov	r9, r2
 800540a:	2301      	movs	r3, #1
 800540c:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8005410:	f7fd f81a 	bl	8002448 <HAL_GetTick>
 8005414:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8005416:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 800541a:	b2db      	uxtb	r3, r3
  tmp_mode            = hspi->Init.Mode;
 800541c:	6862      	ldr	r2, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800541e:	2b01      	cmp	r3, #1
 8005420:	d00a      	beq.n	8005438 <HAL_SPI_TransmitReceive+0x48>
 8005422:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8005426:	f040 80e3 	bne.w	80055f0 <HAL_SPI_TransmitReceive+0x200>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800542a:	68a2      	ldr	r2, [r4, #8]
 800542c:	2a00      	cmp	r2, #0
 800542e:	f040 80e9 	bne.w	8005604 <HAL_SPI_TransmitReceive+0x214>
 8005432:	2b04      	cmp	r3, #4
 8005434:	f040 80e8 	bne.w	8005608 <HAL_SPI_TransmitReceive+0x218>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005438:	f1b8 0f00 	cmp.w	r8, #0
 800543c:	f000 80e6 	beq.w	800560c <HAL_SPI_TransmitReceive+0x21c>
 8005440:	f1b9 0f00 	cmp.w	r9, #0
 8005444:	f000 80e4 	beq.w	8005610 <HAL_SPI_TransmitReceive+0x220>
 8005448:	2f00      	cmp	r7, #0
 800544a:	f000 80e3 	beq.w	8005614 <HAL_SPI_TransmitReceive+0x224>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800544e:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8005452:	b2db      	uxtb	r3, r3
 8005454:	2b04      	cmp	r3, #4
 8005456:	d002      	beq.n	800545e <HAL_SPI_TransmitReceive+0x6e>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005458:	2305      	movs	r3, #5
 800545a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800545e:	2300      	movs	r3, #0
 8005460:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005462:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005466:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005468:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800546a:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferCount = Size;
 800546e:	86e7      	strh	r7, [r4, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005470:	86a7      	strh	r7, [r4, #52]	; 0x34
  hspi->RxISR       = NULL;
 8005472:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005474:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005476:	6823      	ldr	r3, [r4, #0]
 8005478:	681a      	ldr	r2, [r3, #0]
 800547a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800547e:	d103      	bne.n	8005488 <HAL_SPI_TransmitReceive+0x98>
    __HAL_SPI_ENABLE(hspi);
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005486:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005488:	68e3      	ldr	r3, [r4, #12]
 800548a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800548e:	d011      	beq.n	80054b4 <HAL_SPI_TransmitReceive+0xc4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005490:	6863      	ldr	r3, [r4, #4]
 8005492:	b10b      	cbz	r3, 8005498 <HAL_SPI_TransmitReceive+0xa8>
 8005494:	2f01      	cmp	r7, #1
 8005496:	d10b      	bne.n	80054b0 <HAL_SPI_TransmitReceive+0xc0>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005498:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800549a:	6823      	ldr	r3, [r4, #0]
 800549c:	7812      	ldrb	r2, [r2, #0]
 800549e:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80054a0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80054a2:	3301      	adds	r3, #1
 80054a4:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80054a6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80054a8:	b29b      	uxth	r3, r3
 80054aa:	3b01      	subs	r3, #1
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80054b0:	2701      	movs	r7, #1
 80054b2:	e06b      	b.n	800558c <HAL_SPI_TransmitReceive+0x19c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80054b4:	6863      	ldr	r3, [r4, #4]
 80054b6:	b10b      	cbz	r3, 80054bc <HAL_SPI_TransmitReceive+0xcc>
 80054b8:	2f01      	cmp	r7, #1
 80054ba:	d10b      	bne.n	80054d4 <HAL_SPI_TransmitReceive+0xe4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054bc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80054be:	6823      	ldr	r3, [r4, #0]
 80054c0:	8812      	ldrh	r2, [r2, #0]
 80054c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054c4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80054c6:	3302      	adds	r3, #2
 80054c8:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80054ca:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80054cc:	b29b      	uxth	r3, r3
 80054ce:	3b01      	subs	r3, #1
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80054d4:	2701      	movs	r7, #1
 80054d6:	e01c      	b.n	8005512 <HAL_SPI_TransmitReceive+0x122>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80054d8:	6823      	ldr	r3, [r4, #0]
 80054da:	689a      	ldr	r2, [r3, #8]
 80054dc:	f012 0f01 	tst.w	r2, #1
 80054e0:	d00e      	beq.n	8005500 <HAL_SPI_TransmitReceive+0x110>
 80054e2:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80054e4:	b292      	uxth	r2, r2
 80054e6:	b15a      	cbz	r2, 8005500 <HAL_SPI_TransmitReceive+0x110>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80054e8:	68da      	ldr	r2, [r3, #12]
 80054ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80054ec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80054ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80054f0:	3302      	adds	r3, #2
 80054f2:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80054f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	3b01      	subs	r3, #1
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80054fe:	2701      	movs	r7, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005500:	f7fc ffa2 	bl	8002448 <HAL_GetTick>
 8005504:	1b80      	subs	r0, r0, r6
 8005506:	42a8      	cmp	r0, r5
 8005508:	d303      	bcc.n	8005512 <HAL_SPI_TransmitReceive+0x122>
 800550a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800550e:	f040 8083 	bne.w	8005618 <HAL_SPI_TransmitReceive+0x228>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005512:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005514:	b29b      	uxth	r3, r3
 8005516:	b91b      	cbnz	r3, 8005520 <HAL_SPI_TransmitReceive+0x130>
 8005518:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800551a:	b29b      	uxth	r3, r3
 800551c:	2b00      	cmp	r3, #0
 800551e:	d053      	beq.n	80055c8 <HAL_SPI_TransmitReceive+0x1d8>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005520:	6823      	ldr	r3, [r4, #0]
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	f012 0f02 	tst.w	r2, #2
 8005528:	d0d6      	beq.n	80054d8 <HAL_SPI_TransmitReceive+0xe8>
 800552a:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800552c:	b292      	uxth	r2, r2
 800552e:	2a00      	cmp	r2, #0
 8005530:	d0d2      	beq.n	80054d8 <HAL_SPI_TransmitReceive+0xe8>
 8005532:	2f00      	cmp	r7, #0
 8005534:	d0d0      	beq.n	80054d8 <HAL_SPI_TransmitReceive+0xe8>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005536:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8005538:	8812      	ldrh	r2, [r2, #0]
 800553a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800553c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800553e:	3302      	adds	r3, #2
 8005540:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8005542:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005544:	b29b      	uxth	r3, r3
 8005546:	3b01      	subs	r3, #1
 8005548:	b29b      	uxth	r3, r3
 800554a:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 800554c:	2700      	movs	r7, #0
 800554e:	e7c3      	b.n	80054d8 <HAL_SPI_TransmitReceive+0xe8>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005550:	6823      	ldr	r3, [r4, #0]
 8005552:	689a      	ldr	r2, [r3, #8]
 8005554:	f012 0f01 	tst.w	r2, #1
 8005558:	d00e      	beq.n	8005578 <HAL_SPI_TransmitReceive+0x188>
 800555a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800555c:	b292      	uxth	r2, r2
 800555e:	b15a      	cbz	r2, 8005578 <HAL_SPI_TransmitReceive+0x188>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005560:	68da      	ldr	r2, [r3, #12]
 8005562:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005564:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005566:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005568:	3301      	adds	r3, #1
 800556a:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800556c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800556e:	b29b      	uxth	r3, r3
 8005570:	3b01      	subs	r3, #1
 8005572:	b29b      	uxth	r3, r3
 8005574:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8005576:	2701      	movs	r7, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005578:	f7fc ff66 	bl	8002448 <HAL_GetTick>
 800557c:	1b83      	subs	r3, r0, r6
 800557e:	42ab      	cmp	r3, r5
 8005580:	d302      	bcc.n	8005588 <HAL_SPI_TransmitReceive+0x198>
 8005582:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005586:	d149      	bne.n	800561c <HAL_SPI_TransmitReceive+0x22c>
 8005588:	2d00      	cmp	r5, #0
 800558a:	d049      	beq.n	8005620 <HAL_SPI_TransmitReceive+0x230>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800558c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800558e:	b29b      	uxth	r3, r3
 8005590:	b913      	cbnz	r3, 8005598 <HAL_SPI_TransmitReceive+0x1a8>
 8005592:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005594:	b29b      	uxth	r3, r3
 8005596:	b1bb      	cbz	r3, 80055c8 <HAL_SPI_TransmitReceive+0x1d8>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005598:	6823      	ldr	r3, [r4, #0]
 800559a:	689a      	ldr	r2, [r3, #8]
 800559c:	f012 0f02 	tst.w	r2, #2
 80055a0:	d0d6      	beq.n	8005550 <HAL_SPI_TransmitReceive+0x160>
 80055a2:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80055a4:	b292      	uxth	r2, r2
 80055a6:	2a00      	cmp	r2, #0
 80055a8:	d0d2      	beq.n	8005550 <HAL_SPI_TransmitReceive+0x160>
 80055aa:	2f00      	cmp	r7, #0
 80055ac:	d0d0      	beq.n	8005550 <HAL_SPI_TransmitReceive+0x160>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80055ae:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80055b0:	7812      	ldrb	r2, [r2, #0]
 80055b2:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 80055b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80055b6:	3301      	adds	r3, #1
 80055b8:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80055ba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80055bc:	b29b      	uxth	r3, r3
 80055be:	3b01      	subs	r3, #1
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 80055c4:	2700      	movs	r7, #0
 80055c6:	e7c3      	b.n	8005550 <HAL_SPI_TransmitReceive+0x160>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80055c8:	4632      	mov	r2, r6
 80055ca:	4629      	mov	r1, r5
 80055cc:	4620      	mov	r0, r4
 80055ce:	f7ff fd49 	bl	8005064 <SPI_EndRxTxTransaction>
 80055d2:	b948      	cbnz	r0, 80055e8 <HAL_SPI_TransmitReceive+0x1f8>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80055d4:	68a3      	ldr	r3, [r4, #8]
 80055d6:	b963      	cbnz	r3, 80055f2 <HAL_SPI_TransmitReceive+0x202>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80055d8:	9301      	str	r3, [sp, #4]
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	68da      	ldr	r2, [r3, #12]
 80055de:	9201      	str	r2, [sp, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	9301      	str	r3, [sp, #4]
 80055e4:	9b01      	ldr	r3, [sp, #4]
 80055e6:	e004      	b.n	80055f2 <HAL_SPI_TransmitReceive+0x202>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80055e8:	2320      	movs	r3, #32
 80055ea:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 80055ec:	2001      	movs	r0, #1
    goto error;
 80055ee:	e000      	b.n	80055f2 <HAL_SPI_TransmitReceive+0x202>
    errorcode = HAL_BUSY;
 80055f0:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80055f2:	2301      	movs	r3, #1
 80055f4:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80055f8:	2300      	movs	r3, #0
 80055fa:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80055fe:	b003      	add	sp, #12
 8005600:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_BUSY;
 8005604:	2002      	movs	r0, #2
 8005606:	e7f4      	b.n	80055f2 <HAL_SPI_TransmitReceive+0x202>
 8005608:	2002      	movs	r0, #2
 800560a:	e7f2      	b.n	80055f2 <HAL_SPI_TransmitReceive+0x202>
    errorcode = HAL_ERROR;
 800560c:	2001      	movs	r0, #1
 800560e:	e7f0      	b.n	80055f2 <HAL_SPI_TransmitReceive+0x202>
 8005610:	2001      	movs	r0, #1
 8005612:	e7ee      	b.n	80055f2 <HAL_SPI_TransmitReceive+0x202>
 8005614:	2001      	movs	r0, #1
 8005616:	e7ec      	b.n	80055f2 <HAL_SPI_TransmitReceive+0x202>
        errorcode = HAL_TIMEOUT;
 8005618:	2003      	movs	r0, #3
 800561a:	e7ea      	b.n	80055f2 <HAL_SPI_TransmitReceive+0x202>
        errorcode = HAL_TIMEOUT;
 800561c:	2003      	movs	r0, #3
 800561e:	e7e8      	b.n	80055f2 <HAL_SPI_TransmitReceive+0x202>
 8005620:	2003      	movs	r0, #3
 8005622:	e7e6      	b.n	80055f2 <HAL_SPI_TransmitReceive+0x202>
  __HAL_LOCK(hspi);
 8005624:	2002      	movs	r0, #2
 8005626:	e7ea      	b.n	80055fe <HAL_SPI_TransmitReceive+0x20e>

08005628 <HAL_SPI_Receive>:
{
 8005628:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800562c:	b083      	sub	sp, #12
 800562e:	4604      	mov	r4, r0
 8005630:	4688      	mov	r8, r1
 8005632:	4691      	mov	r9, r2
 8005634:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005636:	6843      	ldr	r3, [r0, #4]
 8005638:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800563c:	d038      	beq.n	80056b0 <HAL_SPI_Receive+0x88>
  __HAL_LOCK(hspi);
 800563e:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8005642:	2b01      	cmp	r3, #1
 8005644:	f000 80a8 	beq.w	8005798 <HAL_SPI_Receive+0x170>
 8005648:	2301      	movs	r3, #1
 800564a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 800564e:	f7fc fefb 	bl	8002448 <HAL_GetTick>
 8005652:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8005654:	f894 6051 	ldrb.w	r6, [r4, #81]	; 0x51
 8005658:	b2f6      	uxtb	r6, r6
 800565a:	2e01      	cmp	r6, #1
 800565c:	f040 8089 	bne.w	8005772 <HAL_SPI_Receive+0x14a>
  if ((pData == NULL) || (Size == 0U))
 8005660:	f1b8 0f00 	cmp.w	r8, #0
 8005664:	f000 8086 	beq.w	8005774 <HAL_SPI_Receive+0x14c>
 8005668:	f1b9 0f00 	cmp.w	r9, #0
 800566c:	f000 8082 	beq.w	8005774 <HAL_SPI_Receive+0x14c>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005670:	2304      	movs	r3, #4
 8005672:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005676:	2300      	movs	r3, #0
 8005678:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800567a:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800567e:	f8a4 903c 	strh.w	r9, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005682:	f8a4 903e 	strh.w	r9, [r4, #62]	; 0x3e
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005686:	6323      	str	r3, [r4, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005688:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800568a:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxISR       = NULL;
 800568c:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 800568e:	6463      	str	r3, [r4, #68]	; 0x44
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005690:	68a3      	ldr	r3, [r4, #8]
 8005692:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005696:	d018      	beq.n	80056ca <HAL_SPI_Receive+0xa2>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005698:	6823      	ldr	r3, [r4, #0]
 800569a:	681a      	ldr	r2, [r3, #0]
 800569c:	f012 0f40 	tst.w	r2, #64	; 0x40
 80056a0:	d103      	bne.n	80056aa <HAL_SPI_Receive+0x82>
    __HAL_SPI_ENABLE(hspi);
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056a8:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80056aa:	68e3      	ldr	r3, [r4, #12]
 80056ac:	b313      	cbz	r3, 80056f4 <HAL_SPI_Receive+0xcc>
 80056ae:	e040      	b.n	8005732 <HAL_SPI_Receive+0x10a>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80056b0:	6883      	ldr	r3, [r0, #8]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1c3      	bne.n	800563e <HAL_SPI_Receive+0x16>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80056b6:	2304      	movs	r3, #4
 80056b8:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80056bc:	9500      	str	r5, [sp, #0]
 80056be:	4613      	mov	r3, r2
 80056c0:	460a      	mov	r2, r1
 80056c2:	f7ff fe95 	bl	80053f0 <HAL_SPI_TransmitReceive>
 80056c6:	4606      	mov	r6, r0
 80056c8:	e05a      	b.n	8005780 <HAL_SPI_Receive+0x158>
    __HAL_SPI_DISABLE(hspi);
 80056ca:	6822      	ldr	r2, [r4, #0]
 80056cc:	6813      	ldr	r3, [r2, #0]
 80056ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056d2:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 80056d4:	6822      	ldr	r2, [r4, #0]
 80056d6:	6813      	ldr	r3, [r2, #0]
 80056d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80056dc:	6013      	str	r3, [r2, #0]
 80056de:	e7db      	b.n	8005698 <HAL_SPI_Receive+0x70>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80056e0:	f7fc feb2 	bl	8002448 <HAL_GetTick>
 80056e4:	1bc0      	subs	r0, r0, r7
 80056e6:	42a8      	cmp	r0, r5
 80056e8:	d302      	bcc.n	80056f0 <HAL_SPI_Receive+0xc8>
 80056ea:	f1b5 3fff 	cmp.w	r5, #4294967295
 80056ee:	d14b      	bne.n	8005788 <HAL_SPI_Receive+0x160>
 80056f0:	2d00      	cmp	r5, #0
 80056f2:	d04b      	beq.n	800578c <HAL_SPI_Receive+0x164>
    while (hspi->RxXferCount > 0U)
 80056f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80056f6:	b29b      	uxth	r3, r3
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d02e      	beq.n	800575a <HAL_SPI_Receive+0x132>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80056fc:	6823      	ldr	r3, [r4, #0]
 80056fe:	689a      	ldr	r2, [r3, #8]
 8005700:	f012 0f01 	tst.w	r2, #1
 8005704:	d0ec      	beq.n	80056e0 <HAL_SPI_Receive+0xb8>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005706:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005708:	7b1b      	ldrb	r3, [r3, #12]
 800570a:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800570c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800570e:	3301      	adds	r3, #1
 8005710:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8005712:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005714:	b29b      	uxth	r3, r3
 8005716:	3b01      	subs	r3, #1
 8005718:	b29b      	uxth	r3, r3
 800571a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800571c:	e7ea      	b.n	80056f4 <HAL_SPI_Receive+0xcc>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800571e:	f7fc fe93 	bl	8002448 <HAL_GetTick>
 8005722:	1bc0      	subs	r0, r0, r7
 8005724:	42a8      	cmp	r0, r5
 8005726:	d302      	bcc.n	800572e <HAL_SPI_Receive+0x106>
 8005728:	f1b5 3fff 	cmp.w	r5, #4294967295
 800572c:	d130      	bne.n	8005790 <HAL_SPI_Receive+0x168>
 800572e:	2d00      	cmp	r5, #0
 8005730:	d030      	beq.n	8005794 <HAL_SPI_Receive+0x16c>
    while (hspi->RxXferCount > 0U)
 8005732:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8005734:	b29b      	uxth	r3, r3
 8005736:	b183      	cbz	r3, 800575a <HAL_SPI_Receive+0x132>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005738:	6823      	ldr	r3, [r4, #0]
 800573a:	689a      	ldr	r2, [r3, #8]
 800573c:	f012 0f01 	tst.w	r2, #1
 8005740:	d0ed      	beq.n	800571e <HAL_SPI_Receive+0xf6>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005742:	68da      	ldr	r2, [r3, #12]
 8005744:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005746:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005748:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800574a:	3302      	adds	r3, #2
 800574c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800574e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8005750:	b292      	uxth	r2, r2
 8005752:	3a01      	subs	r2, #1
 8005754:	b292      	uxth	r2, r2
 8005756:	87e2      	strh	r2, [r4, #62]	; 0x3e
 8005758:	e7eb      	b.n	8005732 <HAL_SPI_Receive+0x10a>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800575a:	463a      	mov	r2, r7
 800575c:	4629      	mov	r1, r5
 800575e:	4620      	mov	r0, r4
 8005760:	f7ff fcb4 	bl	80050cc <SPI_EndRxTransaction>
 8005764:	b108      	cbz	r0, 800576a <HAL_SPI_Receive+0x142>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005766:	2320      	movs	r3, #32
 8005768:	6563      	str	r3, [r4, #84]	; 0x54
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800576a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800576c:	b913      	cbnz	r3, 8005774 <HAL_SPI_Receive+0x14c>
  HAL_StatusTypeDef errorcode = HAL_OK;
 800576e:	2600      	movs	r6, #0
 8005770:	e000      	b.n	8005774 <HAL_SPI_Receive+0x14c>
    errorcode = HAL_BUSY;
 8005772:	2602      	movs	r6, #2
  hspi->State = HAL_SPI_STATE_READY;
 8005774:	2301      	movs	r3, #1
 8005776:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800577a:	2300      	movs	r3, #0
 800577c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8005780:	4630      	mov	r0, r6
 8005782:	b003      	add	sp, #12
 8005784:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          errorcode = HAL_TIMEOUT;
 8005788:	2603      	movs	r6, #3
 800578a:	e7f3      	b.n	8005774 <HAL_SPI_Receive+0x14c>
 800578c:	2603      	movs	r6, #3
 800578e:	e7f1      	b.n	8005774 <HAL_SPI_Receive+0x14c>
          errorcode = HAL_TIMEOUT;
 8005790:	2603      	movs	r6, #3
 8005792:	e7ef      	b.n	8005774 <HAL_SPI_Receive+0x14c>
 8005794:	2603      	movs	r6, #3
 8005796:	e7ed      	b.n	8005774 <HAL_SPI_Receive+0x14c>
  __HAL_LOCK(hspi);
 8005798:	2602      	movs	r6, #2
 800579a:	e7f1      	b.n	8005780 <HAL_SPI_Receive+0x158>

0800579c <HAL_SPI_GetState>:
  return hspi->State;
 800579c:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 80057a0:	4770      	bx	lr

080057a2 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057a2:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057a4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057a6:	6a05      	ldr	r5, [r0, #32]
 80057a8:	f025 0501 	bic.w	r5, r5, #1
 80057ac:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057ae:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057b0:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057b4:	ea44 1402 	orr.w	r4, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057b8:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80057bc:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057be:	6184      	str	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 80057c0:	6203      	str	r3, [r0, #32]
}
 80057c2:	bc30      	pop	{r4, r5}
 80057c4:	4770      	bx	lr

080057c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057c6:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057c8:	6a05      	ldr	r5, [r0, #32]
 80057ca:	f025 0510 	bic.w	r5, r5, #16
 80057ce:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057d0:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80057d2:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057d4:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057d8:	ea44 3402 	orr.w	r4, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057dc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80057e0:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057e4:	6184      	str	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 80057e6:	6203      	str	r3, [r0, #32]
}
 80057e8:	bc30      	pop	{r4, r5}
 80057ea:	4770      	bx	lr

080057ec <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057ec:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057f2:	430b      	orrs	r3, r1
 80057f4:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057f8:	6083      	str	r3, [r0, #8]
}
 80057fa:	4770      	bx	lr

080057fc <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80057fc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005800:	b2db      	uxtb	r3, r3
 8005802:	2b01      	cmp	r3, #1
 8005804:	d137      	bne.n	8005876 <HAL_TIM_Base_Start_IT+0x7a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005806:	2302      	movs	r3, #2
 8005808:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800580c:	6802      	ldr	r2, [r0, #0]
 800580e:	68d3      	ldr	r3, [r2, #12]
 8005810:	f043 0301 	orr.w	r3, r3, #1
 8005814:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005816:	6803      	ldr	r3, [r0, #0]
 8005818:	4a19      	ldr	r2, [pc, #100]	; (8005880 <HAL_TIM_Base_Start_IT+0x84>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d020      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x64>
 800581e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005822:	d01d      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x64>
 8005824:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005828:	4293      	cmp	r3, r2
 800582a:	d019      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x64>
 800582c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005830:	4293      	cmp	r3, r2
 8005832:	d015      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x64>
 8005834:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005838:	4293      	cmp	r3, r2
 800583a:	d011      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x64>
 800583c:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8005840:	4293      	cmp	r3, r2
 8005842:	d00d      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x64>
 8005844:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8005848:	4293      	cmp	r3, r2
 800584a:	d009      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x64>
 800584c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005850:	4293      	cmp	r3, r2
 8005852:	d005      	beq.n	8005860 <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	f042 0201 	orr.w	r2, r2, #1
 800585a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800585c:	2000      	movs	r0, #0
 800585e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005860:	689a      	ldr	r2, [r3, #8]
 8005862:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005866:	2a06      	cmp	r2, #6
 8005868:	d007      	beq.n	800587a <HAL_TIM_Base_Start_IT+0x7e>
      __HAL_TIM_ENABLE(htim);
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	f042 0201 	orr.w	r2, r2, #1
 8005870:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005872:	2000      	movs	r0, #0
 8005874:	4770      	bx	lr
    return HAL_ERROR;
 8005876:	2001      	movs	r0, #1
 8005878:	4770      	bx	lr
  return HAL_OK;
 800587a:	2000      	movs	r0, #0
}
 800587c:	4770      	bx	lr
 800587e:	bf00      	nop
 8005880:	40010000 	.word	0x40010000

08005884 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8005884:	4770      	bx	lr

08005886 <HAL_TIM_IC_CaptureCallback>:
}
 8005886:	4770      	bx	lr

08005888 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8005888:	4770      	bx	lr

0800588a <HAL_TIM_TriggerCallback>:
}
 800588a:	4770      	bx	lr

0800588c <HAL_TIM_IRQHandler>:
{
 800588c:	b510      	push	{r4, lr}
 800588e:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005890:	6803      	ldr	r3, [r0, #0]
 8005892:	691a      	ldr	r2, [r3, #16]
 8005894:	f012 0f02 	tst.w	r2, #2
 8005898:	d011      	beq.n	80058be <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800589a:	68da      	ldr	r2, [r3, #12]
 800589c:	f012 0f02 	tst.w	r2, #2
 80058a0:	d00d      	beq.n	80058be <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058a2:	f06f 0202 	mvn.w	r2, #2
 80058a6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058a8:	2301      	movs	r3, #1
 80058aa:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058ac:	6803      	ldr	r3, [r0, #0]
 80058ae:	699b      	ldr	r3, [r3, #24]
 80058b0:	f013 0f03 	tst.w	r3, #3
 80058b4:	d070      	beq.n	8005998 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 80058b6:	f7ff ffe6 	bl	8005886 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ba:	2300      	movs	r3, #0
 80058bc:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80058be:	6823      	ldr	r3, [r4, #0]
 80058c0:	691a      	ldr	r2, [r3, #16]
 80058c2:	f012 0f04 	tst.w	r2, #4
 80058c6:	d012      	beq.n	80058ee <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80058c8:	68da      	ldr	r2, [r3, #12]
 80058ca:	f012 0f04 	tst.w	r2, #4
 80058ce:	d00e      	beq.n	80058ee <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058d0:	f06f 0204 	mvn.w	r2, #4
 80058d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058d6:	2302      	movs	r3, #2
 80058d8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	699b      	ldr	r3, [r3, #24]
 80058de:	f413 7f40 	tst.w	r3, #768	; 0x300
 80058e2:	d05f      	beq.n	80059a4 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 80058e4:	4620      	mov	r0, r4
 80058e6:	f7ff ffce 	bl	8005886 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058ea:	2300      	movs	r3, #0
 80058ec:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80058ee:	6823      	ldr	r3, [r4, #0]
 80058f0:	691a      	ldr	r2, [r3, #16]
 80058f2:	f012 0f08 	tst.w	r2, #8
 80058f6:	d012      	beq.n	800591e <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80058f8:	68da      	ldr	r2, [r3, #12]
 80058fa:	f012 0f08 	tst.w	r2, #8
 80058fe:	d00e      	beq.n	800591e <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005900:	f06f 0208 	mvn.w	r2, #8
 8005904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005906:	2304      	movs	r3, #4
 8005908:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800590a:	6823      	ldr	r3, [r4, #0]
 800590c:	69db      	ldr	r3, [r3, #28]
 800590e:	f013 0f03 	tst.w	r3, #3
 8005912:	d04e      	beq.n	80059b2 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8005914:	4620      	mov	r0, r4
 8005916:	f7ff ffb6 	bl	8005886 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800591a:	2300      	movs	r3, #0
 800591c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800591e:	6823      	ldr	r3, [r4, #0]
 8005920:	691a      	ldr	r2, [r3, #16]
 8005922:	f012 0f10 	tst.w	r2, #16
 8005926:	d012      	beq.n	800594e <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005928:	68da      	ldr	r2, [r3, #12]
 800592a:	f012 0f10 	tst.w	r2, #16
 800592e:	d00e      	beq.n	800594e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005930:	f06f 0210 	mvn.w	r2, #16
 8005934:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005936:	2308      	movs	r3, #8
 8005938:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800593a:	6823      	ldr	r3, [r4, #0]
 800593c:	69db      	ldr	r3, [r3, #28]
 800593e:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005942:	d03d      	beq.n	80059c0 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 8005944:	4620      	mov	r0, r4
 8005946:	f7ff ff9e 	bl	8005886 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800594a:	2300      	movs	r3, #0
 800594c:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800594e:	6823      	ldr	r3, [r4, #0]
 8005950:	691a      	ldr	r2, [r3, #16]
 8005952:	f012 0f01 	tst.w	r2, #1
 8005956:	d003      	beq.n	8005960 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005958:	68da      	ldr	r2, [r3, #12]
 800595a:	f012 0f01 	tst.w	r2, #1
 800595e:	d136      	bne.n	80059ce <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005960:	6823      	ldr	r3, [r4, #0]
 8005962:	691a      	ldr	r2, [r3, #16]
 8005964:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005968:	d003      	beq.n	8005972 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800596a:	68da      	ldr	r2, [r3, #12]
 800596c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005970:	d134      	bne.n	80059dc <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005972:	6823      	ldr	r3, [r4, #0]
 8005974:	691a      	ldr	r2, [r3, #16]
 8005976:	f012 0f40 	tst.w	r2, #64	; 0x40
 800597a:	d003      	beq.n	8005984 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800597c:	68da      	ldr	r2, [r3, #12]
 800597e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005982:	d132      	bne.n	80059ea <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005984:	6823      	ldr	r3, [r4, #0]
 8005986:	691a      	ldr	r2, [r3, #16]
 8005988:	f012 0f20 	tst.w	r2, #32
 800598c:	d003      	beq.n	8005996 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	f012 0f20 	tst.w	r2, #32
 8005994:	d130      	bne.n	80059f8 <HAL_TIM_IRQHandler+0x16c>
}
 8005996:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005998:	f7ff ff74 	bl	8005884 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800599c:	4620      	mov	r0, r4
 800599e:	f7ff ff73 	bl	8005888 <HAL_TIM_PWM_PulseFinishedCallback>
 80059a2:	e78a      	b.n	80058ba <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059a4:	4620      	mov	r0, r4
 80059a6:	f7ff ff6d 	bl	8005884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059aa:	4620      	mov	r0, r4
 80059ac:	f7ff ff6c 	bl	8005888 <HAL_TIM_PWM_PulseFinishedCallback>
 80059b0:	e79b      	b.n	80058ea <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059b2:	4620      	mov	r0, r4
 80059b4:	f7ff ff66 	bl	8005884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059b8:	4620      	mov	r0, r4
 80059ba:	f7ff ff65 	bl	8005888 <HAL_TIM_PWM_PulseFinishedCallback>
 80059be:	e7ac      	b.n	800591a <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059c0:	4620      	mov	r0, r4
 80059c2:	f7ff ff5f 	bl	8005884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059c6:	4620      	mov	r0, r4
 80059c8:	f7ff ff5e 	bl	8005888 <HAL_TIM_PWM_PulseFinishedCallback>
 80059cc:	e7bd      	b.n	800594a <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059ce:	f06f 0201 	mvn.w	r2, #1
 80059d2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80059d4:	4620      	mov	r0, r4
 80059d6:	f7fb ff4f 	bl	8001878 <HAL_TIM_PeriodElapsedCallback>
 80059da:	e7c1      	b.n	8005960 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80059dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80059e0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80059e2:	4620      	mov	r0, r4
 80059e4:	f000 f971 	bl	8005cca <HAL_TIMEx_BreakCallback>
 80059e8:	e7c3      	b.n	8005972 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80059ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80059ee:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80059f0:	4620      	mov	r0, r4
 80059f2:	f7ff ff4a 	bl	800588a <HAL_TIM_TriggerCallback>
 80059f6:	e7c5      	b.n	8005984 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80059f8:	f06f 0220 	mvn.w	r2, #32
 80059fc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80059fe:	4620      	mov	r0, r4
 8005a00:	f000 f962 	bl	8005cc8 <HAL_TIMEx_CommutCallback>
}
 8005a04:	e7c7      	b.n	8005996 <HAL_TIM_IRQHandler+0x10a>
	...

08005a08 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8005a08:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a0a:	4a30      	ldr	r2, [pc, #192]	; (8005acc <TIM_Base_SetConfig+0xc4>)
 8005a0c:	4290      	cmp	r0, r2
 8005a0e:	d012      	beq.n	8005a36 <TIM_Base_SetConfig+0x2e>
 8005a10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005a14:	d00f      	beq.n	8005a36 <TIM_Base_SetConfig+0x2e>
 8005a16:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005a1a:	4290      	cmp	r0, r2
 8005a1c:	d00b      	beq.n	8005a36 <TIM_Base_SetConfig+0x2e>
 8005a1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a22:	4290      	cmp	r0, r2
 8005a24:	d007      	beq.n	8005a36 <TIM_Base_SetConfig+0x2e>
 8005a26:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a2a:	4290      	cmp	r0, r2
 8005a2c:	d003      	beq.n	8005a36 <TIM_Base_SetConfig+0x2e>
 8005a2e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8005a32:	4290      	cmp	r0, r2
 8005a34:	d103      	bne.n	8005a3e <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005a3a:	684a      	ldr	r2, [r1, #4]
 8005a3c:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a3e:	4a23      	ldr	r2, [pc, #140]	; (8005acc <TIM_Base_SetConfig+0xc4>)
 8005a40:	4290      	cmp	r0, r2
 8005a42:	d02a      	beq.n	8005a9a <TIM_Base_SetConfig+0x92>
 8005a44:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005a48:	d027      	beq.n	8005a9a <TIM_Base_SetConfig+0x92>
 8005a4a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005a4e:	4290      	cmp	r0, r2
 8005a50:	d023      	beq.n	8005a9a <TIM_Base_SetConfig+0x92>
 8005a52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a56:	4290      	cmp	r0, r2
 8005a58:	d01f      	beq.n	8005a9a <TIM_Base_SetConfig+0x92>
 8005a5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a5e:	4290      	cmp	r0, r2
 8005a60:	d01b      	beq.n	8005a9a <TIM_Base_SetConfig+0x92>
 8005a62:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8005a66:	4290      	cmp	r0, r2
 8005a68:	d017      	beq.n	8005a9a <TIM_Base_SetConfig+0x92>
 8005a6a:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8005a6e:	4290      	cmp	r0, r2
 8005a70:	d013      	beq.n	8005a9a <TIM_Base_SetConfig+0x92>
 8005a72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a76:	4290      	cmp	r0, r2
 8005a78:	d00f      	beq.n	8005a9a <TIM_Base_SetConfig+0x92>
 8005a7a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a7e:	4290      	cmp	r0, r2
 8005a80:	d00b      	beq.n	8005a9a <TIM_Base_SetConfig+0x92>
 8005a82:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8005a86:	4290      	cmp	r0, r2
 8005a88:	d007      	beq.n	8005a9a <TIM_Base_SetConfig+0x92>
 8005a8a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a8e:	4290      	cmp	r0, r2
 8005a90:	d003      	beq.n	8005a9a <TIM_Base_SetConfig+0x92>
 8005a92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005a96:	4290      	cmp	r0, r2
 8005a98:	d103      	bne.n	8005aa2 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a9e:	68ca      	ldr	r2, [r1, #12]
 8005aa0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005aa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005aa6:	694a      	ldr	r2, [r1, #20]
 8005aa8:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005aaa:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005aac:	688b      	ldr	r3, [r1, #8]
 8005aae:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005ab0:	680b      	ldr	r3, [r1, #0]
 8005ab2:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ab4:	4b05      	ldr	r3, [pc, #20]	; (8005acc <TIM_Base_SetConfig+0xc4>)
 8005ab6:	4298      	cmp	r0, r3
 8005ab8:	d003      	beq.n	8005ac2 <TIM_Base_SetConfig+0xba>
 8005aba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005abe:	4298      	cmp	r0, r3
 8005ac0:	d101      	bne.n	8005ac6 <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
 8005ac2:	690b      	ldr	r3, [r1, #16]
 8005ac4:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	6143      	str	r3, [r0, #20]
}
 8005aca:	4770      	bx	lr
 8005acc:	40010000 	.word	0x40010000

08005ad0 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005ad0:	b340      	cbz	r0, 8005b24 <HAL_TIM_Base_Init+0x54>
{
 8005ad2:	b510      	push	{r4, lr}
 8005ad4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005ad6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005ada:	b1f3      	cbz	r3, 8005b1a <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005adc:	2302      	movs	r3, #2
 8005ade:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ae2:	4621      	mov	r1, r4
 8005ae4:	f851 0b04 	ldr.w	r0, [r1], #4
 8005ae8:	f7ff ff8e 	bl	8005a08 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005aec:	2301      	movs	r3, #1
 8005aee:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005af2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005af6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005afa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005afe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b02:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005b06:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b0a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005b0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005b12:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005b16:	2000      	movs	r0, #0
}
 8005b18:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005b1a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005b1e:	f7fc fb0f 	bl	8002140 <HAL_TIM_Base_MspInit>
 8005b22:	e7db      	b.n	8005adc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8005b24:	2001      	movs	r0, #1
}
 8005b26:	4770      	bx	lr

08005b28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b28:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b2a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b2c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b30:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005b34:	430a      	orrs	r2, r1
 8005b36:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b38:	6082      	str	r2, [r0, #8]
}
 8005b3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005b40:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d078      	beq.n	8005c3a <HAL_TIM_ConfigClockSource+0xfa>
{
 8005b48:	b510      	push	{r4, lr}
 8005b4a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005b52:	2302      	movs	r3, #2
 8005b54:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8005b58:	6802      	ldr	r2, [r0, #0]
 8005b5a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b5c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005b60:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8005b64:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8005b66:	680b      	ldr	r3, [r1, #0]
 8005b68:	2b60      	cmp	r3, #96	; 0x60
 8005b6a:	d04c      	beq.n	8005c06 <HAL_TIM_ConfigClockSource+0xc6>
 8005b6c:	d829      	bhi.n	8005bc2 <HAL_TIM_ConfigClockSource+0x82>
 8005b6e:	2b40      	cmp	r3, #64	; 0x40
 8005b70:	d054      	beq.n	8005c1c <HAL_TIM_ConfigClockSource+0xdc>
 8005b72:	d90c      	bls.n	8005b8e <HAL_TIM_ConfigClockSource+0x4e>
 8005b74:	2b50      	cmp	r3, #80	; 0x50
 8005b76:	d122      	bne.n	8005bbe <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b78:	68ca      	ldr	r2, [r1, #12]
 8005b7a:	6849      	ldr	r1, [r1, #4]
 8005b7c:	6800      	ldr	r0, [r0, #0]
 8005b7e:	f7ff fe10 	bl	80057a2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b82:	2150      	movs	r1, #80	; 0x50
 8005b84:	6820      	ldr	r0, [r4, #0]
 8005b86:	f7ff fe31 	bl	80057ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005b8a:	2000      	movs	r0, #0
      break;
 8005b8c:	e005      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8005b8e:	2b20      	cmp	r3, #32
 8005b90:	d00d      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x6e>
 8005b92:	d909      	bls.n	8005ba8 <HAL_TIM_ConfigClockSource+0x68>
 8005b94:	2b30      	cmp	r3, #48	; 0x30
 8005b96:	d00a      	beq.n	8005bae <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 8005b98:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005ba6:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8005ba8:	b10b      	cbz	r3, 8005bae <HAL_TIM_ConfigClockSource+0x6e>
 8005baa:	2b10      	cmp	r3, #16
 8005bac:	d105      	bne.n	8005bba <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005bae:	4619      	mov	r1, r3
 8005bb0:	6820      	ldr	r0, [r4, #0]
 8005bb2:	f7ff fe1b 	bl	80057ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005bb6:	2000      	movs	r0, #0
      break;
 8005bb8:	e7ef      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8005bba:	2001      	movs	r0, #1
 8005bbc:	e7ed      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x5a>
 8005bbe:	2001      	movs	r0, #1
 8005bc0:	e7eb      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8005bc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bc6:	d034      	beq.n	8005c32 <HAL_TIM_ConfigClockSource+0xf2>
 8005bc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bcc:	d10c      	bne.n	8005be8 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 8005bce:	68cb      	ldr	r3, [r1, #12]
 8005bd0:	684a      	ldr	r2, [r1, #4]
 8005bd2:	6889      	ldr	r1, [r1, #8]
 8005bd4:	6800      	ldr	r0, [r0, #0]
 8005bd6:	f7ff ffa7 	bl	8005b28 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005bda:	6822      	ldr	r2, [r4, #0]
 8005bdc:	6893      	ldr	r3, [r2, #8]
 8005bde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005be2:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005be4:	2000      	movs	r0, #0
      break;
 8005be6:	e7d8      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8005be8:	2b70      	cmp	r3, #112	; 0x70
 8005bea:	d124      	bne.n	8005c36 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8005bec:	68cb      	ldr	r3, [r1, #12]
 8005bee:	684a      	ldr	r2, [r1, #4]
 8005bf0:	6889      	ldr	r1, [r1, #8]
 8005bf2:	6800      	ldr	r0, [r0, #0]
 8005bf4:	f7ff ff98 	bl	8005b28 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005bf8:	6822      	ldr	r2, [r4, #0]
 8005bfa:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005bfc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005c00:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005c02:	2000      	movs	r0, #0
      break;
 8005c04:	e7c9      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c06:	68ca      	ldr	r2, [r1, #12]
 8005c08:	6849      	ldr	r1, [r1, #4]
 8005c0a:	6800      	ldr	r0, [r0, #0]
 8005c0c:	f7ff fddb 	bl	80057c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c10:	2160      	movs	r1, #96	; 0x60
 8005c12:	6820      	ldr	r0, [r4, #0]
 8005c14:	f7ff fdea 	bl	80057ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005c18:	2000      	movs	r0, #0
      break;
 8005c1a:	e7be      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c1c:	68ca      	ldr	r2, [r1, #12]
 8005c1e:	6849      	ldr	r1, [r1, #4]
 8005c20:	6800      	ldr	r0, [r0, #0]
 8005c22:	f7ff fdbe 	bl	80057a2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c26:	2140      	movs	r1, #64	; 0x40
 8005c28:	6820      	ldr	r0, [r4, #0]
 8005c2a:	f7ff fddf 	bl	80057ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005c2e:	2000      	movs	r0, #0
      break;
 8005c30:	e7b3      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8005c32:	2000      	movs	r0, #0
 8005c34:	e7b1      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8005c36:	2001      	movs	r0, #1
 8005c38:	e7af      	b.n	8005b9a <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8005c3a:	2002      	movs	r0, #2
}
 8005c3c:	4770      	bx	lr
	...

08005c40 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c40:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d03b      	beq.n	8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0x80>
{
 8005c48:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c50:	2302      	movs	r3, #2
 8005c52:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c56:	6803      	ldr	r3, [r0, #0]
 8005c58:	685c      	ldr	r4, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c5a:	689d      	ldr	r5, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c5c:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c60:	680a      	ldr	r2, [r1, #0]
 8005c62:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c66:	6803      	ldr	r3, [r0, #0]
 8005c68:	4a16      	ldr	r2, [pc, #88]	; (8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0x84>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d01a      	beq.n	8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c72:	d017      	beq.n	8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005c74:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d013      	beq.n	8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005c7c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d00f      	beq.n	8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005c84:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d00b      	beq.n	8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005c8c:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d007      	beq.n	8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005c94:	f502 5270 	add.w	r2, r2, #15360	; 0x3c00
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d003      	beq.n	8005ca4 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8005c9c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d104      	bne.n	8005cae <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ca4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ca8:	684a      	ldr	r2, [r1, #4]
 8005caa:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cac:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8005cba:	4618      	mov	r0, r3
}
 8005cbc:	bc30      	pop	{r4, r5}
 8005cbe:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005cc0:	2002      	movs	r0, #2
}
 8005cc2:	4770      	bx	lr
 8005cc4:	40010000 	.word	0x40010000

08005cc8 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005cc8:	4770      	bx	lr

08005cca <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cca:	4770      	bx	lr

08005ccc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ccc:	b570      	push	{r4, r5, r6, lr}
 8005cce:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005cd0:	6802      	ldr	r2, [r0, #0]
 8005cd2:	6913      	ldr	r3, [r2, #16]
 8005cd4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005cd8:	68c1      	ldr	r1, [r0, #12]
 8005cda:	430b      	orrs	r3, r1
 8005cdc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005cde:	6883      	ldr	r3, [r0, #8]
 8005ce0:	6902      	ldr	r2, [r0, #16]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	6942      	ldr	r2, [r0, #20]
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	69c2      	ldr	r2, [r0, #28]
 8005cea:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8005cec:	6801      	ldr	r1, [r0, #0]
 8005cee:	68cb      	ldr	r3, [r1, #12]
 8005cf0:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005cf4:	f023 030c 	bic.w	r3, r3, #12
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005cfc:	6802      	ldr	r2, [r0, #0]
 8005cfe:	6953      	ldr	r3, [r2, #20]
 8005d00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d04:	6981      	ldr	r1, [r0, #24]
 8005d06:	430b      	orrs	r3, r1
 8005d08:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d0a:	6803      	ldr	r3, [r0, #0]
 8005d0c:	4a34      	ldr	r2, [pc, #208]	; (8005de0 <UART_SetConfig+0x114>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d006      	beq.n	8005d20 <UART_SetConfig+0x54>
 8005d12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d002      	beq.n	8005d20 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d1a:	f7fe ff6b 	bl	8004bf4 <HAL_RCC_GetPCLK1Freq>
 8005d1e:	e001      	b.n	8005d24 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005d20:	f7fe ff78 	bl	8004c14 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d24:	69e3      	ldr	r3, [r4, #28]
 8005d26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d2a:	d02a      	beq.n	8005d82 <UART_SetConfig+0xb6>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d2c:	2600      	movs	r6, #0
 8005d2e:	1805      	adds	r5, r0, r0
 8005d30:	eb46 0106 	adc.w	r1, r6, r6
 8005d34:	182d      	adds	r5, r5, r0
 8005d36:	eb46 0101 	adc.w	r1, r6, r1
 8005d3a:	00cb      	lsls	r3, r1, #3
 8005d3c:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005d40:	00ea      	lsls	r2, r5, #3
 8005d42:	4615      	mov	r5, r2
 8005d44:	4619      	mov	r1, r3
 8005d46:	6863      	ldr	r3, [r4, #4]
 8005d48:	009a      	lsls	r2, r3, #2
 8005d4a:	0f9b      	lsrs	r3, r3, #30
 8005d4c:	1828      	adds	r0, r5, r0
 8005d4e:	eb46 0101 	adc.w	r1, r6, r1
 8005d52:	f7fa fa9d 	bl	8000290 <__aeabi_uldivmod>
 8005d56:	4d23      	ldr	r5, [pc, #140]	; (8005de4 <UART_SetConfig+0x118>)
 8005d58:	fba5 3200 	umull	r3, r2, r5, r0
 8005d5c:	0951      	lsrs	r1, r2, #5
 8005d5e:	2364      	movs	r3, #100	; 0x64
 8005d60:	fb03 0311 	mls	r3, r3, r1, r0
 8005d64:	011b      	lsls	r3, r3, #4
 8005d66:	3332      	adds	r3, #50	; 0x32
 8005d68:	fba5 2303 	umull	r2, r3, r5, r3
 8005d6c:	095b      	lsrs	r3, r3, #5
 8005d6e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005d72:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8005d76:	f003 030f 	and.w	r3, r3, #15
 8005d7a:	6821      	ldr	r1, [r4, #0]
 8005d7c:	4413      	add	r3, r2
 8005d7e:	608b      	str	r3, [r1, #8]
  }
}
 8005d80:	bd70      	pop	{r4, r5, r6, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005d82:	2600      	movs	r6, #0
 8005d84:	1805      	adds	r5, r0, r0
 8005d86:	eb46 0106 	adc.w	r1, r6, r6
 8005d8a:	182d      	adds	r5, r5, r0
 8005d8c:	eb46 0101 	adc.w	r1, r6, r1
 8005d90:	00cb      	lsls	r3, r1, #3
 8005d92:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8005d96:	00ea      	lsls	r2, r5, #3
 8005d98:	4615      	mov	r5, r2
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	6862      	ldr	r2, [r4, #4]
 8005d9e:	4633      	mov	r3, r6
 8005da0:	1892      	adds	r2, r2, r2
 8005da2:	eb46 0303 	adc.w	r3, r6, r3
 8005da6:	1828      	adds	r0, r5, r0
 8005da8:	eb46 0101 	adc.w	r1, r6, r1
 8005dac:	f7fa fa70 	bl	8000290 <__aeabi_uldivmod>
 8005db0:	4d0c      	ldr	r5, [pc, #48]	; (8005de4 <UART_SetConfig+0x118>)
 8005db2:	fba5 3200 	umull	r3, r2, r5, r0
 8005db6:	0951      	lsrs	r1, r2, #5
 8005db8:	2364      	movs	r3, #100	; 0x64
 8005dba:	fb03 0311 	mls	r3, r3, r1, r0
 8005dbe:	00db      	lsls	r3, r3, #3
 8005dc0:	3332      	adds	r3, #50	; 0x32
 8005dc2:	fba5 2303 	umull	r2, r3, r5, r3
 8005dc6:	095b      	lsrs	r3, r3, #5
 8005dc8:	005a      	lsls	r2, r3, #1
 8005dca:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 8005dce:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8005dd2:	f003 0307 	and.w	r3, r3, #7
 8005dd6:	6821      	ldr	r1, [r4, #0]
 8005dd8:	4413      	add	r3, r2
 8005dda:	608b      	str	r3, [r1, #8]
 8005ddc:	e7d0      	b.n	8005d80 <UART_SetConfig+0xb4>
 8005dde:	bf00      	nop
 8005de0:	40011000 	.word	0x40011000
 8005de4:	51eb851f 	.word	0x51eb851f

08005de8 <HAL_UART_Init>:
  if (huart == NULL)
 8005de8:	b358      	cbz	r0, 8005e42 <HAL_UART_Init+0x5a>
{
 8005dea:	b510      	push	{r4, lr}
 8005dec:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8005dee:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005df2:	b30b      	cbz	r3, 8005e38 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8005df4:	2324      	movs	r3, #36	; 0x24
 8005df6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 8005dfa:	6822      	ldr	r2, [r4, #0]
 8005dfc:	68d3      	ldr	r3, [r2, #12]
 8005dfe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e02:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8005e04:	4620      	mov	r0, r4
 8005e06:	f7ff ff61 	bl	8005ccc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e0a:	6822      	ldr	r2, [r4, #0]
 8005e0c:	6913      	ldr	r3, [r2, #16]
 8005e0e:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005e12:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e14:	6822      	ldr	r2, [r4, #0]
 8005e16:	6953      	ldr	r3, [r2, #20]
 8005e18:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8005e1c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8005e1e:	6822      	ldr	r2, [r4, #0]
 8005e20:	68d3      	ldr	r3, [r2, #12]
 8005e22:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005e26:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e28:	2000      	movs	r0, #0
 8005e2a:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005e2c:	2320      	movs	r3, #32
 8005e2e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005e32:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 8005e36:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8005e38:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8005e3c:	f7fc f998 	bl	8002170 <HAL_UART_MspInit>
 8005e40:	e7d8      	b.n	8005df4 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8005e42:	2001      	movs	r0, #1
}
 8005e44:	4770      	bx	lr

08005e46 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8005e46:	b430      	push	{r4, r5}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8005e48:	680b      	ldr	r3, [r1, #0]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d01a      	beq.n	8005e84 <FMC_SDRAM_Init+0x3e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8005e4e:	6802      	ldr	r2, [r0, #0]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8005e50:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8005e54:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005e58:	684b      	ldr	r3, [r1, #4]
                                               Init->RowBitsNumber      |\
 8005e5a:	688c      	ldr	r4, [r1, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005e5c:	4323      	orrs	r3, r4
                                               Init->MemoryDataWidth    |\
 8005e5e:	68cc      	ldr	r4, [r1, #12]
                                               Init->RowBitsNumber      |\
 8005e60:	4323      	orrs	r3, r4
                                               Init->InternalBankNumber |\
 8005e62:	690c      	ldr	r4, [r1, #16]
                                               Init->MemoryDataWidth    |\
 8005e64:	4323      	orrs	r3, r4
                                               Init->CASLatency         |\
 8005e66:	694c      	ldr	r4, [r1, #20]
                                               Init->InternalBankNumber |\
 8005e68:	4323      	orrs	r3, r4
                                               Init->WriteProtection    |\
 8005e6a:	698c      	ldr	r4, [r1, #24]
                                               Init->CASLatency         |\
 8005e6c:	4323      	orrs	r3, r4
                                               Init->SDClockPeriod      |\
 8005e6e:	69cc      	ldr	r4, [r1, #28]
                                               Init->WriteProtection    |\
 8005e70:	4323      	orrs	r3, r4
                                               Init->ReadBurst          |\
 8005e72:	6a0c      	ldr	r4, [r1, #32]
                                               Init->SDClockPeriod      |\
 8005e74:	4323      	orrs	r3, r4
                                               Init->ReadPipeDelay
 8005e76:	6a49      	ldr	r1, [r1, #36]	; 0x24
                                               Init->ReadBurst          |\
 8005e78:	430b      	orrs	r3, r1
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005e7a:	4313      	orrs	r3, r2
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8005e7c:	6003      	str	r3, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
  }  
  
  return HAL_OK;
}
 8005e7e:	2000      	movs	r0, #0
 8005e80:	bc30      	pop	{r4, r5}
 8005e82:	4770      	bx	lr
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8005e84:	6802      	ldr	r2, [r0, #0]
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8005e86:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8005e8a:	69cb      	ldr	r3, [r1, #28]
                        Init->ReadBurst          |\
 8005e8c:	6a0c      	ldr	r4, [r1, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8005e8e:	431c      	orrs	r4, r3
                        Init->ReadPipeDelay);  
 8005e90:	6a4b      	ldr	r3, [r1, #36]	; 0x24
                        Init->ReadBurst          |\
 8005e92:	431c      	orrs	r4, r3
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8005e94:	4314      	orrs	r4, r2
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8005e96:	6842      	ldr	r2, [r0, #4]
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8005e98:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8005e9c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005ea0:	684b      	ldr	r3, [r1, #4]
                       Init->RowBitsNumber      |\
 8005ea2:	688d      	ldr	r5, [r1, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005ea4:	432b      	orrs	r3, r5
                       Init->MemoryDataWidth    |\
 8005ea6:	68cd      	ldr	r5, [r1, #12]
                       Init->RowBitsNumber      |\
 8005ea8:	432b      	orrs	r3, r5
                       Init->InternalBankNumber |\
 8005eaa:	690d      	ldr	r5, [r1, #16]
                       Init->MemoryDataWidth    |\
 8005eac:	432b      	orrs	r3, r5
                       Init->CASLatency         |\
 8005eae:	694d      	ldr	r5, [r1, #20]
                       Init->InternalBankNumber |\
 8005eb0:	432b      	orrs	r3, r5
                       Init->WriteProtection);
 8005eb2:	6989      	ldr	r1, [r1, #24]
                       Init->CASLatency         |\
 8005eb4:	430b      	orrs	r3, r1
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005eb6:	4313      	orrs	r3, r2
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8005eb8:	6004      	str	r4, [r0, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8005eba:	6043      	str	r3, [r0, #4]
 8005ebc:	e7df      	b.n	8005e7e <FMC_SDRAM_Init+0x38>

08005ebe <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005ebe:	b430      	push	{r4, r5}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8005ec0:	2a01      	cmp	r2, #1
 8005ec2:	d021      	beq.n	8005f08 <FMC_SDRAM_Timing_Init+0x4a>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8005ec4:	6882      	ldr	r2, [r0, #8]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8005ec6:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8005eca:	680b      	ldr	r3, [r1, #0]
 8005ecc:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8005ece:	684c      	ldr	r4, [r1, #4]
 8005ed0:	3c01      	subs	r4, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8005ed2:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8005ed6:	688c      	ldr	r4, [r1, #8]
 8005ed8:	3c01      	subs	r4, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8005eda:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8005ede:	68cc      	ldr	r4, [r1, #12]
 8005ee0:	3c01      	subs	r4, #1
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8005ee2:	ea43 3304 	orr.w	r3, r3, r4, lsl #12
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8005ee6:	690c      	ldr	r4, [r1, #16]
 8005ee8:	3c01      	subs	r4, #1
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8005eea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8005eee:	694c      	ldr	r4, [r1, #20]
 8005ef0:	3c01      	subs	r4, #1
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8005ef2:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
                       (((Timing->RCDDelay)-1U) << 24U));
 8005ef6:	6989      	ldr	r1, [r1, #24]
 8005ef8:	3901      	subs	r1, #1
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8005efa:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005efe:	4313      	orrs	r3, r2
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8005f00:	6083      	str	r3, [r0, #8]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
  }
  return HAL_OK;
}
 8005f02:	2000      	movs	r0, #0
 8005f04:	bc30      	pop	{r4, r5}
 8005f06:	4770      	bx	lr
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8005f08:	6884      	ldr	r4, [r0, #8]
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8005f0a:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
 8005f0e:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8005f12:	68ca      	ldr	r2, [r1, #12]
 8005f14:	1e55      	subs	r5, r2, #1
                        (((Timing->RPDelay)-1U) << 20U)); 
 8005f16:	694b      	ldr	r3, [r1, #20]
 8005f18:	1e5a      	subs	r2, r3, #1
 8005f1a:	0512      	lsls	r2, r2, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8005f1c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
 8005f20:	4322      	orrs	r2, r4
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8005f22:	68c4      	ldr	r4, [r0, #12]
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8005f24:	f004 4470 	and.w	r4, r4, #4026531840	; 0xf0000000
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8005f28:	680b      	ldr	r3, [r1, #0]
 8005f2a:	3b01      	subs	r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8005f2c:	684d      	ldr	r5, [r1, #4]
 8005f2e:	3d01      	subs	r5, #1
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8005f30:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8005f34:	688d      	ldr	r5, [r1, #8]
 8005f36:	3d01      	subs	r5, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8005f38:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8005f3c:	690d      	ldr	r5, [r1, #16]
 8005f3e:	3d01      	subs	r5, #1
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8005f40:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8005f44:	6989      	ldr	r1, [r1, #24]
 8005f46:	3901      	subs	r1, #1
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8005f48:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005f4c:	4323      	orrs	r3, r4
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8005f4e:	6082      	str	r2, [r0, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8005f50:	60c3      	str	r3, [r0, #12]
 8005f52:	e7d6      	b.n	8005f02 <FMC_SDRAM_Timing_Init+0x44>

08005f54 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8005f54:	b570      	push	{r4, r5, r6, lr}
 8005f56:	b082      	sub	sp, #8
 8005f58:	4604      	mov	r4, r0
 8005f5a:	4615      	mov	r5, r2
  __IO uint32_t tmpr = 0U;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	9301      	str	r3, [sp, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8005f60:	680b      	ldr	r3, [r1, #0]
                    (Command->CommandTarget)                |\
 8005f62:	684a      	ldr	r2, [r1, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8005f64:	4313      	orrs	r3, r2
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8005f66:	688a      	ldr	r2, [r1, #8]
 8005f68:	3a01      	subs	r2, #1
                    (Command->CommandTarget)                |\
 8005f6a:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
                    ((Command->ModeRegisterDefinition) << 9U)
 8005f6e:	68ca      	ldr	r2, [r1, #12]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8005f70:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
 8005f74:	9301      	str	r3, [sp, #4]
                    );
    
  Device->SDCMR = tmpr;
 8005f76:	9b01      	ldr	r3, [sp, #4]
 8005f78:	6103      	str	r3, [r0, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005f7a:	f7fc fa65 	bl	8002448 <HAL_GetTick>
 8005f7e:	4606      	mov	r6, r0

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8005f80:	69a3      	ldr	r3, [r4, #24]
 8005f82:	f013 0f20 	tst.w	r3, #32
 8005f86:	d00a      	beq.n	8005f9e <FMC_SDRAM_SendCommand+0x4a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8005f88:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005f8c:	d0f8      	beq.n	8005f80 <FMC_SDRAM_SendCommand+0x2c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005f8e:	b125      	cbz	r5, 8005f9a <FMC_SDRAM_SendCommand+0x46>
 8005f90:	f7fc fa5a 	bl	8002448 <HAL_GetTick>
 8005f94:	1b80      	subs	r0, r0, r6
 8005f96:	42a8      	cmp	r0, r5
 8005f98:	d9f2      	bls.n	8005f80 <FMC_SDRAM_SendCommand+0x2c>
      {
        return HAL_TIMEOUT;
 8005f9a:	2003      	movs	r0, #3
 8005f9c:	e000      	b.n	8005fa0 <FMC_SDRAM_SendCommand+0x4c>
      }
    }
  }

  return HAL_OK;
 8005f9e:	2000      	movs	r0, #0
}
 8005fa0:	b002      	add	sp, #8
 8005fa2:	bd70      	pop	{r4, r5, r6, pc}

08005fa4 <FMC_SDRAM_ProgramRefreshRate>:
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8005fa4:	6943      	ldr	r3, [r0, #20]
 8005fa6:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8005faa:	6143      	str	r3, [r0, #20]
  
  return HAL_OK;   
}
 8005fac:	2000      	movs	r0, #0
 8005fae:	4770      	bx	lr

08005fb0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005fb0:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005fb6:	9b01      	ldr	r3, [sp, #4]
 8005fb8:	3301      	adds	r3, #1
 8005fba:	9301      	str	r3, [sp, #4]
 8005fbc:	4a0e      	ldr	r2, [pc, #56]	; (8005ff8 <USB_CoreReset+0x48>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d814      	bhi.n	8005fec <USB_CoreReset+0x3c>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005fc2:	6903      	ldr	r3, [r0, #16]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	daf6      	bge.n	8005fb6 <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005fcc:	6903      	ldr	r3, [r0, #16]
 8005fce:	f043 0301 	orr.w	r3, r3, #1
 8005fd2:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8005fd4:	9b01      	ldr	r3, [sp, #4]
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	9301      	str	r3, [sp, #4]
 8005fda:	4a07      	ldr	r2, [pc, #28]	; (8005ff8 <USB_CoreReset+0x48>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d808      	bhi.n	8005ff2 <USB_CoreReset+0x42>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005fe0:	6903      	ldr	r3, [r0, #16]
 8005fe2:	f013 0f01 	tst.w	r3, #1
 8005fe6:	d1f5      	bne.n	8005fd4 <USB_CoreReset+0x24>

  return HAL_OK;
 8005fe8:	2000      	movs	r0, #0
 8005fea:	e000      	b.n	8005fee <USB_CoreReset+0x3e>
      return HAL_TIMEOUT;
 8005fec:	2003      	movs	r0, #3
}
 8005fee:	b002      	add	sp, #8
 8005ff0:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005ff2:	2003      	movs	r0, #3
 8005ff4:	e7fb      	b.n	8005fee <USB_CoreReset+0x3e>
 8005ff6:	bf00      	nop
 8005ff8:	00030d40 	.word	0x00030d40

08005ffc <USB_CoreInit>:
{
 8005ffc:	b084      	sub	sp, #16
 8005ffe:	b510      	push	{r4, lr}
 8006000:	4604      	mov	r4, r0
 8006002:	a803      	add	r0, sp, #12
 8006004:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006008:	9b08      	ldr	r3, [sp, #32]
 800600a:	2b01      	cmp	r3, #1
 800600c:	d11f      	bne.n	800604e <USB_CoreInit+0x52>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800600e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006010:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006014:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006016:	68e3      	ldr	r3, [r4, #12]
 8006018:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800601c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006020:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006022:	68e3      	ldr	r3, [r4, #12]
 8006024:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006028:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 800602a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800602c:	2b01      	cmp	r3, #1
 800602e:	d009      	beq.n	8006044 <USB_CoreInit+0x48>
    ret = USB_CoreReset(USBx);
 8006030:	4620      	mov	r0, r4
 8006032:	f7ff ffbd 	bl	8005fb0 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8006036:	9b06      	ldr	r3, [sp, #24]
 8006038:	2b01      	cmp	r3, #1
 800603a:	d01b      	beq.n	8006074 <USB_CoreInit+0x78>
}
 800603c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006040:	b004      	add	sp, #16
 8006042:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006044:	68e3      	ldr	r3, [r4, #12]
 8006046:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800604a:	60e3      	str	r3, [r4, #12]
 800604c:	e7f0      	b.n	8006030 <USB_CoreInit+0x34>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800604e:	68e3      	ldr	r3, [r4, #12]
 8006050:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006054:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 8006056:	4620      	mov	r0, r4
 8006058:	f7ff ffaa 	bl	8005fb0 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 800605c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800605e:	b923      	cbnz	r3, 800606a <USB_CoreInit+0x6e>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006060:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006062:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006066:	63a3      	str	r3, [r4, #56]	; 0x38
 8006068:	e7e5      	b.n	8006036 <USB_CoreInit+0x3a>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800606a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800606c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006070:	63a3      	str	r3, [r4, #56]	; 0x38
 8006072:	e7e0      	b.n	8006036 <USB_CoreInit+0x3a>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006074:	68a3      	ldr	r3, [r4, #8]
 8006076:	f043 0306 	orr.w	r3, r3, #6
 800607a:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800607c:	68a3      	ldr	r3, [r4, #8]
 800607e:	f043 0320 	orr.w	r3, r3, #32
 8006082:	60a3      	str	r3, [r4, #8]
 8006084:	e7da      	b.n	800603c <USB_CoreInit+0x40>

08006086 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006086:	6883      	ldr	r3, [r0, #8]
 8006088:	f023 0301 	bic.w	r3, r3, #1
 800608c:	6083      	str	r3, [r0, #8]
}
 800608e:	2000      	movs	r0, #0
 8006090:	4770      	bx	lr
	...

08006094 <USB_FlushTxFifo>:
{
 8006094:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8006096:	2300      	movs	r3, #0
 8006098:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800609a:	0189      	lsls	r1, r1, #6
 800609c:	f041 0120 	orr.w	r1, r1, #32
 80060a0:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 80060a2:	9b01      	ldr	r3, [sp, #4]
 80060a4:	3301      	adds	r3, #1
 80060a6:	9301      	str	r3, [sp, #4]
 80060a8:	4a05      	ldr	r2, [pc, #20]	; (80060c0 <USB_FlushTxFifo+0x2c>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d805      	bhi.n	80060ba <USB_FlushTxFifo+0x26>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80060ae:	6903      	ldr	r3, [r0, #16]
 80060b0:	f013 0f20 	tst.w	r3, #32
 80060b4:	d1f5      	bne.n	80060a2 <USB_FlushTxFifo+0xe>
  return HAL_OK;
 80060b6:	2000      	movs	r0, #0
 80060b8:	e000      	b.n	80060bc <USB_FlushTxFifo+0x28>
      return HAL_TIMEOUT;
 80060ba:	2003      	movs	r0, #3
}
 80060bc:	b002      	add	sp, #8
 80060be:	4770      	bx	lr
 80060c0:	00030d40 	.word	0x00030d40

080060c4 <USB_FlushRxFifo>:
{
 80060c4:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80060c6:	2300      	movs	r3, #0
 80060c8:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80060ca:	2310      	movs	r3, #16
 80060cc:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 80060ce:	9b01      	ldr	r3, [sp, #4]
 80060d0:	3301      	adds	r3, #1
 80060d2:	9301      	str	r3, [sp, #4]
 80060d4:	4a05      	ldr	r2, [pc, #20]	; (80060ec <USB_FlushRxFifo+0x28>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d805      	bhi.n	80060e6 <USB_FlushRxFifo+0x22>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80060da:	6903      	ldr	r3, [r0, #16]
 80060dc:	f013 0f10 	tst.w	r3, #16
 80060e0:	d1f5      	bne.n	80060ce <USB_FlushRxFifo+0xa>
  return HAL_OK;
 80060e2:	2000      	movs	r0, #0
 80060e4:	e000      	b.n	80060e8 <USB_FlushRxFifo+0x24>
      return HAL_TIMEOUT;
 80060e6:	2003      	movs	r0, #3
}
 80060e8:	b002      	add	sp, #8
 80060ea:	4770      	bx	lr
 80060ec:	00030d40 	.word	0x00030d40

080060f0 <USB_ReadPacket>:
{
 80060f0:	b4f0      	push	{r4, r5, r6, r7}
 80060f2:	b082      	sub	sp, #8
 80060f4:	4607      	mov	r7, r0
 80060f6:	4608      	mov	r0, r1
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060f8:	463e      	mov	r6, r7
  uint32_t count32b = (uint32_t)len >> 2U;
 80060fa:	0895      	lsrs	r5, r2, #2
  uint16_t remaining_bytes = len % 4U;
 80060fc:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 8006100:	2300      	movs	r3, #0
 8006102:	42ab      	cmp	r3, r5
 8006104:	d206      	bcs.n	8006114 <USB_ReadPacket+0x24>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006106:	f506 5480 	add.w	r4, r6, #4096	; 0x1000
 800610a:	6824      	ldr	r4, [r4, #0]
 800610c:	f840 4b04 	str.w	r4, [r0], #4
  for (i = 0U; i < count32b; i++)
 8006110:	3301      	adds	r3, #1
 8006112:	e7f6      	b.n	8006102 <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 8006114:	b17a      	cbz	r2, 8006136 <USB_ReadPacket+0x46>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006116:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	9301      	str	r3, [sp, #4]
    i = 0U;
 800611e:	2500      	movs	r5, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006120:	b2eb      	uxtb	r3, r5
 8006122:	00dc      	lsls	r4, r3, #3
 8006124:	9b01      	ldr	r3, [sp, #4]
 8006126:	40e3      	lsrs	r3, r4
 8006128:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 800612c:	3501      	adds	r5, #1
      remaining_bytes--;
 800612e:	3a01      	subs	r2, #1
 8006130:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 8006132:	2a00      	cmp	r2, #0
 8006134:	d1f4      	bne.n	8006120 <USB_ReadPacket+0x30>
}
 8006136:	b002      	add	sp, #8
 8006138:	bcf0      	pop	{r4, r5, r6, r7}
 800613a:	4770      	bx	lr

0800613c <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800613c:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800613e:	6980      	ldr	r0, [r0, #24]
}
 8006140:	4010      	ands	r0, r2
 8006142:	4770      	bx	lr

08006144 <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 8006144:	6940      	ldr	r0, [r0, #20]
}
 8006146:	f000 0001 	and.w	r0, r0, #1
 800614a:	4770      	bx	lr

0800614c <USB_SetCurrentMode>:
{
 800614c:	b538      	push	{r3, r4, r5, lr}
 800614e:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006150:	68c3      	ldr	r3, [r0, #12]
 8006152:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8006156:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8006158:	2901      	cmp	r1, #1
 800615a:	d013      	beq.n	8006184 <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 800615c:	bb19      	cbnz	r1, 80061a6 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800615e:	68c3      	ldr	r3, [r0, #12]
 8006160:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006164:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8006166:	2400      	movs	r4, #0
      HAL_Delay(1U);
 8006168:	2001      	movs	r0, #1
 800616a:	f7fc f973 	bl	8002454 <HAL_Delay>
      ms++;
 800616e:	3401      	adds	r4, #1
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8006170:	4628      	mov	r0, r5
 8006172:	f7ff ffe7 	bl	8006144 <USB_GetMode>
 8006176:	b108      	cbz	r0, 800617c <USB_SetCurrentMode+0x30>
 8006178:	2c31      	cmp	r4, #49	; 0x31
 800617a:	d9f5      	bls.n	8006168 <USB_SetCurrentMode+0x1c>
  if (ms == 50U)
 800617c:	2c32      	cmp	r4, #50	; 0x32
 800617e:	d014      	beq.n	80061aa <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 8006180:	2000      	movs	r0, #0
}
 8006182:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006184:	68c3      	ldr	r3, [r0, #12]
 8006186:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800618a:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 800618c:	2400      	movs	r4, #0
      HAL_Delay(1U);
 800618e:	2001      	movs	r0, #1
 8006190:	f7fc f960 	bl	8002454 <HAL_Delay>
      ms++;
 8006194:	3401      	adds	r4, #1
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8006196:	4628      	mov	r0, r5
 8006198:	f7ff ffd4 	bl	8006144 <USB_GetMode>
 800619c:	2801      	cmp	r0, #1
 800619e:	d0ed      	beq.n	800617c <USB_SetCurrentMode+0x30>
 80061a0:	2c31      	cmp	r4, #49	; 0x31
 80061a2:	d9f4      	bls.n	800618e <USB_SetCurrentMode+0x42>
 80061a4:	e7ea      	b.n	800617c <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 80061a6:	2001      	movs	r0, #1
 80061a8:	e7eb      	b.n	8006182 <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 80061aa:	2001      	movs	r0, #1
 80061ac:	e7e9      	b.n	8006182 <USB_SetCurrentMode+0x36>
	...

080061b0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80061b0:	b084      	sub	sp, #16
 80061b2:	b538      	push	{r3, r4, r5, lr}
 80061b4:	4604      	mov	r4, r0
 80061b6:	a805      	add	r0, sp, #20
 80061b8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061bc:	4625      	mov	r5, r4
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80061be:	2300      	movs	r3, #0
 80061c0:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80061c4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80061c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80061ca:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80061cc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80061ce:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80061d2:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80061d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80061d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061da:	63a3      	str	r3, [r4, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80061dc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80061de:	f413 7f80 	tst.w	r3, #256	; 0x100
 80061e2:	d010      	beq.n	8006206 <USB_HostInit+0x56>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80061e4:	9b07      	ldr	r3, [sp, #28]
 80061e6:	2b01      	cmp	r3, #1
 80061e8:	d006      	beq.n	80061f8 <USB_HostInit+0x48>
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80061ea:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 80061ee:	f023 0304 	bic.w	r3, r3, #4
 80061f2:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
 80061f6:	e00c      	b.n	8006212 <USB_HostInit+0x62>
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80061f8:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 80061fc:	f043 0304 	orr.w	r3, r3, #4
 8006200:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
 8006204:	e005      	b.n	8006212 <USB_HostInit+0x62>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006206:	f8d4 3400 	ldr.w	r3, [r4, #1024]	; 0x400
 800620a:	f023 0304 	bic.w	r3, r3, #4
 800620e:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 8006212:	2110      	movs	r1, #16
 8006214:	4620      	mov	r0, r4
 8006216:	f7ff ff3d 	bl	8006094 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800621a:	4620      	mov	r0, r4
 800621c:	f7ff ff52 	bl	80060c4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006220:	2200      	movs	r2, #0
 8006222:	9b06      	ldr	r3, [sp, #24]
 8006224:	4293      	cmp	r3, r2
 8006226:	d90a      	bls.n	800623e <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8006228:	eb05 1342 	add.w	r3, r5, r2, lsl #5
 800622c:	f04f 31ff 	mov.w	r1, #4294967295
 8006230:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    USBx_HC(i)->HCINTMSK = 0U;
 8006234:	2100      	movs	r1, #0
 8006236:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
  for (i = 0U; i < cfg.Host_channels; i++)
 800623a:	3201      	adds	r2, #1
 800623c:	e7f1      	b.n	8006222 <USB_HostInit+0x72>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800623e:	2300      	movs	r3, #0
 8006240:	61a3      	str	r3, [r4, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8006242:	f04f 33ff 	mov.w	r3, #4294967295
 8006246:	6163      	str	r3, [r4, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8006248:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800624a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800624e:	d017      	beq.n	8006280 <USB_HostInit+0xd0>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006250:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006254:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8006256:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
 800625a:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800625c:	4b0d      	ldr	r3, [pc, #52]	; (8006294 <USB_HostInit+0xe4>)
 800625e:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006262:	9b08      	ldr	r3, [sp, #32]
 8006264:	b91b      	cbnz	r3, 800626e <USB_HostInit+0xbe>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006266:	69a3      	ldr	r3, [r4, #24]
 8006268:	f043 0310 	orr.w	r3, r3, #16
 800626c:	61a3      	str	r3, [r4, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800626e:	69a2      	ldr	r2, [r4, #24]
 8006270:	4b09      	ldr	r3, [pc, #36]	; (8006298 <USB_HostInit+0xe8>)
 8006272:	4313      	orrs	r3, r2
 8006274:	61a3      	str	r3, [r4, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
}
 8006276:	2000      	movs	r0, #0
 8006278:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800627c:	b004      	add	sp, #16
 800627e:	4770      	bx	lr
    USBx->GRXFSIZ  = 0x80U;
 8006280:	2380      	movs	r3, #128	; 0x80
 8006282:	6263      	str	r3, [r4, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006284:	f503 03c0 	add.w	r3, r3, #6291456	; 0x600000
 8006288:	62a3      	str	r3, [r4, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800628a:	4b04      	ldr	r3, [pc, #16]	; (800629c <USB_HostInit+0xec>)
 800628c:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
 8006290:	e7e7      	b.n	8006262 <USB_HostInit+0xb2>
 8006292:	bf00      	nop
 8006294:	00e00300 	.word	0x00e00300
 8006298:	a3200008 	.word	0xa3200008
 800629c:	004000e0 	.word	0x004000e0

080062a0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80062a0:	b410      	push	{r4}
  uint32_t USBx_BASE = (uint32_t)USBx;

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80062a2:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 80062a6:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 80062aa:	f023 0303 	bic.w	r3, r3, #3
 80062ae:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80062b2:	f8d0 3400 	ldr.w	r3, [r0, #1024]	; 0x400
 80062b6:	f001 0203 	and.w	r2, r1, #3
 80062ba:	4313      	orrs	r3, r2
 80062bc:	f8c0 3400 	str.w	r3, [r0, #1024]	; 0x400

  if (freq == HCFG_48_MHZ)
 80062c0:	2901      	cmp	r1, #1
 80062c2:	d005      	beq.n	80062d0 <USB_InitFSLSPClkSel+0x30>
  {
    USBx_HOST->HFIR = 48000U;
  }
  else if (freq == HCFG_6_MHZ)
 80062c4:	2902      	cmp	r1, #2
 80062c6:	d007      	beq.n	80062d8 <USB_InitFSLSPClkSel+0x38>
  {
    /* ... */
  }

  return HAL_OK;
}
 80062c8:	2000      	movs	r0, #0
 80062ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80062ce:	4770      	bx	lr
    USBx_HOST->HFIR = 48000U;
 80062d0:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80062d4:	6063      	str	r3, [r4, #4]
 80062d6:	e7f7      	b.n	80062c8 <USB_InitFSLSPClkSel+0x28>
    USBx_HOST->HFIR = 6000U;
 80062d8:	f241 7370 	movw	r3, #6000	; 0x1770
 80062dc:	6063      	str	r3, [r4, #4]
 80062de:	e7f3      	b.n	80062c8 <USB_InitFSLSPClkSel+0x28>

080062e0 <USB_HC_ReadInterrupt>:
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
  uint32_t USBx_BASE = (uint32_t)USBx;

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80062e0:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 80062e4:	6940      	ldr	r0, [r0, #20]
}
 80062e6:	b280      	uxth	r0, r0
 80062e8:	4770      	bx	lr

080062ea <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80062ea:	b430      	push	{r4, r5}
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t hcnum = (uint32_t)hc_num;
  uint32_t count = 0U;
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80062ec:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 80062f0:	f501 62a0 	add.w	r2, r1, #1280	; 0x500
 80062f4:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 80062f8:	f3c3 4381 	ubfx	r3, r3, #18, #2
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80062fc:	f8d1 4500 	ldr.w	r4, [r1, #1280]	; 0x500

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8006300:	6885      	ldr	r5, [r0, #8]
 8006302:	f015 0f20 	tst.w	r5, #32
 8006306:	d002      	beq.n	800630e <USB_HC_Halt+0x24>
 8006308:	0fe4      	lsrs	r4, r4, #31
 800630a:	2c00      	cmp	r4, #0
 800630c:	d055      	beq.n	80063ba <USB_HC_Halt+0xd0>
  {
    return HAL_OK;
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800630e:	b333      	cbz	r3, 800635e <USB_HC_Halt+0x74>
 8006310:	2b02      	cmp	r3, #2
 8006312:	d024      	beq.n	800635e <USB_HC_Halt+0x74>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006314:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8006318:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800631c:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006320:	f8d0 3410 	ldr.w	r3, [r0, #1040]	; 0x410
 8006324:	f413 037f 	ands.w	r3, r3, #16711680	; 0xff0000
 8006328:	d14a      	bne.n	80063c0 <USB_HC_Halt+0xd6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800632a:	f8d1 0500 	ldr.w	r0, [r1, #1280]	; 0x500
 800632e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006332:	f8c1 0500 	str.w	r0, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006336:	f8d1 0500 	ldr.w	r0, [r1, #1280]	; 0x500
 800633a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800633e:	f8c1 0500 	str.w	r0, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006342:	f8d1 0500 	ldr.w	r0, [r1, #1280]	; 0x500
 8006346:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 800634a:	f8c1 0500 	str.w	r0, [r1, #1280]	; 0x500
      do
      {
        if (++count > 1000U)
 800634e:	3301      	adds	r3, #1
 8006350:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006354:	d831      	bhi.n	80063ba <USB_HC_Halt+0xd0>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006356:	6811      	ldr	r1, [r2, #0]
 8006358:	2900      	cmp	r1, #0
 800635a:	dbf8      	blt.n	800634e <USB_HC_Halt+0x64>
 800635c:	e02d      	b.n	80063ba <USB_HC_Halt+0xd0>
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800635e:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 8006362:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006366:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800636a:	6883      	ldr	r3, [r0, #8]
 800636c:	f013 0f20 	tst.w	r3, #32
 8006370:	d123      	bne.n	80063ba <USB_HC_Halt+0xd0>
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006372:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8006374:	f413 037f 	ands.w	r3, r3, #16711680	; 0xff0000
 8006378:	d119      	bne.n	80063ae <USB_HC_Halt+0xc4>
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800637a:	f8d1 0500 	ldr.w	r0, [r1, #1280]	; 0x500
 800637e:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8006382:	f8c1 0500 	str.w	r0, [r1, #1280]	; 0x500
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006386:	f8d1 0500 	ldr.w	r0, [r1, #1280]	; 0x500
 800638a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800638e:	f8c1 0500 	str.w	r0, [r1, #1280]	; 0x500
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8006392:	f8d1 0500 	ldr.w	r0, [r1, #1280]	; 0x500
 8006396:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 800639a:	f8c1 0500 	str.w	r0, [r1, #1280]	; 0x500
          if (++count > 1000U)
 800639e:	3301      	adds	r3, #1
 80063a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063a4:	d809      	bhi.n	80063ba <USB_HC_Halt+0xd0>
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80063a6:	6811      	ldr	r1, [r2, #0]
 80063a8:	2900      	cmp	r1, #0
 80063aa:	dbf8      	blt.n	800639e <USB_HC_Halt+0xb4>
 80063ac:	e005      	b.n	80063ba <USB_HC_Halt+0xd0>
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80063ae:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 80063b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80063b6:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
    }
  }

  return HAL_OK;
}
 80063ba:	2000      	movs	r0, #0
 80063bc:	bc30      	pop	{r4, r5}
 80063be:	4770      	bx	lr
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80063c0:	f8d1 3500 	ldr.w	r3, [r1, #1280]	; 0x500
 80063c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80063c8:	f8c1 3500 	str.w	r3, [r1, #1280]	; 0x500
 80063cc:	e7f5      	b.n	80063ba <USB_HC_Halt+0xd0>

080063ce <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80063ce:	f100 0308 	add.w	r3, r0, #8
 80063d2:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80063d4:	f04f 32ff 	mov.w	r2, #4294967295
 80063d8:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80063da:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80063dc:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80063de:	2300      	movs	r3, #0
 80063e0:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80063e2:	4770      	bx	lr

080063e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80063e4:	2300      	movs	r3, #0
 80063e6:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80063e8:	4770      	bx	lr

080063ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80063ea:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80063ec:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80063ee:	689a      	ldr	r2, [r3, #8]
 80063f0:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80063f2:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80063f4:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80063f6:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 80063f8:	6803      	ldr	r3, [r0, #0]
 80063fa:	3301      	adds	r3, #1
 80063fc:	6003      	str	r3, [r0, #0]
}
 80063fe:	4770      	bx	lr

08006400 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006400:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006402:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006404:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006408:	d011      	beq.n	800642e <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800640a:	f100 0308 	add.w	r3, r0, #8
 800640e:	461c      	mov	r4, r3
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	681a      	ldr	r2, [r3, #0]
 8006414:	42aa      	cmp	r2, r5
 8006416:	d9fa      	bls.n	800640e <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006418:	6863      	ldr	r3, [r4, #4]
 800641a:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800641c:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800641e:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8006420:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006422:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8006424:	6803      	ldr	r3, [r0, #0]
 8006426:	3301      	adds	r3, #1
 8006428:	6003      	str	r3, [r0, #0]
}
 800642a:	bc30      	pop	{r4, r5}
 800642c:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 800642e:	6904      	ldr	r4, [r0, #16]
 8006430:	e7f2      	b.n	8006418 <vListInsert+0x18>

08006432 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006432:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006434:	6841      	ldr	r1, [r0, #4]
 8006436:	6882      	ldr	r2, [r0, #8]
 8006438:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800643a:	6841      	ldr	r1, [r0, #4]
 800643c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800643e:	685a      	ldr	r2, [r3, #4]
 8006440:	4282      	cmp	r2, r0
 8006442:	d006      	beq.n	8006452 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006444:	2200      	movs	r2, #0
 8006446:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	3a01      	subs	r2, #1
 800644c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800644e:	6818      	ldr	r0, [r3, #0]
}
 8006450:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006452:	6882      	ldr	r2, [r0, #8]
 8006454:	605a      	str	r2, [r3, #4]
 8006456:	e7f5      	b.n	8006444 <uxListRemove+0x12>

08006458 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006458:	4b08      	ldr	r3, [pc, #32]	; (800647c <prvResetNextTaskUnblockTime+0x24>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	b923      	cbnz	r3, 800646a <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006460:	4b07      	ldr	r3, [pc, #28]	; (8006480 <prvResetNextTaskUnblockTime+0x28>)
 8006462:	f04f 32ff 	mov.w	r2, #4294967295
 8006466:	601a      	str	r2, [r3, #0]
 8006468:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800646a:	4b04      	ldr	r3, [pc, #16]	; (800647c <prvResetNextTaskUnblockTime+0x24>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006472:	685a      	ldr	r2, [r3, #4]
 8006474:	4b02      	ldr	r3, [pc, #8]	; (8006480 <prvResetNextTaskUnblockTime+0x28>)
 8006476:	601a      	str	r2, [r3, #0]
	}
}
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	20000448 	.word	0x20000448
 8006480:	20000518 	.word	0x20000518

08006484 <prvInitialiseNewTask>:
{
 8006484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006488:	4680      	mov	r8, r0
 800648a:	460d      	mov	r5, r1
 800648c:	4617      	mov	r7, r2
 800648e:	4699      	mov	r9, r3
 8006490:	9e08      	ldr	r6, [sp, #32]
 8006492:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8006496:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006498:	0092      	lsls	r2, r2, #2
 800649a:	21a5      	movs	r1, #165	; 0xa5
 800649c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800649e:	f000 fe97 	bl	80071d0 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80064a2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80064a4:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
 80064a8:	3a01      	subs	r2, #1
 80064aa:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80064ae:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 80064b2:	b38d      	cbz	r5, 8006518 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80064b4:	2200      	movs	r2, #0
 80064b6:	2a0f      	cmp	r2, #15
 80064b8:	d807      	bhi.n	80064ca <prvInitialiseNewTask+0x46>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80064ba:	5ca9      	ldrb	r1, [r5, r2]
 80064bc:	18a3      	adds	r3, r4, r2
 80064be:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 80064c2:	5cab      	ldrb	r3, [r5, r2]
 80064c4:	b10b      	cbz	r3, 80064ca <prvInitialiseNewTask+0x46>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80064c6:	3201      	adds	r2, #1
 80064c8:	e7f5      	b.n	80064b6 <prvInitialiseNewTask+0x32>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80064ca:	2300      	movs	r3, #0
 80064cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80064d0:	2e06      	cmp	r6, #6
 80064d2:	d900      	bls.n	80064d6 <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80064d4:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
 80064d6:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80064d8:	6466      	str	r6, [r4, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80064da:	2500      	movs	r5, #0
 80064dc:	64a5      	str	r5, [r4, #72]	; 0x48
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80064de:	1d20      	adds	r0, r4, #4
 80064e0:	f7ff ff80 	bl	80063e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80064e4:	f104 0018 	add.w	r0, r4, #24
 80064e8:	f7ff ff7c 	bl	80063e4 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80064ec:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064ee:	f1c6 0607 	rsb	r6, r6, #7
 80064f2:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80064f4:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->pxTaskTag = NULL;
 80064f6:	64e5      	str	r5, [r4, #76]	; 0x4c
		pxNewTCB->ulNotifiedValue = 0;
 80064f8:	6525      	str	r5, [r4, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80064fa:	f884 5054 	strb.w	r5, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80064fe:	464a      	mov	r2, r9
 8006500:	4641      	mov	r1, r8
 8006502:	4638      	mov	r0, r7
 8006504:	f000 fbb6 	bl	8006c74 <pxPortInitialiseStack>
 8006508:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 800650a:	f1ba 0f00 	cmp.w	sl, #0
 800650e:	d001      	beq.n	8006514 <prvInitialiseNewTask+0x90>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006510:	f8ca 4000 	str.w	r4, [sl]
}
 8006514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006518:	2300      	movs	r3, #0
 800651a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800651e:	e7d7      	b.n	80064d0 <prvInitialiseNewTask+0x4c>

08006520 <prvInitialiseTaskLists>:
{
 8006520:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006522:	2400      	movs	r4, #0
 8006524:	e007      	b.n	8006536 <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006526:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800652a:	0093      	lsls	r3, r2, #2
 800652c:	480e      	ldr	r0, [pc, #56]	; (8006568 <prvInitialiseTaskLists+0x48>)
 800652e:	4418      	add	r0, r3
 8006530:	f7ff ff4d 	bl	80063ce <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006534:	3401      	adds	r4, #1
 8006536:	2c06      	cmp	r4, #6
 8006538:	d9f5      	bls.n	8006526 <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 800653a:	4d0c      	ldr	r5, [pc, #48]	; (800656c <prvInitialiseTaskLists+0x4c>)
 800653c:	4628      	mov	r0, r5
 800653e:	f7ff ff46 	bl	80063ce <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006542:	4c0b      	ldr	r4, [pc, #44]	; (8006570 <prvInitialiseTaskLists+0x50>)
 8006544:	4620      	mov	r0, r4
 8006546:	f7ff ff42 	bl	80063ce <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800654a:	480a      	ldr	r0, [pc, #40]	; (8006574 <prvInitialiseTaskLists+0x54>)
 800654c:	f7ff ff3f 	bl	80063ce <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8006550:	4809      	ldr	r0, [pc, #36]	; (8006578 <prvInitialiseTaskLists+0x58>)
 8006552:	f7ff ff3c 	bl	80063ce <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8006556:	4809      	ldr	r0, [pc, #36]	; (800657c <prvInitialiseTaskLists+0x5c>)
 8006558:	f7ff ff39 	bl	80063ce <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 800655c:	4b08      	ldr	r3, [pc, #32]	; (8006580 <prvInitialiseTaskLists+0x60>)
 800655e:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006560:	4b08      	ldr	r3, [pc, #32]	; (8006584 <prvInitialiseTaskLists+0x64>)
 8006562:	601c      	str	r4, [r3, #0]
}
 8006564:	bd38      	pop	{r3, r4, r5, pc}
 8006566:	bf00      	nop
 8006568:	20000450 	.word	0x20000450
 800656c:	200004f0 	.word	0x200004f0
 8006570:	20000504 	.word	0x20000504
 8006574:	20000524 	.word	0x20000524
 8006578:	20000550 	.word	0x20000550
 800657c:	2000053c 	.word	0x2000053c
 8006580:	20000448 	.word	0x20000448
 8006584:	2000044c 	.word	0x2000044c

08006588 <prvAddNewTaskToReadyList>:
{
 8006588:	b510      	push	{r4, lr}
 800658a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800658c:	f000 fb9a 	bl	8006cc4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8006590:	4a20      	ldr	r2, [pc, #128]	; (8006614 <prvAddNewTaskToReadyList+0x8c>)
 8006592:	6813      	ldr	r3, [r2, #0]
 8006594:	3301      	adds	r3, #1
 8006596:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006598:	4b1f      	ldr	r3, [pc, #124]	; (8006618 <prvAddNewTaskToReadyList+0x90>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	b15b      	cbz	r3, 80065b6 <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 800659e:	4b1f      	ldr	r3, [pc, #124]	; (800661c <prvAddNewTaskToReadyList+0x94>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	b96b      	cbnz	r3, 80065c0 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80065a4:	4b1c      	ldr	r3, [pc, #112]	; (8006618 <prvAddNewTaskToReadyList+0x90>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d807      	bhi.n	80065c0 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 80065b0:	4b19      	ldr	r3, [pc, #100]	; (8006618 <prvAddNewTaskToReadyList+0x90>)
 80065b2:	601c      	str	r4, [r3, #0]
 80065b4:	e004      	b.n	80065c0 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 80065b6:	4b18      	ldr	r3, [pc, #96]	; (8006618 <prvAddNewTaskToReadyList+0x90>)
 80065b8:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80065ba:	6813      	ldr	r3, [r2, #0]
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d026      	beq.n	800660e <prvAddNewTaskToReadyList+0x86>
		uxTaskNumber++;
 80065c0:	4a17      	ldr	r2, [pc, #92]	; (8006620 <prvAddNewTaskToReadyList+0x98>)
 80065c2:	6813      	ldr	r3, [r2, #0]
 80065c4:	3301      	adds	r3, #1
 80065c6:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80065c8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80065ca:	2301      	movs	r3, #1
 80065cc:	4083      	lsls	r3, r0
 80065ce:	4a15      	ldr	r2, [pc, #84]	; (8006624 <prvAddNewTaskToReadyList+0x9c>)
 80065d0:	6811      	ldr	r1, [r2, #0]
 80065d2:	430b      	orrs	r3, r1
 80065d4:	6013      	str	r3, [r2, #0]
 80065d6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80065da:	1d21      	adds	r1, r4, #4
 80065dc:	4b12      	ldr	r3, [pc, #72]	; (8006628 <prvAddNewTaskToReadyList+0xa0>)
 80065de:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80065e2:	f7ff ff02 	bl	80063ea <vListInsertEnd>
	taskEXIT_CRITICAL();
 80065e6:	f000 fb8f 	bl	8006d08 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80065ea:	4b0c      	ldr	r3, [pc, #48]	; (800661c <prvAddNewTaskToReadyList+0x94>)
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	b16b      	cbz	r3, 800660c <prvAddNewTaskToReadyList+0x84>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80065f0:	4b09      	ldr	r3, [pc, #36]	; (8006618 <prvAddNewTaskToReadyList+0x90>)
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065f6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d207      	bcs.n	800660c <prvAddNewTaskToReadyList+0x84>
			taskYIELD_IF_USING_PREEMPTION();
 80065fc:	4b0b      	ldr	r3, [pc, #44]	; (800662c <prvAddNewTaskToReadyList+0xa4>)
 80065fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006602:	601a      	str	r2, [r3, #0]
 8006604:	f3bf 8f4f 	dsb	sy
 8006608:	f3bf 8f6f 	isb	sy
}
 800660c:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 800660e:	f7ff ff87 	bl	8006520 <prvInitialiseTaskLists>
 8006612:	e7d5      	b.n	80065c0 <prvAddNewTaskToReadyList+0x38>
 8006614:	200004dc 	.word	0x200004dc
 8006618:	20000444 	.word	0x20000444
 800661c:	20000538 	.word	0x20000538
 8006620:	200004e8 	.word	0x200004e8
 8006624:	200004ec 	.word	0x200004ec
 8006628:	20000450 	.word	0x20000450
 800662c:	e000ed04 	.word	0xe000ed04

08006630 <prvDeleteTCB>:
	{
 8006630:	b510      	push	{r4, lr}
 8006632:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006634:	f890 3055 	ldrb.w	r3, [r0, #85]	; 0x55
 8006638:	b163      	cbz	r3, 8006654 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800663a:	2b01      	cmp	r3, #1
 800663c:	d011      	beq.n	8006662 <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800663e:	2b02      	cmp	r3, #2
 8006640:	d00e      	beq.n	8006660 <prvDeleteTCB+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006646:	f383 8811 	msr	BASEPRI, r3
 800664a:	f3bf 8f6f 	isb	sy
 800664e:	f3bf 8f4f 	dsb	sy
 8006652:	e7fe      	b.n	8006652 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 8006654:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8006656:	f000 fd45 	bl	80070e4 <vPortFree>
				vPortFree( pxTCB );
 800665a:	4620      	mov	r0, r4
 800665c:	f000 fd42 	bl	80070e4 <vPortFree>
	}
 8006660:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
 8006662:	f000 fd3f 	bl	80070e4 <vPortFree>
 8006666:	e7fb      	b.n	8006660 <prvDeleteTCB+0x30>

08006668 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006668:	4b0f      	ldr	r3, [pc, #60]	; (80066a8 <prvCheckTasksWaitingTermination+0x40>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	b1d3      	cbz	r3, 80066a4 <prvCheckTasksWaitingTermination+0x3c>
{
 800666e:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 8006670:	f000 fb28 	bl	8006cc4 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006674:	4b0d      	ldr	r3, [pc, #52]	; (80066ac <prvCheckTasksWaitingTermination+0x44>)
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800667a:	1d20      	adds	r0, r4, #4
 800667c:	f7ff fed9 	bl	8006432 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006680:	4a0b      	ldr	r2, [pc, #44]	; (80066b0 <prvCheckTasksWaitingTermination+0x48>)
 8006682:	6813      	ldr	r3, [r2, #0]
 8006684:	3b01      	subs	r3, #1
 8006686:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006688:	4a07      	ldr	r2, [pc, #28]	; (80066a8 <prvCheckTasksWaitingTermination+0x40>)
 800668a:	6813      	ldr	r3, [r2, #0]
 800668c:	3b01      	subs	r3, #1
 800668e:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 8006690:	f000 fb3a 	bl	8006d08 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8006694:	4620      	mov	r0, r4
 8006696:	f7ff ffcb 	bl	8006630 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800669a:	4b03      	ldr	r3, [pc, #12]	; (80066a8 <prvCheckTasksWaitingTermination+0x40>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1e6      	bne.n	8006670 <prvCheckTasksWaitingTermination+0x8>
}
 80066a2:	bd10      	pop	{r4, pc}
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop
 80066a8:	200004e0 	.word	0x200004e0
 80066ac:	20000550 	.word	0x20000550
 80066b0:	200004dc 	.word	0x200004dc

080066b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066b4:	b570      	push	{r4, r5, r6, lr}
 80066b6:	4604      	mov	r4, r0
 80066b8:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066ba:	4b1d      	ldr	r3, [pc, #116]	; (8006730 <prvAddCurrentTaskToDelayedList+0x7c>)
 80066bc:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066be:	4b1d      	ldr	r3, [pc, #116]	; (8006734 <prvAddCurrentTaskToDelayedList+0x80>)
 80066c0:	6818      	ldr	r0, [r3, #0]
 80066c2:	3004      	adds	r0, #4
 80066c4:	f7ff feb5 	bl	8006432 <uxListRemove>
 80066c8:	b950      	cbnz	r0, 80066e0 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80066ca:	4b1a      	ldr	r3, [pc, #104]	; (8006734 <prvAddCurrentTaskToDelayedList+0x80>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066d0:	2301      	movs	r3, #1
 80066d2:	fa03 f202 	lsl.w	r2, r3, r2
 80066d6:	4918      	ldr	r1, [pc, #96]	; (8006738 <prvAddCurrentTaskToDelayedList+0x84>)
 80066d8:	680b      	ldr	r3, [r1, #0]
 80066da:	ea23 0302 	bic.w	r3, r3, r2
 80066de:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80066e0:	f1b4 3fff 	cmp.w	r4, #4294967295
 80066e4:	d00d      	beq.n	8006702 <prvAddCurrentTaskToDelayedList+0x4e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80066e6:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80066e8:	4b12      	ldr	r3, [pc, #72]	; (8006734 <prvAddCurrentTaskToDelayedList+0x80>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 80066ee:	42a6      	cmp	r6, r4
 80066f0:	d910      	bls.n	8006714 <prvAddCurrentTaskToDelayedList+0x60>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066f2:	4b12      	ldr	r3, [pc, #72]	; (800673c <prvAddCurrentTaskToDelayedList+0x88>)
 80066f4:	6818      	ldr	r0, [r3, #0]
 80066f6:	4b0f      	ldr	r3, [pc, #60]	; (8006734 <prvAddCurrentTaskToDelayedList+0x80>)
 80066f8:	6819      	ldr	r1, [r3, #0]
 80066fa:	3104      	adds	r1, #4
 80066fc:	f7ff fe80 	bl	8006400 <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006700:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006702:	2d00      	cmp	r5, #0
 8006704:	d0ef      	beq.n	80066e6 <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006706:	4b0b      	ldr	r3, [pc, #44]	; (8006734 <prvAddCurrentTaskToDelayedList+0x80>)
 8006708:	6819      	ldr	r1, [r3, #0]
 800670a:	3104      	adds	r1, #4
 800670c:	480c      	ldr	r0, [pc, #48]	; (8006740 <prvAddCurrentTaskToDelayedList+0x8c>)
 800670e:	f7ff fe6c 	bl	80063ea <vListInsertEnd>
 8006712:	e7f5      	b.n	8006700 <prvAddCurrentTaskToDelayedList+0x4c>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006714:	4b0b      	ldr	r3, [pc, #44]	; (8006744 <prvAddCurrentTaskToDelayedList+0x90>)
 8006716:	6818      	ldr	r0, [r3, #0]
 8006718:	4b06      	ldr	r3, [pc, #24]	; (8006734 <prvAddCurrentTaskToDelayedList+0x80>)
 800671a:	6819      	ldr	r1, [r3, #0]
 800671c:	3104      	adds	r1, #4
 800671e:	f7ff fe6f 	bl	8006400 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006722:	4b09      	ldr	r3, [pc, #36]	; (8006748 <prvAddCurrentTaskToDelayedList+0x94>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	42a3      	cmp	r3, r4
 8006728:	d9ea      	bls.n	8006700 <prvAddCurrentTaskToDelayedList+0x4c>
					xNextTaskUnblockTime = xTimeToWake;
 800672a:	4b07      	ldr	r3, [pc, #28]	; (8006748 <prvAddCurrentTaskToDelayedList+0x94>)
 800672c:	601c      	str	r4, [r3, #0]
}
 800672e:	e7e7      	b.n	8006700 <prvAddCurrentTaskToDelayedList+0x4c>
 8006730:	20000564 	.word	0x20000564
 8006734:	20000444 	.word	0x20000444
 8006738:	200004ec 	.word	0x200004ec
 800673c:	2000044c 	.word	0x2000044c
 8006740:	2000053c 	.word	0x2000053c
 8006744:	20000448 	.word	0x20000448
 8006748:	20000518 	.word	0x20000518

0800674c <prvIdleTask>:
{
 800674c:	b508      	push	{r3, lr}
 800674e:	e009      	b.n	8006764 <prvIdleTask+0x18>
				taskYIELD();
 8006750:	4b08      	ldr	r3, [pc, #32]	; (8006774 <prvIdleTask+0x28>)
 8006752:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006756:	601a      	str	r2, [r3, #0]
 8006758:	f3bf 8f4f 	dsb	sy
 800675c:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 8006760:	f7fa ffa8 	bl	80016b4 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8006764:	f7ff ff80 	bl	8006668 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006768:	4b03      	ldr	r3, [pc, #12]	; (8006778 <prvIdleTask+0x2c>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d8ef      	bhi.n	8006750 <prvIdleTask+0x4>
 8006770:	e7f6      	b.n	8006760 <prvIdleTask+0x14>
 8006772:	bf00      	nop
 8006774:	e000ed04 	.word	0xe000ed04
 8006778:	20000450 	.word	0x20000450

0800677c <xTaskCreateStatic>:
	{
 800677c:	b570      	push	{r4, r5, r6, lr}
 800677e:	b086      	sub	sp, #24
 8006780:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006782:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8006784:	b175      	cbz	r5, 80067a4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006786:	b1b4      	cbz	r4, 80067b6 <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8006788:	2658      	movs	r6, #88	; 0x58
 800678a:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800678c:	9e04      	ldr	r6, [sp, #16]
 800678e:	2e58      	cmp	r6, #88	; 0x58
 8006790:	d01a      	beq.n	80067c8 <xTaskCreateStatic+0x4c>
 8006792:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006796:	f383 8811 	msr	BASEPRI, r3
 800679a:	f3bf 8f6f 	isb	sy
 800679e:	f3bf 8f4f 	dsb	sy
 80067a2:	e7fe      	b.n	80067a2 <xTaskCreateStatic+0x26>
 80067a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a8:	f383 8811 	msr	BASEPRI, r3
 80067ac:	f3bf 8f6f 	isb	sy
 80067b0:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80067b4:	e7fe      	b.n	80067b4 <xTaskCreateStatic+0x38>
 80067b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ba:	f383 8811 	msr	BASEPRI, r3
 80067be:	f3bf 8f6f 	isb	sy
 80067c2:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 80067c6:	e7fe      	b.n	80067c6 <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80067c8:	9e04      	ldr	r6, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80067ca:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80067cc:	2502      	movs	r5, #2
 80067ce:	f884 5055 	strb.w	r5, [r4, #85]	; 0x55
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80067d2:	2500      	movs	r5, #0
 80067d4:	9503      	str	r5, [sp, #12]
 80067d6:	9402      	str	r4, [sp, #8]
 80067d8:	ad05      	add	r5, sp, #20
 80067da:	9501      	str	r5, [sp, #4]
 80067dc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80067de:	9500      	str	r5, [sp, #0]
 80067e0:	f7ff fe50 	bl	8006484 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80067e4:	4620      	mov	r0, r4
 80067e6:	f7ff fecf 	bl	8006588 <prvAddNewTaskToReadyList>
	}
 80067ea:	9805      	ldr	r0, [sp, #20]
 80067ec:	b006      	add	sp, #24
 80067ee:	bd70      	pop	{r4, r5, r6, pc}

080067f0 <xTaskCreate>:
	{
 80067f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80067f4:	b085      	sub	sp, #20
 80067f6:	4607      	mov	r7, r0
 80067f8:	4688      	mov	r8, r1
 80067fa:	4614      	mov	r4, r2
 80067fc:	461e      	mov	r6, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80067fe:	0090      	lsls	r0, r2, #2
 8006800:	f000 fbe8 	bl	8006fd4 <pvPortMalloc>
			if( pxStack != NULL )
 8006804:	b300      	cbz	r0, 8006848 <xTaskCreate+0x58>
 8006806:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006808:	2058      	movs	r0, #88	; 0x58
 800680a:	f000 fbe3 	bl	8006fd4 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800680e:	4605      	mov	r5, r0
 8006810:	b1b0      	cbz	r0, 8006840 <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
 8006812:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 8006816:	b1e5      	cbz	r5, 8006852 <xTaskCreate+0x62>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006818:	2300      	movs	r3, #0
 800681a:	f885 3055 	strb.w	r3, [r5, #85]	; 0x55
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800681e:	9303      	str	r3, [sp, #12]
 8006820:	9502      	str	r5, [sp, #8]
 8006822:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006824:	9301      	str	r3, [sp, #4]
 8006826:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006828:	9300      	str	r3, [sp, #0]
 800682a:	4633      	mov	r3, r6
 800682c:	4622      	mov	r2, r4
 800682e:	4641      	mov	r1, r8
 8006830:	4638      	mov	r0, r7
 8006832:	f7ff fe27 	bl	8006484 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006836:	4628      	mov	r0, r5
 8006838:	f7ff fea6 	bl	8006588 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800683c:	2001      	movs	r0, #1
 800683e:	e005      	b.n	800684c <xTaskCreate+0x5c>
					vPortFree( pxStack );
 8006840:	4648      	mov	r0, r9
 8006842:	f000 fc4f 	bl	80070e4 <vPortFree>
 8006846:	e7e6      	b.n	8006816 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006848:	f04f 30ff 	mov.w	r0, #4294967295
	}
 800684c:	b005      	add	sp, #20
 800684e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006852:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8006856:	e7f9      	b.n	800684c <xTaskCreate+0x5c>

08006858 <vTaskStartScheduler>:
{
 8006858:	b510      	push	{r4, lr}
 800685a:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800685c:	2400      	movs	r4, #0
 800685e:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006860:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006862:	aa07      	add	r2, sp, #28
 8006864:	a906      	add	r1, sp, #24
 8006866:	a805      	add	r0, sp, #20
 8006868:	f7fa ff28 	bl	80016bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800686c:	9b05      	ldr	r3, [sp, #20]
 800686e:	9302      	str	r3, [sp, #8]
 8006870:	9b06      	ldr	r3, [sp, #24]
 8006872:	9301      	str	r3, [sp, #4]
 8006874:	9400      	str	r4, [sp, #0]
 8006876:	4623      	mov	r3, r4
 8006878:	9a07      	ldr	r2, [sp, #28]
 800687a:	490d      	ldr	r1, [pc, #52]	; (80068b0 <vTaskStartScheduler+0x58>)
 800687c:	480d      	ldr	r0, [pc, #52]	; (80068b4 <vTaskStartScheduler+0x5c>)
 800687e:	f7ff ff7d 	bl	800677c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8006882:	b190      	cbz	r0, 80068aa <vTaskStartScheduler+0x52>
 8006884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006888:	f383 8811 	msr	BASEPRI, r3
 800688c:	f3bf 8f6f 	isb	sy
 8006890:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8006894:	4b08      	ldr	r3, [pc, #32]	; (80068b8 <vTaskStartScheduler+0x60>)
 8006896:	f04f 32ff 	mov.w	r2, #4294967295
 800689a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800689c:	4b07      	ldr	r3, [pc, #28]	; (80068bc <vTaskStartScheduler+0x64>)
 800689e:	2201      	movs	r2, #1
 80068a0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80068a2:	4b07      	ldr	r3, [pc, #28]	; (80068c0 <vTaskStartScheduler+0x68>)
 80068a4:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80068a6:	f000 faaf 	bl	8006e08 <xPortStartScheduler>
}
 80068aa:	b008      	add	sp, #32
 80068ac:	bd10      	pop	{r4, pc}
 80068ae:	bf00      	nop
 80068b0:	0800a128 	.word	0x0800a128
 80068b4:	0800674d 	.word	0x0800674d
 80068b8:	20000518 	.word	0x20000518
 80068bc:	20000538 	.word	0x20000538
 80068c0:	20000564 	.word	0x20000564

080068c4 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 80068c4:	4a02      	ldr	r2, [pc, #8]	; (80068d0 <vTaskSuspendAll+0xc>)
 80068c6:	6813      	ldr	r3, [r2, #0]
 80068c8:	3301      	adds	r3, #1
 80068ca:	6013      	str	r3, [r2, #0]
}
 80068cc:	4770      	bx	lr
 80068ce:	bf00      	nop
 80068d0:	200004e4 	.word	0x200004e4

080068d4 <xTaskIncrementTick>:
{
 80068d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80068d6:	4b3a      	ldr	r3, [pc, #232]	; (80069c0 <xTaskIncrementTick+0xec>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d169      	bne.n	80069b2 <xTaskIncrementTick+0xde>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80068de:	4b39      	ldr	r3, [pc, #228]	; (80069c4 <xTaskIncrementTick+0xf0>)
 80068e0:	681d      	ldr	r5, [r3, #0]
 80068e2:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 80068e4:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80068e6:	b9c5      	cbnz	r5, 800691a <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 80068e8:	4b37      	ldr	r3, [pc, #220]	; (80069c8 <xTaskIncrementTick+0xf4>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	b143      	cbz	r3, 8006902 <xTaskIncrementTick+0x2e>
 80068f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068f4:	f383 8811 	msr	BASEPRI, r3
 80068f8:	f3bf 8f6f 	isb	sy
 80068fc:	f3bf 8f4f 	dsb	sy
 8006900:	e7fe      	b.n	8006900 <xTaskIncrementTick+0x2c>
 8006902:	4a31      	ldr	r2, [pc, #196]	; (80069c8 <xTaskIncrementTick+0xf4>)
 8006904:	6811      	ldr	r1, [r2, #0]
 8006906:	4b31      	ldr	r3, [pc, #196]	; (80069cc <xTaskIncrementTick+0xf8>)
 8006908:	6818      	ldr	r0, [r3, #0]
 800690a:	6010      	str	r0, [r2, #0]
 800690c:	6019      	str	r1, [r3, #0]
 800690e:	4a30      	ldr	r2, [pc, #192]	; (80069d0 <xTaskIncrementTick+0xfc>)
 8006910:	6813      	ldr	r3, [r2, #0]
 8006912:	3301      	adds	r3, #1
 8006914:	6013      	str	r3, [r2, #0]
 8006916:	f7ff fd9f 	bl	8006458 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800691a:	4b2e      	ldr	r3, [pc, #184]	; (80069d4 <xTaskIncrementTick+0x100>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	42ab      	cmp	r3, r5
 8006920:	d93d      	bls.n	800699e <xTaskIncrementTick+0xca>
BaseType_t xSwitchRequired = pdFALSE;
 8006922:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006924:	4b2c      	ldr	r3, [pc, #176]	; (80069d8 <xTaskIncrementTick+0x104>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800692a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800692e:	009a      	lsls	r2, r3, #2
 8006930:	4b2a      	ldr	r3, [pc, #168]	; (80069dc <xTaskIncrementTick+0x108>)
 8006932:	589b      	ldr	r3, [r3, r2]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d900      	bls.n	800693a <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 8006938:	2401      	movs	r4, #1
			if( xYieldPending != pdFALSE )
 800693a:	4b29      	ldr	r3, [pc, #164]	; (80069e0 <xTaskIncrementTick+0x10c>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d03c      	beq.n	80069bc <xTaskIncrementTick+0xe8>
				xSwitchRequired = pdTRUE;
 8006942:	2401      	movs	r4, #1
	return xSwitchRequired;
 8006944:	e03a      	b.n	80069bc <xTaskIncrementTick+0xe8>
							xSwitchRequired = pdTRUE;
 8006946:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006948:	4b1f      	ldr	r3, [pc, #124]	; (80069c8 <xTaskIncrementTick+0xf4>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	b343      	cbz	r3, 80069a2 <xTaskIncrementTick+0xce>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006950:	4b1d      	ldr	r3, [pc, #116]	; (80069c8 <xTaskIncrementTick+0xf4>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68db      	ldr	r3, [r3, #12]
 8006956:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006958:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 800695a:	429d      	cmp	r5, r3
 800695c:	d326      	bcc.n	80069ac <xTaskIncrementTick+0xd8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800695e:	1d37      	adds	r7, r6, #4
 8006960:	4638      	mov	r0, r7
 8006962:	f7ff fd66 	bl	8006432 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006966:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8006968:	b11b      	cbz	r3, 8006972 <xTaskIncrementTick+0x9e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800696a:	f106 0018 	add.w	r0, r6, #24
 800696e:	f7ff fd60 	bl	8006432 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006972:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8006974:	2201      	movs	r2, #1
 8006976:	409a      	lsls	r2, r3
 8006978:	491a      	ldr	r1, [pc, #104]	; (80069e4 <xTaskIncrementTick+0x110>)
 800697a:	6808      	ldr	r0, [r1, #0]
 800697c:	4302      	orrs	r2, r0
 800697e:	600a      	str	r2, [r1, #0]
 8006980:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006984:	009a      	lsls	r2, r3, #2
 8006986:	4639      	mov	r1, r7
 8006988:	4814      	ldr	r0, [pc, #80]	; (80069dc <xTaskIncrementTick+0x108>)
 800698a:	4410      	add	r0, r2
 800698c:	f7ff fd2d 	bl	80063ea <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006990:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8006992:	4b11      	ldr	r3, [pc, #68]	; (80069d8 <xTaskIncrementTick+0x104>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006998:	429a      	cmp	r2, r3
 800699a:	d2d4      	bcs.n	8006946 <xTaskIncrementTick+0x72>
 800699c:	e7d4      	b.n	8006948 <xTaskIncrementTick+0x74>
BaseType_t xSwitchRequired = pdFALSE;
 800699e:	2400      	movs	r4, #0
 80069a0:	e7d2      	b.n	8006948 <xTaskIncrementTick+0x74>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80069a2:	4b0c      	ldr	r3, [pc, #48]	; (80069d4 <xTaskIncrementTick+0x100>)
 80069a4:	f04f 32ff 	mov.w	r2, #4294967295
 80069a8:	601a      	str	r2, [r3, #0]
					break;
 80069aa:	e7bb      	b.n	8006924 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 80069ac:	4a09      	ldr	r2, [pc, #36]	; (80069d4 <xTaskIncrementTick+0x100>)
 80069ae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80069b0:	e7b8      	b.n	8006924 <xTaskIncrementTick+0x50>
		++xPendedTicks;
 80069b2:	4a0d      	ldr	r2, [pc, #52]	; (80069e8 <xTaskIncrementTick+0x114>)
 80069b4:	6813      	ldr	r3, [r2, #0]
 80069b6:	3301      	adds	r3, #1
 80069b8:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80069ba:	2400      	movs	r4, #0
}
 80069bc:	4620      	mov	r0, r4
 80069be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069c0:	200004e4 	.word	0x200004e4
 80069c4:	20000564 	.word	0x20000564
 80069c8:	20000448 	.word	0x20000448
 80069cc:	2000044c 	.word	0x2000044c
 80069d0:	2000051c 	.word	0x2000051c
 80069d4:	20000518 	.word	0x20000518
 80069d8:	20000444 	.word	0x20000444
 80069dc:	20000450 	.word	0x20000450
 80069e0:	20000568 	.word	0x20000568
 80069e4:	200004ec 	.word	0x200004ec
 80069e8:	20000520 	.word	0x20000520

080069ec <xTaskResumeAll>:
{
 80069ec:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 80069ee:	4b34      	ldr	r3, [pc, #208]	; (8006ac0 <xTaskResumeAll+0xd4>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	b943      	cbnz	r3, 8006a06 <xTaskResumeAll+0x1a>
 80069f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f8:	f383 8811 	msr	BASEPRI, r3
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	e7fe      	b.n	8006a04 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 8006a06:	f000 f95d 	bl	8006cc4 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8006a0a:	4b2d      	ldr	r3, [pc, #180]	; (8006ac0 <xTaskResumeAll+0xd4>)
 8006a0c:	681a      	ldr	r2, [r3, #0]
 8006a0e:	3a01      	subs	r2, #1
 8006a10:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d14d      	bne.n	8006ab4 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006a18:	4b2a      	ldr	r3, [pc, #168]	; (8006ac4 <xTaskResumeAll+0xd8>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	b90b      	cbnz	r3, 8006a22 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8006a1e:	2400      	movs	r4, #0
 8006a20:	e049      	b.n	8006ab6 <xTaskResumeAll+0xca>
TCB_t *pxTCB = NULL;
 8006a22:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006a24:	4b28      	ldr	r3, [pc, #160]	; (8006ac8 <xTaskResumeAll+0xdc>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	b31b      	cbz	r3, 8006a72 <xTaskResumeAll+0x86>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a2a:	4b27      	ldr	r3, [pc, #156]	; (8006ac8 <xTaskResumeAll+0xdc>)
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006a30:	f104 0018 	add.w	r0, r4, #24
 8006a34:	f7ff fcfd 	bl	8006432 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a38:	1d25      	adds	r5, r4, #4
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	f7ff fcf9 	bl	8006432 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006a40:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006a42:	2301      	movs	r3, #1
 8006a44:	4083      	lsls	r3, r0
 8006a46:	4a21      	ldr	r2, [pc, #132]	; (8006acc <xTaskResumeAll+0xe0>)
 8006a48:	6811      	ldr	r1, [r2, #0]
 8006a4a:	430b      	orrs	r3, r1
 8006a4c:	6013      	str	r3, [r2, #0]
 8006a4e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8006a52:	4629      	mov	r1, r5
 8006a54:	4b1e      	ldr	r3, [pc, #120]	; (8006ad0 <xTaskResumeAll+0xe4>)
 8006a56:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006a5a:	f7ff fcc6 	bl	80063ea <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a5e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8006a60:	4b1c      	ldr	r3, [pc, #112]	; (8006ad4 <xTaskResumeAll+0xe8>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d3dc      	bcc.n	8006a24 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
 8006a6a:	4b1b      	ldr	r3, [pc, #108]	; (8006ad8 <xTaskResumeAll+0xec>)
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	601a      	str	r2, [r3, #0]
 8006a70:	e7d8      	b.n	8006a24 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
 8006a72:	b10c      	cbz	r4, 8006a78 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
 8006a74:	f7ff fcf0 	bl	8006458 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006a78:	4b18      	ldr	r3, [pc, #96]	; (8006adc <xTaskResumeAll+0xf0>)
 8006a7a:	681c      	ldr	r4, [r3, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 8006a7c:	b974      	cbnz	r4, 8006a9c <xTaskResumeAll+0xb0>
				if( xYieldPending != pdFALSE )
 8006a7e:	4b16      	ldr	r3, [pc, #88]	; (8006ad8 <xTaskResumeAll+0xec>)
 8006a80:	681c      	ldr	r4, [r3, #0]
 8006a82:	b1c4      	cbz	r4, 8006ab6 <xTaskResumeAll+0xca>
					taskYIELD_IF_USING_PREEMPTION();
 8006a84:	4b16      	ldr	r3, [pc, #88]	; (8006ae0 <xTaskResumeAll+0xf4>)
 8006a86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a8a:	601a      	str	r2, [r3, #0]
 8006a8c:	f3bf 8f4f 	dsb	sy
 8006a90:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8006a94:	2401      	movs	r4, #1
 8006a96:	e00e      	b.n	8006ab6 <xTaskResumeAll+0xca>
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006a98:	3c01      	subs	r4, #1
 8006a9a:	d007      	beq.n	8006aac <xTaskResumeAll+0xc0>
							if( xTaskIncrementTick() != pdFALSE )
 8006a9c:	f7ff ff1a 	bl	80068d4 <xTaskIncrementTick>
 8006aa0:	2800      	cmp	r0, #0
 8006aa2:	d0f9      	beq.n	8006a98 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
 8006aa4:	4b0c      	ldr	r3, [pc, #48]	; (8006ad8 <xTaskResumeAll+0xec>)
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	601a      	str	r2, [r3, #0]
 8006aaa:	e7f5      	b.n	8006a98 <xTaskResumeAll+0xac>
						xPendedTicks = 0;
 8006aac:	4b0b      	ldr	r3, [pc, #44]	; (8006adc <xTaskResumeAll+0xf0>)
 8006aae:	2200      	movs	r2, #0
 8006ab0:	601a      	str	r2, [r3, #0]
 8006ab2:	e7e4      	b.n	8006a7e <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
 8006ab4:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8006ab6:	f000 f927 	bl	8006d08 <vPortExitCritical>
}
 8006aba:	4620      	mov	r0, r4
 8006abc:	bd38      	pop	{r3, r4, r5, pc}
 8006abe:	bf00      	nop
 8006ac0:	200004e4 	.word	0x200004e4
 8006ac4:	200004dc 	.word	0x200004dc
 8006ac8:	20000524 	.word	0x20000524
 8006acc:	200004ec 	.word	0x200004ec
 8006ad0:	20000450 	.word	0x20000450
 8006ad4:	20000444 	.word	0x20000444
 8006ad8:	20000568 	.word	0x20000568
 8006adc:	20000520 	.word	0x20000520
 8006ae0:	e000ed04 	.word	0xe000ed04

08006ae4 <vTaskDelay>:
	{
 8006ae4:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006ae6:	b1a8      	cbz	r0, 8006b14 <vTaskDelay+0x30>
 8006ae8:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 8006aea:	4b0f      	ldr	r3, [pc, #60]	; (8006b28 <vTaskDelay+0x44>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	b143      	cbz	r3, 8006b02 <vTaskDelay+0x1e>
 8006af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006af4:	f383 8811 	msr	BASEPRI, r3
 8006af8:	f3bf 8f6f 	isb	sy
 8006afc:	f3bf 8f4f 	dsb	sy
 8006b00:	e7fe      	b.n	8006b00 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8006b02:	f7ff fedf 	bl	80068c4 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b06:	2100      	movs	r1, #0
 8006b08:	4620      	mov	r0, r4
 8006b0a:	f7ff fdd3 	bl	80066b4 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8006b0e:	f7ff ff6d 	bl	80069ec <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8006b12:	b938      	cbnz	r0, 8006b24 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
 8006b14:	4b05      	ldr	r3, [pc, #20]	; (8006b2c <vTaskDelay+0x48>)
 8006b16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b1a:	601a      	str	r2, [r3, #0]
 8006b1c:	f3bf 8f4f 	dsb	sy
 8006b20:	f3bf 8f6f 	isb	sy
	}
 8006b24:	bd10      	pop	{r4, pc}
 8006b26:	bf00      	nop
 8006b28:	200004e4 	.word	0x200004e4
 8006b2c:	e000ed04 	.word	0xe000ed04

08006b30 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006b30:	4b2c      	ldr	r3, [pc, #176]	; (8006be4 <vTaskSwitchContext+0xb4>)
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	b11b      	cbz	r3, 8006b3e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8006b36:	4b2c      	ldr	r3, [pc, #176]	; (8006be8 <vTaskSwitchContext+0xb8>)
 8006b38:	2201      	movs	r2, #1
 8006b3a:	601a      	str	r2, [r3, #0]
 8006b3c:	4770      	bx	lr
{
 8006b3e:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
 8006b40:	4b29      	ldr	r3, [pc, #164]	; (8006be8 <vTaskSwitchContext+0xb8>)
 8006b42:	2200      	movs	r2, #0
 8006b44:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8006b46:	4b29      	ldr	r3, [pc, #164]	; (8006bec <vTaskSwitchContext+0xbc>)
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 8006b52:	d103      	bne.n	8006b5c <vTaskSwitchContext+0x2c>
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 8006b5a:	d01b      	beq.n	8006b94 <vTaskSwitchContext+0x64>
 8006b5c:	4b23      	ldr	r3, [pc, #140]	; (8006bec <vTaskSwitchContext+0xbc>)
 8006b5e:	6818      	ldr	r0, [r3, #0]
 8006b60:	6819      	ldr	r1, [r3, #0]
 8006b62:	3134      	adds	r1, #52	; 0x34
 8006b64:	f7fa fda7 	bl	80016b6 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b68:	4b21      	ldr	r3, [pc, #132]	; (8006bf0 <vTaskSwitchContext+0xc0>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006b6c:	fab3 f383 	clz	r3, r3
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	f1c3 031f 	rsb	r3, r3, #31
 8006b76:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8006b7a:	008a      	lsls	r2, r1, #2
 8006b7c:	491d      	ldr	r1, [pc, #116]	; (8006bf4 <vTaskSwitchContext+0xc4>)
 8006b7e:	588a      	ldr	r2, [r1, r2]
 8006b80:	b98a      	cbnz	r2, 8006ba6 <vTaskSwitchContext+0x76>
	__asm volatile
 8006b82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b86:	f383 8811 	msr	BASEPRI, r3
 8006b8a:	f3bf 8f6f 	isb	sy
 8006b8e:	f3bf 8f4f 	dsb	sy
 8006b92:	e7fe      	b.n	8006b92 <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
 8006b94:	689a      	ldr	r2, [r3, #8]
 8006b96:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
 8006b9a:	d1df      	bne.n	8006b5c <vTaskSwitchContext+0x2c>
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
 8006ba2:	d1db      	bne.n	8006b5c <vTaskSwitchContext+0x2c>
 8006ba4:	e7e0      	b.n	8006b68 <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ba6:	4913      	ldr	r1, [pc, #76]	; (8006bf4 <vTaskSwitchContext+0xc4>)
 8006ba8:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8006bac:	0082      	lsls	r2, r0, #2
 8006bae:	440a      	add	r2, r1
 8006bb0:	6850      	ldr	r0, [r2, #4]
 8006bb2:	6840      	ldr	r0, [r0, #4]
 8006bb4:	6050      	str	r0, [r2, #4]
 8006bb6:	eb03 0483 	add.w	r4, r3, r3, lsl #2
 8006bba:	00a2      	lsls	r2, r4, #2
 8006bbc:	4614      	mov	r4, r2
 8006bbe:	3208      	adds	r2, #8
 8006bc0:	4411      	add	r1, r2
 8006bc2:	4288      	cmp	r0, r1
 8006bc4:	d009      	beq.n	8006bda <vTaskSwitchContext+0xaa>
 8006bc6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8006bca:	009a      	lsls	r2, r3, #2
 8006bcc:	4b09      	ldr	r3, [pc, #36]	; (8006bf4 <vTaskSwitchContext+0xc4>)
 8006bce:	4413      	add	r3, r2
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	68da      	ldr	r2, [r3, #12]
 8006bd4:	4b05      	ldr	r3, [pc, #20]	; (8006bec <vTaskSwitchContext+0xbc>)
 8006bd6:	601a      	str	r2, [r3, #0]
}
 8006bd8:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006bda:	6840      	ldr	r0, [r0, #4]
 8006bdc:	4a05      	ldr	r2, [pc, #20]	; (8006bf4 <vTaskSwitchContext+0xc4>)
 8006bde:	4422      	add	r2, r4
 8006be0:	6050      	str	r0, [r2, #4]
 8006be2:	e7f0      	b.n	8006bc6 <vTaskSwitchContext+0x96>
 8006be4:	200004e4 	.word	0x200004e4
 8006be8:	20000568 	.word	0x20000568
 8006bec:	20000444 	.word	0x20000444
 8006bf0:	200004ec 	.word	0x200004ec
 8006bf4:	20000450 	.word	0x20000450

08006bf8 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006bf8:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006bfe:	4b0d      	ldr	r3, [pc, #52]	; (8006c34 <prvTaskExitError+0x3c>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c06:	d008      	beq.n	8006c1a <prvTaskExitError+0x22>
 8006c08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c0c:	f383 8811 	msr	BASEPRI, r3
 8006c10:	f3bf 8f6f 	isb	sy
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	e7fe      	b.n	8006c18 <prvTaskExitError+0x20>
 8006c1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c1e:	f383 8811 	msr	BASEPRI, r3
 8006c22:	f3bf 8f6f 	isb	sy
 8006c26:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006c2a:	9b01      	ldr	r3, [sp, #4]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d0fc      	beq.n	8006c2a <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006c30:	b002      	add	sp, #8
 8006c32:	4770      	bx	lr
 8006c34:	20000084 	.word	0x20000084

08006c38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006c38:	4808      	ldr	r0, [pc, #32]	; (8006c5c <prvPortStartFirstTask+0x24>)
 8006c3a:	6800      	ldr	r0, [r0, #0]
 8006c3c:	6800      	ldr	r0, [r0, #0]
 8006c3e:	f380 8808 	msr	MSP, r0
 8006c42:	f04f 0000 	mov.w	r0, #0
 8006c46:	f380 8814 	msr	CONTROL, r0
 8006c4a:	b662      	cpsie	i
 8006c4c:	b661      	cpsie	f
 8006c4e:	f3bf 8f4f 	dsb	sy
 8006c52:	f3bf 8f6f 	isb	sy
 8006c56:	df00      	svc	0
 8006c58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006c5a:	0000      	.short	0x0000
 8006c5c:	e000ed08 	.word	0xe000ed08

08006c60 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006c60:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006c70 <vPortEnableVFP+0x10>
 8006c64:	6801      	ldr	r1, [r0, #0]
 8006c66:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006c6a:	6001      	str	r1, [r0, #0]
 8006c6c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006c6e:	0000      	.short	0x0000
 8006c70:	e000ed88 	.word	0xe000ed88

08006c74 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006c74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c78:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006c7c:	f021 0101 	bic.w	r1, r1, #1
 8006c80:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006c84:	4b05      	ldr	r3, [pc, #20]	; (8006c9c <pxPortInitialiseStack+0x28>)
 8006c86:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006c8a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006c8e:	f06f 0302 	mvn.w	r3, #2
 8006c92:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8006c96:	3844      	subs	r0, #68	; 0x44
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	08006bf9 	.word	0x08006bf9

08006ca0 <SVC_Handler>:
	__asm volatile (
 8006ca0:	4b07      	ldr	r3, [pc, #28]	; (8006cc0 <pxCurrentTCBConst2>)
 8006ca2:	6819      	ldr	r1, [r3, #0]
 8006ca4:	6808      	ldr	r0, [r1, #0]
 8006ca6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006caa:	f380 8809 	msr	PSP, r0
 8006cae:	f3bf 8f6f 	isb	sy
 8006cb2:	f04f 0000 	mov.w	r0, #0
 8006cb6:	f380 8811 	msr	BASEPRI, r0
 8006cba:	4770      	bx	lr
 8006cbc:	f3af 8000 	nop.w

08006cc0 <pxCurrentTCBConst2>:
 8006cc0:	20000444 	.word	0x20000444

08006cc4 <vPortEnterCritical>:
 8006cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cc8:	f383 8811 	msr	BASEPRI, r3
 8006ccc:	f3bf 8f6f 	isb	sy
 8006cd0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8006cd4:	4a0a      	ldr	r2, [pc, #40]	; (8006d00 <vPortEnterCritical+0x3c>)
 8006cd6:	6813      	ldr	r3, [r2, #0]
 8006cd8:	3301      	adds	r3, #1
 8006cda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d000      	beq.n	8006ce2 <vPortEnterCritical+0x1e>
}
 8006ce0:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ce2:	4b08      	ldr	r3, [pc, #32]	; (8006d04 <vPortEnterCritical+0x40>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006cea:	d0f9      	beq.n	8006ce0 <vPortEnterCritical+0x1c>
 8006cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf0:	f383 8811 	msr	BASEPRI, r3
 8006cf4:	f3bf 8f6f 	isb	sy
 8006cf8:	f3bf 8f4f 	dsb	sy
 8006cfc:	e7fe      	b.n	8006cfc <vPortEnterCritical+0x38>
 8006cfe:	bf00      	nop
 8006d00:	20000084 	.word	0x20000084
 8006d04:	e000ed04 	.word	0xe000ed04

08006d08 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8006d08:	4b09      	ldr	r3, [pc, #36]	; (8006d30 <vPortExitCritical+0x28>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	b943      	cbnz	r3, 8006d20 <vPortExitCritical+0x18>
 8006d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	e7fe      	b.n	8006d1e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8006d20:	3b01      	subs	r3, #1
 8006d22:	4a03      	ldr	r2, [pc, #12]	; (8006d30 <vPortExitCritical+0x28>)
 8006d24:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006d26:	b90b      	cbnz	r3, 8006d2c <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006d28:	f383 8811 	msr	BASEPRI, r3
}
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop
 8006d30:	20000084 	.word	0x20000084
	...

08006d40 <PendSV_Handler>:
	__asm volatile
 8006d40:	f3ef 8009 	mrs	r0, PSP
 8006d44:	f3bf 8f6f 	isb	sy
 8006d48:	4b15      	ldr	r3, [pc, #84]	; (8006da0 <pxCurrentTCBConst>)
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	f01e 0f10 	tst.w	lr, #16
 8006d50:	bf08      	it	eq
 8006d52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006d56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d5a:	6010      	str	r0, [r2, #0]
 8006d5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006d60:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006d64:	f380 8811 	msr	BASEPRI, r0
 8006d68:	f3bf 8f4f 	dsb	sy
 8006d6c:	f3bf 8f6f 	isb	sy
 8006d70:	f7ff fede 	bl	8006b30 <vTaskSwitchContext>
 8006d74:	f04f 0000 	mov.w	r0, #0
 8006d78:	f380 8811 	msr	BASEPRI, r0
 8006d7c:	bc09      	pop	{r0, r3}
 8006d7e:	6819      	ldr	r1, [r3, #0]
 8006d80:	6808      	ldr	r0, [r1, #0]
 8006d82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d86:	f01e 0f10 	tst.w	lr, #16
 8006d8a:	bf08      	it	eq
 8006d8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006d90:	f380 8809 	msr	PSP, r0
 8006d94:	f3bf 8f6f 	isb	sy
 8006d98:	4770      	bx	lr
 8006d9a:	bf00      	nop
 8006d9c:	f3af 8000 	nop.w

08006da0 <pxCurrentTCBConst>:
 8006da0:	20000444 	.word	0x20000444

08006da4 <SysTick_Handler>:
{
 8006da4:	b508      	push	{r3, lr}
	__asm volatile
 8006da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006daa:	f383 8811 	msr	BASEPRI, r3
 8006dae:	f3bf 8f6f 	isb	sy
 8006db2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8006db6:	f7ff fd8d 	bl	80068d4 <xTaskIncrementTick>
 8006dba:	b118      	cbz	r0, 8006dc4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006dbc:	4b03      	ldr	r3, [pc, #12]	; (8006dcc <SysTick_Handler+0x28>)
 8006dbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dc2:	601a      	str	r2, [r3, #0]
	__asm volatile
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	f383 8811 	msr	BASEPRI, r3
}
 8006dca:	bd08      	pop	{r3, pc}
 8006dcc:	e000ed04 	.word	0xe000ed04

08006dd0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006dd0:	4a08      	ldr	r2, [pc, #32]	; (8006df4 <vPortSetupTimerInterrupt+0x24>)
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006dd6:	4908      	ldr	r1, [pc, #32]	; (8006df8 <vPortSetupTimerInterrupt+0x28>)
 8006dd8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006dda:	4b08      	ldr	r3, [pc, #32]	; (8006dfc <vPortSetupTimerInterrupt+0x2c>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4908      	ldr	r1, [pc, #32]	; (8006e00 <vPortSetupTimerInterrupt+0x30>)
 8006de0:	fba1 1303 	umull	r1, r3, r1, r3
 8006de4:	099b      	lsrs	r3, r3, #6
 8006de6:	3b01      	subs	r3, #1
 8006de8:	4906      	ldr	r1, [pc, #24]	; (8006e04 <vPortSetupTimerInterrupt+0x34>)
 8006dea:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006dec:	2307      	movs	r3, #7
 8006dee:	6013      	str	r3, [r2, #0]
}
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	e000e010 	.word	0xe000e010
 8006df8:	e000e018 	.word	0xe000e018
 8006dfc:	20000078 	.word	0x20000078
 8006e00:	10624dd3 	.word	0x10624dd3
 8006e04:	e000e014 	.word	0xe000e014

08006e08 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006e08:	4b3a      	ldr	r3, [pc, #232]	; (8006ef4 <xPortStartScheduler+0xec>)
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	4b3a      	ldr	r3, [pc, #232]	; (8006ef8 <xPortStartScheduler+0xf0>)
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d029      	beq.n	8006e66 <xPortStartScheduler+0x5e>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006e12:	4b38      	ldr	r3, [pc, #224]	; (8006ef4 <xPortStartScheduler+0xec>)
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	4b39      	ldr	r3, [pc, #228]	; (8006efc <xPortStartScheduler+0xf4>)
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d02d      	beq.n	8006e78 <xPortStartScheduler+0x70>
{
 8006e1c:	b510      	push	{r4, lr}
 8006e1e:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006e20:	4b37      	ldr	r3, [pc, #220]	; (8006f00 <xPortStartScheduler+0xf8>)
 8006e22:	781a      	ldrb	r2, [r3, #0]
 8006e24:	b2d2      	uxtb	r2, r2
 8006e26:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006e28:	22ff      	movs	r2, #255	; 0xff
 8006e2a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006e2c:	781b      	ldrb	r3, [r3, #0]
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006e34:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006e38:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006e3c:	4a31      	ldr	r2, [pc, #196]	; (8006f04 <xPortStartScheduler+0xfc>)
 8006e3e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006e40:	4b31      	ldr	r3, [pc, #196]	; (8006f08 <xPortStartScheduler+0x100>)
 8006e42:	2207      	movs	r2, #7
 8006e44:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006e46:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006e4a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006e4e:	d01c      	beq.n	8006e8a <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
 8006e50:	4a2d      	ldr	r2, [pc, #180]	; (8006f08 <xPortStartScheduler+0x100>)
 8006e52:	6813      	ldr	r3, [r2, #0]
 8006e54:	3b01      	subs	r3, #1
 8006e56:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006e58:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006e5c:	005b      	lsls	r3, r3, #1
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	f88d 3003 	strb.w	r3, [sp, #3]
 8006e64:	e7ef      	b.n	8006e46 <xPortStartScheduler+0x3e>
	__asm volatile
 8006e66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e6a:	f383 8811 	msr	BASEPRI, r3
 8006e6e:	f3bf 8f6f 	isb	sy
 8006e72:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006e76:	e7fe      	b.n	8006e76 <xPortStartScheduler+0x6e>
 8006e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e7c:	f383 8811 	msr	BASEPRI, r3
 8006e80:	f3bf 8f6f 	isb	sy
 8006e84:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006e88:	e7fe      	b.n	8006e88 <xPortStartScheduler+0x80>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006e8a:	4b1f      	ldr	r3, [pc, #124]	; (8006f08 <xPortStartScheduler+0x100>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	2b03      	cmp	r3, #3
 8006e90:	d008      	beq.n	8006ea4 <xPortStartScheduler+0x9c>
 8006e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e96:	f383 8811 	msr	BASEPRI, r3
 8006e9a:	f3bf 8f6f 	isb	sy
 8006e9e:	f3bf 8f4f 	dsb	sy
 8006ea2:	e7fe      	b.n	8006ea2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ea4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006ea6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006eaa:	4a17      	ldr	r2, [pc, #92]	; (8006f08 <xPortStartScheduler+0x100>)
 8006eac:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006eae:	9b01      	ldr	r3, [sp, #4]
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	4a13      	ldr	r2, [pc, #76]	; (8006f00 <xPortStartScheduler+0xf8>)
 8006eb4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006eb6:	4b15      	ldr	r3, [pc, #84]	; (8006f0c <xPortStartScheduler+0x104>)
 8006eb8:	681a      	ldr	r2, [r3, #0]
 8006eba:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8006ebe:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8006ec6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8006ec8:	f7ff ff82 	bl	8006dd0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8006ecc:	2400      	movs	r4, #0
 8006ece:	4b10      	ldr	r3, [pc, #64]	; (8006f10 <xPortStartScheduler+0x108>)
 8006ed0:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 8006ed2:	f7ff fec5 	bl	8006c60 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006ed6:	4a0f      	ldr	r2, [pc, #60]	; (8006f14 <xPortStartScheduler+0x10c>)
 8006ed8:	6813      	ldr	r3, [r2, #0]
 8006eda:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006ede:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8006ee0:	f7ff feaa 	bl	8006c38 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8006ee4:	f7ff fe24 	bl	8006b30 <vTaskSwitchContext>
	prvTaskExitError();
 8006ee8:	f7ff fe86 	bl	8006bf8 <prvTaskExitError>
}
 8006eec:	4620      	mov	r0, r4
 8006eee:	b002      	add	sp, #8
 8006ef0:	bd10      	pop	{r4, pc}
 8006ef2:	bf00      	nop
 8006ef4:	e000ed00 	.word	0xe000ed00
 8006ef8:	410fc271 	.word	0x410fc271
 8006efc:	410fc270 	.word	0x410fc270
 8006f00:	e000e400 	.word	0xe000e400
 8006f04:	2000056c 	.word	0x2000056c
 8006f08:	20000570 	.word	0x20000570
 8006f0c:	e000ed20 	.word	0xe000ed20
 8006f10:	20000084 	.word	0x20000084
 8006f14:	e000ef34 	.word	0xe000ef34

08006f18 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f18:	4a12      	ldr	r2, [pc, #72]	; (8006f64 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f1a:	f012 0f07 	tst.w	r2, #7
 8006f1e:	d01e      	beq.n	8006f5e <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f20:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f22:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f26:	f5c1 4300 	rsb	r3, r1, #32768	; 0x8000
 8006f2a:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f2c:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006f2e:	480e      	ldr	r0, [pc, #56]	; (8006f68 <prvHeapInit+0x50>)
 8006f30:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006f32:	2100      	movs	r1, #0
 8006f34:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006f36:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8006f38:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f3a:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8006f3e:	480b      	ldr	r0, [pc, #44]	; (8006f6c <prvHeapInit+0x54>)
 8006f40:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8006f42:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006f44:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006f46:	1a99      	subs	r1, r3, r2
 8006f48:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006f4a:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f4c:	4b08      	ldr	r3, [pc, #32]	; (8006f70 <prvHeapInit+0x58>)
 8006f4e:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006f50:	4b08      	ldr	r3, [pc, #32]	; (8006f74 <prvHeapInit+0x5c>)
 8006f52:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006f54:	4b08      	ldr	r3, [pc, #32]	; (8006f78 <prvHeapInit+0x60>)
 8006f56:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006f5a:	601a      	str	r2, [r3, #0]
}
 8006f5c:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f62:	e7e4      	b.n	8006f2e <prvHeapInit+0x16>
 8006f64:	20000578 	.word	0x20000578
 8006f68:	2000858c 	.word	0x2000858c
 8006f6c:	20000574 	.word	0x20000574
 8006f70:	20008580 	.word	0x20008580
 8006f74:	2000857c 	.word	0x2000857c
 8006f78:	20008578 	.word	0x20008578

08006f7c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006f7c:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006f7e:	4b13      	ldr	r3, [pc, #76]	; (8006fcc <prvInsertBlockIntoFreeList+0x50>)
 8006f80:	461a      	mov	r2, r3
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4283      	cmp	r3, r0
 8006f86:	d3fb      	bcc.n	8006f80 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006f88:	6851      	ldr	r1, [r2, #4]
 8006f8a:	1854      	adds	r4, r2, r1
 8006f8c:	4284      	cmp	r4, r0
 8006f8e:	d00a      	beq.n	8006fa6 <prvInsertBlockIntoFreeList+0x2a>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006f90:	6841      	ldr	r1, [r0, #4]
 8006f92:	1844      	adds	r4, r0, r1
 8006f94:	42a3      	cmp	r3, r4
 8006f96:	d00b      	beq.n	8006fb0 <prvInsertBlockIntoFreeList+0x34>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006f98:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006f9a:	4290      	cmp	r0, r2
 8006f9c:	d000      	beq.n	8006fa0 <prvInsertBlockIntoFreeList+0x24>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006f9e:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fa0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006fa4:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006fa6:	6840      	ldr	r0, [r0, #4]
 8006fa8:	4401      	add	r1, r0
 8006faa:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
 8006fac:	4610      	mov	r0, r2
 8006fae:	e7ef      	b.n	8006f90 <prvInsertBlockIntoFreeList+0x14>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006fb0:	4c07      	ldr	r4, [pc, #28]	; (8006fd0 <prvInsertBlockIntoFreeList+0x54>)
 8006fb2:	6824      	ldr	r4, [r4, #0]
 8006fb4:	42a3      	cmp	r3, r4
 8006fb6:	d006      	beq.n	8006fc6 <prvInsertBlockIntoFreeList+0x4a>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	4419      	add	r1, r3
 8006fbc:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006fbe:	6813      	ldr	r3, [r2, #0]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	6003      	str	r3, [r0, #0]
 8006fc4:	e7e9      	b.n	8006f9a <prvInsertBlockIntoFreeList+0x1e>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006fc6:	6004      	str	r4, [r0, #0]
 8006fc8:	e7e7      	b.n	8006f9a <prvInsertBlockIntoFreeList+0x1e>
 8006fca:	bf00      	nop
 8006fcc:	2000858c 	.word	0x2000858c
 8006fd0:	20000574 	.word	0x20000574

08006fd4 <pvPortMalloc>:
{
 8006fd4:	b570      	push	{r4, r5, r6, lr}
 8006fd6:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8006fd8:	f7ff fc74 	bl	80068c4 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8006fdc:	4b3b      	ldr	r3, [pc, #236]	; (80070cc <pvPortMalloc+0xf8>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	b19b      	cbz	r3, 800700a <pvPortMalloc+0x36>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006fe2:	4b3b      	ldr	r3, [pc, #236]	; (80070d0 <pvPortMalloc+0xfc>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	421c      	tst	r4, r3
 8006fe8:	d112      	bne.n	8007010 <pvPortMalloc+0x3c>
			if( xWantedSize > 0 )
 8006fea:	b134      	cbz	r4, 8006ffa <pvPortMalloc+0x26>
				xWantedSize += xHeapStructSize;
 8006fec:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006fee:	f014 0f07 	tst.w	r4, #7
 8006ff2:	d002      	beq.n	8006ffa <pvPortMalloc+0x26>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006ff4:	f024 0407 	bic.w	r4, r4, #7
 8006ff8:	3408      	adds	r4, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006ffa:	b1d4      	cbz	r4, 8007032 <pvPortMalloc+0x5e>
 8006ffc:	4b35      	ldr	r3, [pc, #212]	; (80070d4 <pvPortMalloc+0x100>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	42a3      	cmp	r3, r4
 8007002:	d31a      	bcc.n	800703a <pvPortMalloc+0x66>
				pxBlock = xStart.pxNextFreeBlock;
 8007004:	4b34      	ldr	r3, [pc, #208]	; (80070d8 <pvPortMalloc+0x104>)
 8007006:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007008:	e01d      	b.n	8007046 <pvPortMalloc+0x72>
			prvHeapInit();
 800700a:	f7ff ff85 	bl	8006f18 <prvHeapInit>
 800700e:	e7e8      	b.n	8006fe2 <pvPortMalloc+0xe>
	( void ) xTaskResumeAll();
 8007010:	f7ff fcec 	bl	80069ec <xTaskResumeAll>
void *pvReturn = NULL;
 8007014:	2600      	movs	r6, #0
			vApplicationMallocFailedHook();
 8007016:	f7fa fb4f 	bl	80016b8 <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800701a:	f016 0f07 	tst.w	r6, #7
 800701e:	d053      	beq.n	80070c8 <pvPortMalloc+0xf4>
 8007020:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007024:	f383 8811 	msr	BASEPRI, r3
 8007028:	f3bf 8f6f 	isb	sy
 800702c:	f3bf 8f4f 	dsb	sy
 8007030:	e7fe      	b.n	8007030 <pvPortMalloc+0x5c>
	( void ) xTaskResumeAll();
 8007032:	f7ff fcdb 	bl	80069ec <xTaskResumeAll>
void *pvReturn = NULL;
 8007036:	2600      	movs	r6, #0
 8007038:	e7ed      	b.n	8007016 <pvPortMalloc+0x42>
	( void ) xTaskResumeAll();
 800703a:	f7ff fcd7 	bl	80069ec <xTaskResumeAll>
void *pvReturn = NULL;
 800703e:	2600      	movs	r6, #0
 8007040:	e7e9      	b.n	8007016 <pvPortMalloc+0x42>
					pxPreviousBlock = pxBlock;
 8007042:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 8007044:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007046:	686a      	ldr	r2, [r5, #4]
 8007048:	42a2      	cmp	r2, r4
 800704a:	d202      	bcs.n	8007052 <pvPortMalloc+0x7e>
 800704c:	682a      	ldr	r2, [r5, #0]
 800704e:	2a00      	cmp	r2, #0
 8007050:	d1f7      	bne.n	8007042 <pvPortMalloc+0x6e>
				if( pxBlock != pxEnd )
 8007052:	4a1e      	ldr	r2, [pc, #120]	; (80070cc <pvPortMalloc+0xf8>)
 8007054:	6812      	ldr	r2, [r2, #0]
 8007056:	42aa      	cmp	r2, r5
 8007058:	d014      	beq.n	8007084 <pvPortMalloc+0xb0>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800705a:	681e      	ldr	r6, [r3, #0]
 800705c:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800705e:	682a      	ldr	r2, [r5, #0]
 8007060:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007062:	686b      	ldr	r3, [r5, #4]
 8007064:	1b1b      	subs	r3, r3, r4
 8007066:	2b10      	cmp	r3, #16
 8007068:	d914      	bls.n	8007094 <pvPortMalloc+0xc0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800706a:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800706c:	f010 0f07 	tst.w	r0, #7
 8007070:	d00c      	beq.n	800708c <pvPortMalloc+0xb8>
 8007072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007076:	f383 8811 	msr	BASEPRI, r3
 800707a:	f3bf 8f6f 	isb	sy
 800707e:	f3bf 8f4f 	dsb	sy
 8007082:	e7fe      	b.n	8007082 <pvPortMalloc+0xae>
	( void ) xTaskResumeAll();
 8007084:	f7ff fcb2 	bl	80069ec <xTaskResumeAll>
void *pvReturn = NULL;
 8007088:	2600      	movs	r6, #0
 800708a:	e7c4      	b.n	8007016 <pvPortMalloc+0x42>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800708c:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 800708e:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007090:	f7ff ff74 	bl	8006f7c <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007094:	686a      	ldr	r2, [r5, #4]
 8007096:	490f      	ldr	r1, [pc, #60]	; (80070d4 <pvPortMalloc+0x100>)
 8007098:	680b      	ldr	r3, [r1, #0]
 800709a:	1a9b      	subs	r3, r3, r2
 800709c:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800709e:	490f      	ldr	r1, [pc, #60]	; (80070dc <pvPortMalloc+0x108>)
 80070a0:	6809      	ldr	r1, [r1, #0]
 80070a2:	428b      	cmp	r3, r1
 80070a4:	d201      	bcs.n	80070aa <pvPortMalloc+0xd6>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80070a6:	490d      	ldr	r1, [pc, #52]	; (80070dc <pvPortMalloc+0x108>)
 80070a8:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80070aa:	4b09      	ldr	r3, [pc, #36]	; (80070d0 <pvPortMalloc+0xfc>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4313      	orrs	r3, r2
 80070b0:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80070b2:	2300      	movs	r3, #0
 80070b4:	602b      	str	r3, [r5, #0]
					xNumberOfSuccessfulAllocations++;
 80070b6:	4a0a      	ldr	r2, [pc, #40]	; (80070e0 <pvPortMalloc+0x10c>)
 80070b8:	6813      	ldr	r3, [r2, #0]
 80070ba:	3301      	adds	r3, #1
 80070bc:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 80070be:	f7ff fc95 	bl	80069ec <xTaskResumeAll>
		if( pvReturn == NULL )
 80070c2:	2e00      	cmp	r6, #0
 80070c4:	d1a9      	bne.n	800701a <pvPortMalloc+0x46>
 80070c6:	e7a6      	b.n	8007016 <pvPortMalloc+0x42>
}
 80070c8:	4630      	mov	r0, r6
 80070ca:	bd70      	pop	{r4, r5, r6, pc}
 80070cc:	20000574 	.word	0x20000574
 80070d0:	20008578 	.word	0x20008578
 80070d4:	2000857c 	.word	0x2000857c
 80070d8:	2000858c 	.word	0x2000858c
 80070dc:	20008580 	.word	0x20008580
 80070e0:	20008584 	.word	0x20008584

080070e4 <vPortFree>:
	if( pv != NULL )
 80070e4:	2800      	cmp	r0, #0
 80070e6:	d034      	beq.n	8007152 <vPortFree+0x6e>
{
 80070e8:	b538      	push	{r3, r4, r5, lr}
 80070ea:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 80070ec:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80070f0:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80070f4:	4a17      	ldr	r2, [pc, #92]	; (8007154 <vPortFree+0x70>)
 80070f6:	6812      	ldr	r2, [r2, #0]
 80070f8:	4213      	tst	r3, r2
 80070fa:	d108      	bne.n	800710e <vPortFree+0x2a>
 80070fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007100:	f383 8811 	msr	BASEPRI, r3
 8007104:	f3bf 8f6f 	isb	sy
 8007108:	f3bf 8f4f 	dsb	sy
 800710c:	e7fe      	b.n	800710c <vPortFree+0x28>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800710e:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8007112:	b141      	cbz	r1, 8007126 <vPortFree+0x42>
 8007114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007118:	f383 8811 	msr	BASEPRI, r3
 800711c:	f3bf 8f6f 	isb	sy
 8007120:	f3bf 8f4f 	dsb	sy
 8007124:	e7fe      	b.n	8007124 <vPortFree+0x40>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007126:	ea23 0302 	bic.w	r3, r3, r2
 800712a:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800712e:	f7ff fbc9 	bl	80068c4 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007132:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8007136:	4a08      	ldr	r2, [pc, #32]	; (8007158 <vPortFree+0x74>)
 8007138:	6813      	ldr	r3, [r2, #0]
 800713a:	440b      	add	r3, r1
 800713c:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800713e:	4628      	mov	r0, r5
 8007140:	f7ff ff1c 	bl	8006f7c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007144:	4a05      	ldr	r2, [pc, #20]	; (800715c <vPortFree+0x78>)
 8007146:	6813      	ldr	r3, [r2, #0]
 8007148:	3301      	adds	r3, #1
 800714a:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 800714c:	f7ff fc4e 	bl	80069ec <xTaskResumeAll>
}
 8007150:	bd38      	pop	{r3, r4, r5, pc}
 8007152:	4770      	bx	lr
 8007154:	20008578 	.word	0x20008578
 8007158:	2000857c 	.word	0x2000857c
 800715c:	20008588 	.word	0x20008588

08007160 <__errno>:
 8007160:	4b01      	ldr	r3, [pc, #4]	; (8007168 <__errno+0x8>)
 8007162:	6818      	ldr	r0, [r3, #0]
 8007164:	4770      	bx	lr
 8007166:	bf00      	nop
 8007168:	20000088 	.word	0x20000088

0800716c <__libc_init_array>:
 800716c:	b570      	push	{r4, r5, r6, lr}
 800716e:	4d0d      	ldr	r5, [pc, #52]	; (80071a4 <__libc_init_array+0x38>)
 8007170:	4c0d      	ldr	r4, [pc, #52]	; (80071a8 <__libc_init_array+0x3c>)
 8007172:	1b64      	subs	r4, r4, r5
 8007174:	10a4      	asrs	r4, r4, #2
 8007176:	2600      	movs	r6, #0
 8007178:	42a6      	cmp	r6, r4
 800717a:	d109      	bne.n	8007190 <__libc_init_array+0x24>
 800717c:	4d0b      	ldr	r5, [pc, #44]	; (80071ac <__libc_init_array+0x40>)
 800717e:	4c0c      	ldr	r4, [pc, #48]	; (80071b0 <__libc_init_array+0x44>)
 8007180:	f000 fc4e 	bl	8007a20 <_init>
 8007184:	1b64      	subs	r4, r4, r5
 8007186:	10a4      	asrs	r4, r4, #2
 8007188:	2600      	movs	r6, #0
 800718a:	42a6      	cmp	r6, r4
 800718c:	d105      	bne.n	800719a <__libc_init_array+0x2e>
 800718e:	bd70      	pop	{r4, r5, r6, pc}
 8007190:	f855 3b04 	ldr.w	r3, [r5], #4
 8007194:	4798      	blx	r3
 8007196:	3601      	adds	r6, #1
 8007198:	e7ee      	b.n	8007178 <__libc_init_array+0xc>
 800719a:	f855 3b04 	ldr.w	r3, [r5], #4
 800719e:	4798      	blx	r3
 80071a0:	3601      	adds	r6, #1
 80071a2:	e7f2      	b.n	800718a <__libc_init_array+0x1e>
 80071a4:	0800a1cc 	.word	0x0800a1cc
 80071a8:	0800a1cc 	.word	0x0800a1cc
 80071ac:	0800a1cc 	.word	0x0800a1cc
 80071b0:	0800a1d0 	.word	0x0800a1d0

080071b4 <memcpy>:
 80071b4:	440a      	add	r2, r1
 80071b6:	4291      	cmp	r1, r2
 80071b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80071bc:	d100      	bne.n	80071c0 <memcpy+0xc>
 80071be:	4770      	bx	lr
 80071c0:	b510      	push	{r4, lr}
 80071c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071ca:	4291      	cmp	r1, r2
 80071cc:	d1f9      	bne.n	80071c2 <memcpy+0xe>
 80071ce:	bd10      	pop	{r4, pc}

080071d0 <memset>:
 80071d0:	4402      	add	r2, r0
 80071d2:	4603      	mov	r3, r0
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d100      	bne.n	80071da <memset+0xa>
 80071d8:	4770      	bx	lr
 80071da:	f803 1b01 	strb.w	r1, [r3], #1
 80071de:	e7f9      	b.n	80071d4 <memset+0x4>

080071e0 <siprintf>:
 80071e0:	b40e      	push	{r1, r2, r3}
 80071e2:	b500      	push	{lr}
 80071e4:	b09c      	sub	sp, #112	; 0x70
 80071e6:	ab1d      	add	r3, sp, #116	; 0x74
 80071e8:	9002      	str	r0, [sp, #8]
 80071ea:	9006      	str	r0, [sp, #24]
 80071ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80071f0:	4809      	ldr	r0, [pc, #36]	; (8007218 <siprintf+0x38>)
 80071f2:	9107      	str	r1, [sp, #28]
 80071f4:	9104      	str	r1, [sp, #16]
 80071f6:	4909      	ldr	r1, [pc, #36]	; (800721c <siprintf+0x3c>)
 80071f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80071fc:	9105      	str	r1, [sp, #20]
 80071fe:	6800      	ldr	r0, [r0, #0]
 8007200:	9301      	str	r3, [sp, #4]
 8007202:	a902      	add	r1, sp, #8
 8007204:	f000 f8c4 	bl	8007390 <_svfiprintf_r>
 8007208:	9b02      	ldr	r3, [sp, #8]
 800720a:	2200      	movs	r2, #0
 800720c:	701a      	strb	r2, [r3, #0]
 800720e:	b01c      	add	sp, #112	; 0x70
 8007210:	f85d eb04 	ldr.w	lr, [sp], #4
 8007214:	b003      	add	sp, #12
 8007216:	4770      	bx	lr
 8007218:	20000088 	.word	0x20000088
 800721c:	ffff0208 	.word	0xffff0208

08007220 <__retarget_lock_acquire_recursive>:
 8007220:	4770      	bx	lr

08007222 <__retarget_lock_release_recursive>:
 8007222:	4770      	bx	lr

08007224 <_malloc_r>:
 8007224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007226:	1ccd      	adds	r5, r1, #3
 8007228:	f025 0503 	bic.w	r5, r5, #3
 800722c:	3508      	adds	r5, #8
 800722e:	2d0c      	cmp	r5, #12
 8007230:	bf38      	it	cc
 8007232:	250c      	movcc	r5, #12
 8007234:	2d00      	cmp	r5, #0
 8007236:	4606      	mov	r6, r0
 8007238:	db01      	blt.n	800723e <_malloc_r+0x1a>
 800723a:	42a9      	cmp	r1, r5
 800723c:	d903      	bls.n	8007246 <_malloc_r+0x22>
 800723e:	230c      	movs	r3, #12
 8007240:	6033      	str	r3, [r6, #0]
 8007242:	2000      	movs	r0, #0
 8007244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007246:	f000 fb61 	bl	800790c <__malloc_lock>
 800724a:	4921      	ldr	r1, [pc, #132]	; (80072d0 <_malloc_r+0xac>)
 800724c:	680a      	ldr	r2, [r1, #0]
 800724e:	4614      	mov	r4, r2
 8007250:	b99c      	cbnz	r4, 800727a <_malloc_r+0x56>
 8007252:	4f20      	ldr	r7, [pc, #128]	; (80072d4 <_malloc_r+0xb0>)
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	b923      	cbnz	r3, 8007262 <_malloc_r+0x3e>
 8007258:	4621      	mov	r1, r4
 800725a:	4630      	mov	r0, r6
 800725c:	f000 fb2c 	bl	80078b8 <_sbrk_r>
 8007260:	6038      	str	r0, [r7, #0]
 8007262:	4629      	mov	r1, r5
 8007264:	4630      	mov	r0, r6
 8007266:	f000 fb27 	bl	80078b8 <_sbrk_r>
 800726a:	1c43      	adds	r3, r0, #1
 800726c:	d123      	bne.n	80072b6 <_malloc_r+0x92>
 800726e:	230c      	movs	r3, #12
 8007270:	6033      	str	r3, [r6, #0]
 8007272:	4630      	mov	r0, r6
 8007274:	f000 fb50 	bl	8007918 <__malloc_unlock>
 8007278:	e7e3      	b.n	8007242 <_malloc_r+0x1e>
 800727a:	6823      	ldr	r3, [r4, #0]
 800727c:	1b5b      	subs	r3, r3, r5
 800727e:	d417      	bmi.n	80072b0 <_malloc_r+0x8c>
 8007280:	2b0b      	cmp	r3, #11
 8007282:	d903      	bls.n	800728c <_malloc_r+0x68>
 8007284:	6023      	str	r3, [r4, #0]
 8007286:	441c      	add	r4, r3
 8007288:	6025      	str	r5, [r4, #0]
 800728a:	e004      	b.n	8007296 <_malloc_r+0x72>
 800728c:	6863      	ldr	r3, [r4, #4]
 800728e:	42a2      	cmp	r2, r4
 8007290:	bf0c      	ite	eq
 8007292:	600b      	streq	r3, [r1, #0]
 8007294:	6053      	strne	r3, [r2, #4]
 8007296:	4630      	mov	r0, r6
 8007298:	f000 fb3e 	bl	8007918 <__malloc_unlock>
 800729c:	f104 000b 	add.w	r0, r4, #11
 80072a0:	1d23      	adds	r3, r4, #4
 80072a2:	f020 0007 	bic.w	r0, r0, #7
 80072a6:	1ac2      	subs	r2, r0, r3
 80072a8:	d0cc      	beq.n	8007244 <_malloc_r+0x20>
 80072aa:	1a1b      	subs	r3, r3, r0
 80072ac:	50a3      	str	r3, [r4, r2]
 80072ae:	e7c9      	b.n	8007244 <_malloc_r+0x20>
 80072b0:	4622      	mov	r2, r4
 80072b2:	6864      	ldr	r4, [r4, #4]
 80072b4:	e7cc      	b.n	8007250 <_malloc_r+0x2c>
 80072b6:	1cc4      	adds	r4, r0, #3
 80072b8:	f024 0403 	bic.w	r4, r4, #3
 80072bc:	42a0      	cmp	r0, r4
 80072be:	d0e3      	beq.n	8007288 <_malloc_r+0x64>
 80072c0:	1a21      	subs	r1, r4, r0
 80072c2:	4630      	mov	r0, r6
 80072c4:	f000 faf8 	bl	80078b8 <_sbrk_r>
 80072c8:	3001      	adds	r0, #1
 80072ca:	d1dd      	bne.n	8007288 <_malloc_r+0x64>
 80072cc:	e7cf      	b.n	800726e <_malloc_r+0x4a>
 80072ce:	bf00      	nop
 80072d0:	20008594 	.word	0x20008594
 80072d4:	20008598 	.word	0x20008598

080072d8 <__ssputs_r>:
 80072d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072dc:	688e      	ldr	r6, [r1, #8]
 80072de:	429e      	cmp	r6, r3
 80072e0:	4682      	mov	sl, r0
 80072e2:	460c      	mov	r4, r1
 80072e4:	4690      	mov	r8, r2
 80072e6:	461f      	mov	r7, r3
 80072e8:	d838      	bhi.n	800735c <__ssputs_r+0x84>
 80072ea:	898a      	ldrh	r2, [r1, #12]
 80072ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80072f0:	d032      	beq.n	8007358 <__ssputs_r+0x80>
 80072f2:	6825      	ldr	r5, [r4, #0]
 80072f4:	6909      	ldr	r1, [r1, #16]
 80072f6:	eba5 0901 	sub.w	r9, r5, r1
 80072fa:	6965      	ldr	r5, [r4, #20]
 80072fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007300:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007304:	3301      	adds	r3, #1
 8007306:	444b      	add	r3, r9
 8007308:	106d      	asrs	r5, r5, #1
 800730a:	429d      	cmp	r5, r3
 800730c:	bf38      	it	cc
 800730e:	461d      	movcc	r5, r3
 8007310:	0553      	lsls	r3, r2, #21
 8007312:	d531      	bpl.n	8007378 <__ssputs_r+0xa0>
 8007314:	4629      	mov	r1, r5
 8007316:	f7ff ff85 	bl	8007224 <_malloc_r>
 800731a:	4606      	mov	r6, r0
 800731c:	b950      	cbnz	r0, 8007334 <__ssputs_r+0x5c>
 800731e:	230c      	movs	r3, #12
 8007320:	f8ca 3000 	str.w	r3, [sl]
 8007324:	89a3      	ldrh	r3, [r4, #12]
 8007326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800732a:	81a3      	strh	r3, [r4, #12]
 800732c:	f04f 30ff 	mov.w	r0, #4294967295
 8007330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007334:	6921      	ldr	r1, [r4, #16]
 8007336:	464a      	mov	r2, r9
 8007338:	f7ff ff3c 	bl	80071b4 <memcpy>
 800733c:	89a3      	ldrh	r3, [r4, #12]
 800733e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007342:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007346:	81a3      	strh	r3, [r4, #12]
 8007348:	6126      	str	r6, [r4, #16]
 800734a:	6165      	str	r5, [r4, #20]
 800734c:	444e      	add	r6, r9
 800734e:	eba5 0509 	sub.w	r5, r5, r9
 8007352:	6026      	str	r6, [r4, #0]
 8007354:	60a5      	str	r5, [r4, #8]
 8007356:	463e      	mov	r6, r7
 8007358:	42be      	cmp	r6, r7
 800735a:	d900      	bls.n	800735e <__ssputs_r+0x86>
 800735c:	463e      	mov	r6, r7
 800735e:	4632      	mov	r2, r6
 8007360:	6820      	ldr	r0, [r4, #0]
 8007362:	4641      	mov	r1, r8
 8007364:	f000 fab8 	bl	80078d8 <memmove>
 8007368:	68a3      	ldr	r3, [r4, #8]
 800736a:	6822      	ldr	r2, [r4, #0]
 800736c:	1b9b      	subs	r3, r3, r6
 800736e:	4432      	add	r2, r6
 8007370:	60a3      	str	r3, [r4, #8]
 8007372:	6022      	str	r2, [r4, #0]
 8007374:	2000      	movs	r0, #0
 8007376:	e7db      	b.n	8007330 <__ssputs_r+0x58>
 8007378:	462a      	mov	r2, r5
 800737a:	f000 fb23 	bl	80079c4 <_realloc_r>
 800737e:	4606      	mov	r6, r0
 8007380:	2800      	cmp	r0, #0
 8007382:	d1e1      	bne.n	8007348 <__ssputs_r+0x70>
 8007384:	6921      	ldr	r1, [r4, #16]
 8007386:	4650      	mov	r0, sl
 8007388:	f000 facc 	bl	8007924 <_free_r>
 800738c:	e7c7      	b.n	800731e <__ssputs_r+0x46>
	...

08007390 <_svfiprintf_r>:
 8007390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007394:	4698      	mov	r8, r3
 8007396:	898b      	ldrh	r3, [r1, #12]
 8007398:	061b      	lsls	r3, r3, #24
 800739a:	b09d      	sub	sp, #116	; 0x74
 800739c:	4607      	mov	r7, r0
 800739e:	460d      	mov	r5, r1
 80073a0:	4614      	mov	r4, r2
 80073a2:	d50e      	bpl.n	80073c2 <_svfiprintf_r+0x32>
 80073a4:	690b      	ldr	r3, [r1, #16]
 80073a6:	b963      	cbnz	r3, 80073c2 <_svfiprintf_r+0x32>
 80073a8:	2140      	movs	r1, #64	; 0x40
 80073aa:	f7ff ff3b 	bl	8007224 <_malloc_r>
 80073ae:	6028      	str	r0, [r5, #0]
 80073b0:	6128      	str	r0, [r5, #16]
 80073b2:	b920      	cbnz	r0, 80073be <_svfiprintf_r+0x2e>
 80073b4:	230c      	movs	r3, #12
 80073b6:	603b      	str	r3, [r7, #0]
 80073b8:	f04f 30ff 	mov.w	r0, #4294967295
 80073bc:	e0d1      	b.n	8007562 <_svfiprintf_r+0x1d2>
 80073be:	2340      	movs	r3, #64	; 0x40
 80073c0:	616b      	str	r3, [r5, #20]
 80073c2:	2300      	movs	r3, #0
 80073c4:	9309      	str	r3, [sp, #36]	; 0x24
 80073c6:	2320      	movs	r3, #32
 80073c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80073d0:	2330      	movs	r3, #48	; 0x30
 80073d2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800757c <_svfiprintf_r+0x1ec>
 80073d6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073da:	f04f 0901 	mov.w	r9, #1
 80073de:	4623      	mov	r3, r4
 80073e0:	469a      	mov	sl, r3
 80073e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073e6:	b10a      	cbz	r2, 80073ec <_svfiprintf_r+0x5c>
 80073e8:	2a25      	cmp	r2, #37	; 0x25
 80073ea:	d1f9      	bne.n	80073e0 <_svfiprintf_r+0x50>
 80073ec:	ebba 0b04 	subs.w	fp, sl, r4
 80073f0:	d00b      	beq.n	800740a <_svfiprintf_r+0x7a>
 80073f2:	465b      	mov	r3, fp
 80073f4:	4622      	mov	r2, r4
 80073f6:	4629      	mov	r1, r5
 80073f8:	4638      	mov	r0, r7
 80073fa:	f7ff ff6d 	bl	80072d8 <__ssputs_r>
 80073fe:	3001      	adds	r0, #1
 8007400:	f000 80aa 	beq.w	8007558 <_svfiprintf_r+0x1c8>
 8007404:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007406:	445a      	add	r2, fp
 8007408:	9209      	str	r2, [sp, #36]	; 0x24
 800740a:	f89a 3000 	ldrb.w	r3, [sl]
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 80a2 	beq.w	8007558 <_svfiprintf_r+0x1c8>
 8007414:	2300      	movs	r3, #0
 8007416:	f04f 32ff 	mov.w	r2, #4294967295
 800741a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800741e:	f10a 0a01 	add.w	sl, sl, #1
 8007422:	9304      	str	r3, [sp, #16]
 8007424:	9307      	str	r3, [sp, #28]
 8007426:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800742a:	931a      	str	r3, [sp, #104]	; 0x68
 800742c:	4654      	mov	r4, sl
 800742e:	2205      	movs	r2, #5
 8007430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007434:	4851      	ldr	r0, [pc, #324]	; (800757c <_svfiprintf_r+0x1ec>)
 8007436:	f7f8 fedb 	bl	80001f0 <memchr>
 800743a:	9a04      	ldr	r2, [sp, #16]
 800743c:	b9d8      	cbnz	r0, 8007476 <_svfiprintf_r+0xe6>
 800743e:	06d0      	lsls	r0, r2, #27
 8007440:	bf44      	itt	mi
 8007442:	2320      	movmi	r3, #32
 8007444:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007448:	0711      	lsls	r1, r2, #28
 800744a:	bf44      	itt	mi
 800744c:	232b      	movmi	r3, #43	; 0x2b
 800744e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007452:	f89a 3000 	ldrb.w	r3, [sl]
 8007456:	2b2a      	cmp	r3, #42	; 0x2a
 8007458:	d015      	beq.n	8007486 <_svfiprintf_r+0xf6>
 800745a:	9a07      	ldr	r2, [sp, #28]
 800745c:	4654      	mov	r4, sl
 800745e:	2000      	movs	r0, #0
 8007460:	f04f 0c0a 	mov.w	ip, #10
 8007464:	4621      	mov	r1, r4
 8007466:	f811 3b01 	ldrb.w	r3, [r1], #1
 800746a:	3b30      	subs	r3, #48	; 0x30
 800746c:	2b09      	cmp	r3, #9
 800746e:	d94e      	bls.n	800750e <_svfiprintf_r+0x17e>
 8007470:	b1b0      	cbz	r0, 80074a0 <_svfiprintf_r+0x110>
 8007472:	9207      	str	r2, [sp, #28]
 8007474:	e014      	b.n	80074a0 <_svfiprintf_r+0x110>
 8007476:	eba0 0308 	sub.w	r3, r0, r8
 800747a:	fa09 f303 	lsl.w	r3, r9, r3
 800747e:	4313      	orrs	r3, r2
 8007480:	9304      	str	r3, [sp, #16]
 8007482:	46a2      	mov	sl, r4
 8007484:	e7d2      	b.n	800742c <_svfiprintf_r+0x9c>
 8007486:	9b03      	ldr	r3, [sp, #12]
 8007488:	1d19      	adds	r1, r3, #4
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	9103      	str	r1, [sp, #12]
 800748e:	2b00      	cmp	r3, #0
 8007490:	bfbb      	ittet	lt
 8007492:	425b      	neglt	r3, r3
 8007494:	f042 0202 	orrlt.w	r2, r2, #2
 8007498:	9307      	strge	r3, [sp, #28]
 800749a:	9307      	strlt	r3, [sp, #28]
 800749c:	bfb8      	it	lt
 800749e:	9204      	strlt	r2, [sp, #16]
 80074a0:	7823      	ldrb	r3, [r4, #0]
 80074a2:	2b2e      	cmp	r3, #46	; 0x2e
 80074a4:	d10c      	bne.n	80074c0 <_svfiprintf_r+0x130>
 80074a6:	7863      	ldrb	r3, [r4, #1]
 80074a8:	2b2a      	cmp	r3, #42	; 0x2a
 80074aa:	d135      	bne.n	8007518 <_svfiprintf_r+0x188>
 80074ac:	9b03      	ldr	r3, [sp, #12]
 80074ae:	1d1a      	adds	r2, r3, #4
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	9203      	str	r2, [sp, #12]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	bfb8      	it	lt
 80074b8:	f04f 33ff 	movlt.w	r3, #4294967295
 80074bc:	3402      	adds	r4, #2
 80074be:	9305      	str	r3, [sp, #20]
 80074c0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800758c <_svfiprintf_r+0x1fc>
 80074c4:	7821      	ldrb	r1, [r4, #0]
 80074c6:	2203      	movs	r2, #3
 80074c8:	4650      	mov	r0, sl
 80074ca:	f7f8 fe91 	bl	80001f0 <memchr>
 80074ce:	b140      	cbz	r0, 80074e2 <_svfiprintf_r+0x152>
 80074d0:	2340      	movs	r3, #64	; 0x40
 80074d2:	eba0 000a 	sub.w	r0, r0, sl
 80074d6:	fa03 f000 	lsl.w	r0, r3, r0
 80074da:	9b04      	ldr	r3, [sp, #16]
 80074dc:	4303      	orrs	r3, r0
 80074de:	3401      	adds	r4, #1
 80074e0:	9304      	str	r3, [sp, #16]
 80074e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074e6:	4826      	ldr	r0, [pc, #152]	; (8007580 <_svfiprintf_r+0x1f0>)
 80074e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074ec:	2206      	movs	r2, #6
 80074ee:	f7f8 fe7f 	bl	80001f0 <memchr>
 80074f2:	2800      	cmp	r0, #0
 80074f4:	d038      	beq.n	8007568 <_svfiprintf_r+0x1d8>
 80074f6:	4b23      	ldr	r3, [pc, #140]	; (8007584 <_svfiprintf_r+0x1f4>)
 80074f8:	bb1b      	cbnz	r3, 8007542 <_svfiprintf_r+0x1b2>
 80074fa:	9b03      	ldr	r3, [sp, #12]
 80074fc:	3307      	adds	r3, #7
 80074fe:	f023 0307 	bic.w	r3, r3, #7
 8007502:	3308      	adds	r3, #8
 8007504:	9303      	str	r3, [sp, #12]
 8007506:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007508:	4433      	add	r3, r6
 800750a:	9309      	str	r3, [sp, #36]	; 0x24
 800750c:	e767      	b.n	80073de <_svfiprintf_r+0x4e>
 800750e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007512:	460c      	mov	r4, r1
 8007514:	2001      	movs	r0, #1
 8007516:	e7a5      	b.n	8007464 <_svfiprintf_r+0xd4>
 8007518:	2300      	movs	r3, #0
 800751a:	3401      	adds	r4, #1
 800751c:	9305      	str	r3, [sp, #20]
 800751e:	4619      	mov	r1, r3
 8007520:	f04f 0c0a 	mov.w	ip, #10
 8007524:	4620      	mov	r0, r4
 8007526:	f810 2b01 	ldrb.w	r2, [r0], #1
 800752a:	3a30      	subs	r2, #48	; 0x30
 800752c:	2a09      	cmp	r2, #9
 800752e:	d903      	bls.n	8007538 <_svfiprintf_r+0x1a8>
 8007530:	2b00      	cmp	r3, #0
 8007532:	d0c5      	beq.n	80074c0 <_svfiprintf_r+0x130>
 8007534:	9105      	str	r1, [sp, #20]
 8007536:	e7c3      	b.n	80074c0 <_svfiprintf_r+0x130>
 8007538:	fb0c 2101 	mla	r1, ip, r1, r2
 800753c:	4604      	mov	r4, r0
 800753e:	2301      	movs	r3, #1
 8007540:	e7f0      	b.n	8007524 <_svfiprintf_r+0x194>
 8007542:	ab03      	add	r3, sp, #12
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	462a      	mov	r2, r5
 8007548:	4b0f      	ldr	r3, [pc, #60]	; (8007588 <_svfiprintf_r+0x1f8>)
 800754a:	a904      	add	r1, sp, #16
 800754c:	4638      	mov	r0, r7
 800754e:	f3af 8000 	nop.w
 8007552:	1c42      	adds	r2, r0, #1
 8007554:	4606      	mov	r6, r0
 8007556:	d1d6      	bne.n	8007506 <_svfiprintf_r+0x176>
 8007558:	89ab      	ldrh	r3, [r5, #12]
 800755a:	065b      	lsls	r3, r3, #25
 800755c:	f53f af2c 	bmi.w	80073b8 <_svfiprintf_r+0x28>
 8007560:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007562:	b01d      	add	sp, #116	; 0x74
 8007564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007568:	ab03      	add	r3, sp, #12
 800756a:	9300      	str	r3, [sp, #0]
 800756c:	462a      	mov	r2, r5
 800756e:	4b06      	ldr	r3, [pc, #24]	; (8007588 <_svfiprintf_r+0x1f8>)
 8007570:	a904      	add	r1, sp, #16
 8007572:	4638      	mov	r0, r7
 8007574:	f000 f87a 	bl	800766c <_printf_i>
 8007578:	e7eb      	b.n	8007552 <_svfiprintf_r+0x1c2>
 800757a:	bf00      	nop
 800757c:	0800a190 	.word	0x0800a190
 8007580:	0800a19a 	.word	0x0800a19a
 8007584:	00000000 	.word	0x00000000
 8007588:	080072d9 	.word	0x080072d9
 800758c:	0800a196 	.word	0x0800a196

08007590 <_printf_common>:
 8007590:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007594:	4616      	mov	r6, r2
 8007596:	4699      	mov	r9, r3
 8007598:	688a      	ldr	r2, [r1, #8]
 800759a:	690b      	ldr	r3, [r1, #16]
 800759c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80075a0:	4293      	cmp	r3, r2
 80075a2:	bfb8      	it	lt
 80075a4:	4613      	movlt	r3, r2
 80075a6:	6033      	str	r3, [r6, #0]
 80075a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80075ac:	4607      	mov	r7, r0
 80075ae:	460c      	mov	r4, r1
 80075b0:	b10a      	cbz	r2, 80075b6 <_printf_common+0x26>
 80075b2:	3301      	adds	r3, #1
 80075b4:	6033      	str	r3, [r6, #0]
 80075b6:	6823      	ldr	r3, [r4, #0]
 80075b8:	0699      	lsls	r1, r3, #26
 80075ba:	bf42      	ittt	mi
 80075bc:	6833      	ldrmi	r3, [r6, #0]
 80075be:	3302      	addmi	r3, #2
 80075c0:	6033      	strmi	r3, [r6, #0]
 80075c2:	6825      	ldr	r5, [r4, #0]
 80075c4:	f015 0506 	ands.w	r5, r5, #6
 80075c8:	d106      	bne.n	80075d8 <_printf_common+0x48>
 80075ca:	f104 0a19 	add.w	sl, r4, #25
 80075ce:	68e3      	ldr	r3, [r4, #12]
 80075d0:	6832      	ldr	r2, [r6, #0]
 80075d2:	1a9b      	subs	r3, r3, r2
 80075d4:	42ab      	cmp	r3, r5
 80075d6:	dc26      	bgt.n	8007626 <_printf_common+0x96>
 80075d8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80075dc:	1e13      	subs	r3, r2, #0
 80075de:	6822      	ldr	r2, [r4, #0]
 80075e0:	bf18      	it	ne
 80075e2:	2301      	movne	r3, #1
 80075e4:	0692      	lsls	r2, r2, #26
 80075e6:	d42b      	bmi.n	8007640 <_printf_common+0xb0>
 80075e8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80075ec:	4649      	mov	r1, r9
 80075ee:	4638      	mov	r0, r7
 80075f0:	47c0      	blx	r8
 80075f2:	3001      	adds	r0, #1
 80075f4:	d01e      	beq.n	8007634 <_printf_common+0xa4>
 80075f6:	6823      	ldr	r3, [r4, #0]
 80075f8:	68e5      	ldr	r5, [r4, #12]
 80075fa:	6832      	ldr	r2, [r6, #0]
 80075fc:	f003 0306 	and.w	r3, r3, #6
 8007600:	2b04      	cmp	r3, #4
 8007602:	bf08      	it	eq
 8007604:	1aad      	subeq	r5, r5, r2
 8007606:	68a3      	ldr	r3, [r4, #8]
 8007608:	6922      	ldr	r2, [r4, #16]
 800760a:	bf0c      	ite	eq
 800760c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007610:	2500      	movne	r5, #0
 8007612:	4293      	cmp	r3, r2
 8007614:	bfc4      	itt	gt
 8007616:	1a9b      	subgt	r3, r3, r2
 8007618:	18ed      	addgt	r5, r5, r3
 800761a:	2600      	movs	r6, #0
 800761c:	341a      	adds	r4, #26
 800761e:	42b5      	cmp	r5, r6
 8007620:	d11a      	bne.n	8007658 <_printf_common+0xc8>
 8007622:	2000      	movs	r0, #0
 8007624:	e008      	b.n	8007638 <_printf_common+0xa8>
 8007626:	2301      	movs	r3, #1
 8007628:	4652      	mov	r2, sl
 800762a:	4649      	mov	r1, r9
 800762c:	4638      	mov	r0, r7
 800762e:	47c0      	blx	r8
 8007630:	3001      	adds	r0, #1
 8007632:	d103      	bne.n	800763c <_printf_common+0xac>
 8007634:	f04f 30ff 	mov.w	r0, #4294967295
 8007638:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800763c:	3501      	adds	r5, #1
 800763e:	e7c6      	b.n	80075ce <_printf_common+0x3e>
 8007640:	18e1      	adds	r1, r4, r3
 8007642:	1c5a      	adds	r2, r3, #1
 8007644:	2030      	movs	r0, #48	; 0x30
 8007646:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800764a:	4422      	add	r2, r4
 800764c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007650:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007654:	3302      	adds	r3, #2
 8007656:	e7c7      	b.n	80075e8 <_printf_common+0x58>
 8007658:	2301      	movs	r3, #1
 800765a:	4622      	mov	r2, r4
 800765c:	4649      	mov	r1, r9
 800765e:	4638      	mov	r0, r7
 8007660:	47c0      	blx	r8
 8007662:	3001      	adds	r0, #1
 8007664:	d0e6      	beq.n	8007634 <_printf_common+0xa4>
 8007666:	3601      	adds	r6, #1
 8007668:	e7d9      	b.n	800761e <_printf_common+0x8e>
	...

0800766c <_printf_i>:
 800766c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007670:	460c      	mov	r4, r1
 8007672:	4691      	mov	r9, r2
 8007674:	7e27      	ldrb	r7, [r4, #24]
 8007676:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007678:	2f78      	cmp	r7, #120	; 0x78
 800767a:	4680      	mov	r8, r0
 800767c:	469a      	mov	sl, r3
 800767e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007682:	d807      	bhi.n	8007694 <_printf_i+0x28>
 8007684:	2f62      	cmp	r7, #98	; 0x62
 8007686:	d80a      	bhi.n	800769e <_printf_i+0x32>
 8007688:	2f00      	cmp	r7, #0
 800768a:	f000 80d8 	beq.w	800783e <_printf_i+0x1d2>
 800768e:	2f58      	cmp	r7, #88	; 0x58
 8007690:	f000 80a3 	beq.w	80077da <_printf_i+0x16e>
 8007694:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007698:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800769c:	e03a      	b.n	8007714 <_printf_i+0xa8>
 800769e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80076a2:	2b15      	cmp	r3, #21
 80076a4:	d8f6      	bhi.n	8007694 <_printf_i+0x28>
 80076a6:	a001      	add	r0, pc, #4	; (adr r0, 80076ac <_printf_i+0x40>)
 80076a8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80076ac:	08007705 	.word	0x08007705
 80076b0:	08007719 	.word	0x08007719
 80076b4:	08007695 	.word	0x08007695
 80076b8:	08007695 	.word	0x08007695
 80076bc:	08007695 	.word	0x08007695
 80076c0:	08007695 	.word	0x08007695
 80076c4:	08007719 	.word	0x08007719
 80076c8:	08007695 	.word	0x08007695
 80076cc:	08007695 	.word	0x08007695
 80076d0:	08007695 	.word	0x08007695
 80076d4:	08007695 	.word	0x08007695
 80076d8:	08007825 	.word	0x08007825
 80076dc:	08007749 	.word	0x08007749
 80076e0:	08007807 	.word	0x08007807
 80076e4:	08007695 	.word	0x08007695
 80076e8:	08007695 	.word	0x08007695
 80076ec:	08007847 	.word	0x08007847
 80076f0:	08007695 	.word	0x08007695
 80076f4:	08007749 	.word	0x08007749
 80076f8:	08007695 	.word	0x08007695
 80076fc:	08007695 	.word	0x08007695
 8007700:	0800780f 	.word	0x0800780f
 8007704:	680b      	ldr	r3, [r1, #0]
 8007706:	1d1a      	adds	r2, r3, #4
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	600a      	str	r2, [r1, #0]
 800770c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007710:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007714:	2301      	movs	r3, #1
 8007716:	e0a3      	b.n	8007860 <_printf_i+0x1f4>
 8007718:	6825      	ldr	r5, [r4, #0]
 800771a:	6808      	ldr	r0, [r1, #0]
 800771c:	062e      	lsls	r6, r5, #24
 800771e:	f100 0304 	add.w	r3, r0, #4
 8007722:	d50a      	bpl.n	800773a <_printf_i+0xce>
 8007724:	6805      	ldr	r5, [r0, #0]
 8007726:	600b      	str	r3, [r1, #0]
 8007728:	2d00      	cmp	r5, #0
 800772a:	da03      	bge.n	8007734 <_printf_i+0xc8>
 800772c:	232d      	movs	r3, #45	; 0x2d
 800772e:	426d      	negs	r5, r5
 8007730:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007734:	485e      	ldr	r0, [pc, #376]	; (80078b0 <_printf_i+0x244>)
 8007736:	230a      	movs	r3, #10
 8007738:	e019      	b.n	800776e <_printf_i+0x102>
 800773a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800773e:	6805      	ldr	r5, [r0, #0]
 8007740:	600b      	str	r3, [r1, #0]
 8007742:	bf18      	it	ne
 8007744:	b22d      	sxthne	r5, r5
 8007746:	e7ef      	b.n	8007728 <_printf_i+0xbc>
 8007748:	680b      	ldr	r3, [r1, #0]
 800774a:	6825      	ldr	r5, [r4, #0]
 800774c:	1d18      	adds	r0, r3, #4
 800774e:	6008      	str	r0, [r1, #0]
 8007750:	0628      	lsls	r0, r5, #24
 8007752:	d501      	bpl.n	8007758 <_printf_i+0xec>
 8007754:	681d      	ldr	r5, [r3, #0]
 8007756:	e002      	b.n	800775e <_printf_i+0xf2>
 8007758:	0669      	lsls	r1, r5, #25
 800775a:	d5fb      	bpl.n	8007754 <_printf_i+0xe8>
 800775c:	881d      	ldrh	r5, [r3, #0]
 800775e:	4854      	ldr	r0, [pc, #336]	; (80078b0 <_printf_i+0x244>)
 8007760:	2f6f      	cmp	r7, #111	; 0x6f
 8007762:	bf0c      	ite	eq
 8007764:	2308      	moveq	r3, #8
 8007766:	230a      	movne	r3, #10
 8007768:	2100      	movs	r1, #0
 800776a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800776e:	6866      	ldr	r6, [r4, #4]
 8007770:	60a6      	str	r6, [r4, #8]
 8007772:	2e00      	cmp	r6, #0
 8007774:	bfa2      	ittt	ge
 8007776:	6821      	ldrge	r1, [r4, #0]
 8007778:	f021 0104 	bicge.w	r1, r1, #4
 800777c:	6021      	strge	r1, [r4, #0]
 800777e:	b90d      	cbnz	r5, 8007784 <_printf_i+0x118>
 8007780:	2e00      	cmp	r6, #0
 8007782:	d04d      	beq.n	8007820 <_printf_i+0x1b4>
 8007784:	4616      	mov	r6, r2
 8007786:	fbb5 f1f3 	udiv	r1, r5, r3
 800778a:	fb03 5711 	mls	r7, r3, r1, r5
 800778e:	5dc7      	ldrb	r7, [r0, r7]
 8007790:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007794:	462f      	mov	r7, r5
 8007796:	42bb      	cmp	r3, r7
 8007798:	460d      	mov	r5, r1
 800779a:	d9f4      	bls.n	8007786 <_printf_i+0x11a>
 800779c:	2b08      	cmp	r3, #8
 800779e:	d10b      	bne.n	80077b8 <_printf_i+0x14c>
 80077a0:	6823      	ldr	r3, [r4, #0]
 80077a2:	07df      	lsls	r7, r3, #31
 80077a4:	d508      	bpl.n	80077b8 <_printf_i+0x14c>
 80077a6:	6923      	ldr	r3, [r4, #16]
 80077a8:	6861      	ldr	r1, [r4, #4]
 80077aa:	4299      	cmp	r1, r3
 80077ac:	bfde      	ittt	le
 80077ae:	2330      	movle	r3, #48	; 0x30
 80077b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80077b4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80077b8:	1b92      	subs	r2, r2, r6
 80077ba:	6122      	str	r2, [r4, #16]
 80077bc:	f8cd a000 	str.w	sl, [sp]
 80077c0:	464b      	mov	r3, r9
 80077c2:	aa03      	add	r2, sp, #12
 80077c4:	4621      	mov	r1, r4
 80077c6:	4640      	mov	r0, r8
 80077c8:	f7ff fee2 	bl	8007590 <_printf_common>
 80077cc:	3001      	adds	r0, #1
 80077ce:	d14c      	bne.n	800786a <_printf_i+0x1fe>
 80077d0:	f04f 30ff 	mov.w	r0, #4294967295
 80077d4:	b004      	add	sp, #16
 80077d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077da:	4835      	ldr	r0, [pc, #212]	; (80078b0 <_printf_i+0x244>)
 80077dc:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80077e0:	6823      	ldr	r3, [r4, #0]
 80077e2:	680e      	ldr	r6, [r1, #0]
 80077e4:	061f      	lsls	r7, r3, #24
 80077e6:	f856 5b04 	ldr.w	r5, [r6], #4
 80077ea:	600e      	str	r6, [r1, #0]
 80077ec:	d514      	bpl.n	8007818 <_printf_i+0x1ac>
 80077ee:	07d9      	lsls	r1, r3, #31
 80077f0:	bf44      	itt	mi
 80077f2:	f043 0320 	orrmi.w	r3, r3, #32
 80077f6:	6023      	strmi	r3, [r4, #0]
 80077f8:	b91d      	cbnz	r5, 8007802 <_printf_i+0x196>
 80077fa:	6823      	ldr	r3, [r4, #0]
 80077fc:	f023 0320 	bic.w	r3, r3, #32
 8007800:	6023      	str	r3, [r4, #0]
 8007802:	2310      	movs	r3, #16
 8007804:	e7b0      	b.n	8007768 <_printf_i+0xfc>
 8007806:	6823      	ldr	r3, [r4, #0]
 8007808:	f043 0320 	orr.w	r3, r3, #32
 800780c:	6023      	str	r3, [r4, #0]
 800780e:	2378      	movs	r3, #120	; 0x78
 8007810:	4828      	ldr	r0, [pc, #160]	; (80078b4 <_printf_i+0x248>)
 8007812:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007816:	e7e3      	b.n	80077e0 <_printf_i+0x174>
 8007818:	065e      	lsls	r6, r3, #25
 800781a:	bf48      	it	mi
 800781c:	b2ad      	uxthmi	r5, r5
 800781e:	e7e6      	b.n	80077ee <_printf_i+0x182>
 8007820:	4616      	mov	r6, r2
 8007822:	e7bb      	b.n	800779c <_printf_i+0x130>
 8007824:	680b      	ldr	r3, [r1, #0]
 8007826:	6826      	ldr	r6, [r4, #0]
 8007828:	6960      	ldr	r0, [r4, #20]
 800782a:	1d1d      	adds	r5, r3, #4
 800782c:	600d      	str	r5, [r1, #0]
 800782e:	0635      	lsls	r5, r6, #24
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	d501      	bpl.n	8007838 <_printf_i+0x1cc>
 8007834:	6018      	str	r0, [r3, #0]
 8007836:	e002      	b.n	800783e <_printf_i+0x1d2>
 8007838:	0671      	lsls	r1, r6, #25
 800783a:	d5fb      	bpl.n	8007834 <_printf_i+0x1c8>
 800783c:	8018      	strh	r0, [r3, #0]
 800783e:	2300      	movs	r3, #0
 8007840:	6123      	str	r3, [r4, #16]
 8007842:	4616      	mov	r6, r2
 8007844:	e7ba      	b.n	80077bc <_printf_i+0x150>
 8007846:	680b      	ldr	r3, [r1, #0]
 8007848:	1d1a      	adds	r2, r3, #4
 800784a:	600a      	str	r2, [r1, #0]
 800784c:	681e      	ldr	r6, [r3, #0]
 800784e:	6862      	ldr	r2, [r4, #4]
 8007850:	2100      	movs	r1, #0
 8007852:	4630      	mov	r0, r6
 8007854:	f7f8 fccc 	bl	80001f0 <memchr>
 8007858:	b108      	cbz	r0, 800785e <_printf_i+0x1f2>
 800785a:	1b80      	subs	r0, r0, r6
 800785c:	6060      	str	r0, [r4, #4]
 800785e:	6863      	ldr	r3, [r4, #4]
 8007860:	6123      	str	r3, [r4, #16]
 8007862:	2300      	movs	r3, #0
 8007864:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007868:	e7a8      	b.n	80077bc <_printf_i+0x150>
 800786a:	6923      	ldr	r3, [r4, #16]
 800786c:	4632      	mov	r2, r6
 800786e:	4649      	mov	r1, r9
 8007870:	4640      	mov	r0, r8
 8007872:	47d0      	blx	sl
 8007874:	3001      	adds	r0, #1
 8007876:	d0ab      	beq.n	80077d0 <_printf_i+0x164>
 8007878:	6823      	ldr	r3, [r4, #0]
 800787a:	079b      	lsls	r3, r3, #30
 800787c:	d413      	bmi.n	80078a6 <_printf_i+0x23a>
 800787e:	68e0      	ldr	r0, [r4, #12]
 8007880:	9b03      	ldr	r3, [sp, #12]
 8007882:	4298      	cmp	r0, r3
 8007884:	bfb8      	it	lt
 8007886:	4618      	movlt	r0, r3
 8007888:	e7a4      	b.n	80077d4 <_printf_i+0x168>
 800788a:	2301      	movs	r3, #1
 800788c:	4632      	mov	r2, r6
 800788e:	4649      	mov	r1, r9
 8007890:	4640      	mov	r0, r8
 8007892:	47d0      	blx	sl
 8007894:	3001      	adds	r0, #1
 8007896:	d09b      	beq.n	80077d0 <_printf_i+0x164>
 8007898:	3501      	adds	r5, #1
 800789a:	68e3      	ldr	r3, [r4, #12]
 800789c:	9903      	ldr	r1, [sp, #12]
 800789e:	1a5b      	subs	r3, r3, r1
 80078a0:	42ab      	cmp	r3, r5
 80078a2:	dcf2      	bgt.n	800788a <_printf_i+0x21e>
 80078a4:	e7eb      	b.n	800787e <_printf_i+0x212>
 80078a6:	2500      	movs	r5, #0
 80078a8:	f104 0619 	add.w	r6, r4, #25
 80078ac:	e7f5      	b.n	800789a <_printf_i+0x22e>
 80078ae:	bf00      	nop
 80078b0:	0800a1a1 	.word	0x0800a1a1
 80078b4:	0800a1b2 	.word	0x0800a1b2

080078b8 <_sbrk_r>:
 80078b8:	b538      	push	{r3, r4, r5, lr}
 80078ba:	4d06      	ldr	r5, [pc, #24]	; (80078d4 <_sbrk_r+0x1c>)
 80078bc:	2300      	movs	r3, #0
 80078be:	4604      	mov	r4, r0
 80078c0:	4608      	mov	r0, r1
 80078c2:	602b      	str	r3, [r5, #0]
 80078c4:	f7fa fd42 	bl	800234c <_sbrk>
 80078c8:	1c43      	adds	r3, r0, #1
 80078ca:	d102      	bne.n	80078d2 <_sbrk_r+0x1a>
 80078cc:	682b      	ldr	r3, [r5, #0]
 80078ce:	b103      	cbz	r3, 80078d2 <_sbrk_r+0x1a>
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	bd38      	pop	{r3, r4, r5, pc}
 80078d4:	20008bb4 	.word	0x20008bb4

080078d8 <memmove>:
 80078d8:	4288      	cmp	r0, r1
 80078da:	b510      	push	{r4, lr}
 80078dc:	eb01 0402 	add.w	r4, r1, r2
 80078e0:	d902      	bls.n	80078e8 <memmove+0x10>
 80078e2:	4284      	cmp	r4, r0
 80078e4:	4623      	mov	r3, r4
 80078e6:	d807      	bhi.n	80078f8 <memmove+0x20>
 80078e8:	1e43      	subs	r3, r0, #1
 80078ea:	42a1      	cmp	r1, r4
 80078ec:	d008      	beq.n	8007900 <memmove+0x28>
 80078ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078f6:	e7f8      	b.n	80078ea <memmove+0x12>
 80078f8:	4402      	add	r2, r0
 80078fa:	4601      	mov	r1, r0
 80078fc:	428a      	cmp	r2, r1
 80078fe:	d100      	bne.n	8007902 <memmove+0x2a>
 8007900:	bd10      	pop	{r4, pc}
 8007902:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007906:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800790a:	e7f7      	b.n	80078fc <memmove+0x24>

0800790c <__malloc_lock>:
 800790c:	4801      	ldr	r0, [pc, #4]	; (8007914 <__malloc_lock+0x8>)
 800790e:	f7ff bc87 	b.w	8007220 <__retarget_lock_acquire_recursive>
 8007912:	bf00      	nop
 8007914:	20008bac 	.word	0x20008bac

08007918 <__malloc_unlock>:
 8007918:	4801      	ldr	r0, [pc, #4]	; (8007920 <__malloc_unlock+0x8>)
 800791a:	f7ff bc82 	b.w	8007222 <__retarget_lock_release_recursive>
 800791e:	bf00      	nop
 8007920:	20008bac 	.word	0x20008bac

08007924 <_free_r>:
 8007924:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007926:	2900      	cmp	r1, #0
 8007928:	d048      	beq.n	80079bc <_free_r+0x98>
 800792a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800792e:	9001      	str	r0, [sp, #4]
 8007930:	2b00      	cmp	r3, #0
 8007932:	f1a1 0404 	sub.w	r4, r1, #4
 8007936:	bfb8      	it	lt
 8007938:	18e4      	addlt	r4, r4, r3
 800793a:	f7ff ffe7 	bl	800790c <__malloc_lock>
 800793e:	4a20      	ldr	r2, [pc, #128]	; (80079c0 <_free_r+0x9c>)
 8007940:	9801      	ldr	r0, [sp, #4]
 8007942:	6813      	ldr	r3, [r2, #0]
 8007944:	4615      	mov	r5, r2
 8007946:	b933      	cbnz	r3, 8007956 <_free_r+0x32>
 8007948:	6063      	str	r3, [r4, #4]
 800794a:	6014      	str	r4, [r2, #0]
 800794c:	b003      	add	sp, #12
 800794e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007952:	f7ff bfe1 	b.w	8007918 <__malloc_unlock>
 8007956:	42a3      	cmp	r3, r4
 8007958:	d90b      	bls.n	8007972 <_free_r+0x4e>
 800795a:	6821      	ldr	r1, [r4, #0]
 800795c:	1862      	adds	r2, r4, r1
 800795e:	4293      	cmp	r3, r2
 8007960:	bf04      	itt	eq
 8007962:	681a      	ldreq	r2, [r3, #0]
 8007964:	685b      	ldreq	r3, [r3, #4]
 8007966:	6063      	str	r3, [r4, #4]
 8007968:	bf04      	itt	eq
 800796a:	1852      	addeq	r2, r2, r1
 800796c:	6022      	streq	r2, [r4, #0]
 800796e:	602c      	str	r4, [r5, #0]
 8007970:	e7ec      	b.n	800794c <_free_r+0x28>
 8007972:	461a      	mov	r2, r3
 8007974:	685b      	ldr	r3, [r3, #4]
 8007976:	b10b      	cbz	r3, 800797c <_free_r+0x58>
 8007978:	42a3      	cmp	r3, r4
 800797a:	d9fa      	bls.n	8007972 <_free_r+0x4e>
 800797c:	6811      	ldr	r1, [r2, #0]
 800797e:	1855      	adds	r5, r2, r1
 8007980:	42a5      	cmp	r5, r4
 8007982:	d10b      	bne.n	800799c <_free_r+0x78>
 8007984:	6824      	ldr	r4, [r4, #0]
 8007986:	4421      	add	r1, r4
 8007988:	1854      	adds	r4, r2, r1
 800798a:	42a3      	cmp	r3, r4
 800798c:	6011      	str	r1, [r2, #0]
 800798e:	d1dd      	bne.n	800794c <_free_r+0x28>
 8007990:	681c      	ldr	r4, [r3, #0]
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	6053      	str	r3, [r2, #4]
 8007996:	4421      	add	r1, r4
 8007998:	6011      	str	r1, [r2, #0]
 800799a:	e7d7      	b.n	800794c <_free_r+0x28>
 800799c:	d902      	bls.n	80079a4 <_free_r+0x80>
 800799e:	230c      	movs	r3, #12
 80079a0:	6003      	str	r3, [r0, #0]
 80079a2:	e7d3      	b.n	800794c <_free_r+0x28>
 80079a4:	6825      	ldr	r5, [r4, #0]
 80079a6:	1961      	adds	r1, r4, r5
 80079a8:	428b      	cmp	r3, r1
 80079aa:	bf04      	itt	eq
 80079ac:	6819      	ldreq	r1, [r3, #0]
 80079ae:	685b      	ldreq	r3, [r3, #4]
 80079b0:	6063      	str	r3, [r4, #4]
 80079b2:	bf04      	itt	eq
 80079b4:	1949      	addeq	r1, r1, r5
 80079b6:	6021      	streq	r1, [r4, #0]
 80079b8:	6054      	str	r4, [r2, #4]
 80079ba:	e7c7      	b.n	800794c <_free_r+0x28>
 80079bc:	b003      	add	sp, #12
 80079be:	bd30      	pop	{r4, r5, pc}
 80079c0:	20008594 	.word	0x20008594

080079c4 <_realloc_r>:
 80079c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079c6:	4607      	mov	r7, r0
 80079c8:	4614      	mov	r4, r2
 80079ca:	460e      	mov	r6, r1
 80079cc:	b921      	cbnz	r1, 80079d8 <_realloc_r+0x14>
 80079ce:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80079d2:	4611      	mov	r1, r2
 80079d4:	f7ff bc26 	b.w	8007224 <_malloc_r>
 80079d8:	b922      	cbnz	r2, 80079e4 <_realloc_r+0x20>
 80079da:	f7ff ffa3 	bl	8007924 <_free_r>
 80079de:	4625      	mov	r5, r4
 80079e0:	4628      	mov	r0, r5
 80079e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80079e4:	f000 f814 	bl	8007a10 <_malloc_usable_size_r>
 80079e8:	42a0      	cmp	r0, r4
 80079ea:	d20f      	bcs.n	8007a0c <_realloc_r+0x48>
 80079ec:	4621      	mov	r1, r4
 80079ee:	4638      	mov	r0, r7
 80079f0:	f7ff fc18 	bl	8007224 <_malloc_r>
 80079f4:	4605      	mov	r5, r0
 80079f6:	2800      	cmp	r0, #0
 80079f8:	d0f2      	beq.n	80079e0 <_realloc_r+0x1c>
 80079fa:	4631      	mov	r1, r6
 80079fc:	4622      	mov	r2, r4
 80079fe:	f7ff fbd9 	bl	80071b4 <memcpy>
 8007a02:	4631      	mov	r1, r6
 8007a04:	4638      	mov	r0, r7
 8007a06:	f7ff ff8d 	bl	8007924 <_free_r>
 8007a0a:	e7e9      	b.n	80079e0 <_realloc_r+0x1c>
 8007a0c:	4635      	mov	r5, r6
 8007a0e:	e7e7      	b.n	80079e0 <_realloc_r+0x1c>

08007a10 <_malloc_usable_size_r>:
 8007a10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a14:	1f18      	subs	r0, r3, #4
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	bfbc      	itt	lt
 8007a1a:	580b      	ldrlt	r3, [r1, r0]
 8007a1c:	18c0      	addlt	r0, r0, r3
 8007a1e:	4770      	bx	lr

08007a20 <_init>:
 8007a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a22:	bf00      	nop
 8007a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a26:	bc08      	pop	{r3}
 8007a28:	469e      	mov	lr, r3
 8007a2a:	4770      	bx	lr

08007a2c <_fini>:
 8007a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a2e:	bf00      	nop
 8007a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a32:	bc08      	pop	{r3}
 8007a34:	469e      	mov	lr, r3
 8007a36:	4770      	bx	lr
