/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Nov 17 11:53:47 2014
 *                 Full Compile MD5 Checksum  7c712d144f2919fdac508431993b36d7
 *                     (minus title and desc)
 *                 MD5 Checksum               bc950b877a17d97d6325a810f8bd832e
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15193
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_CLKGEN_GR_H__
#define BCHP_CLKGEN_GR_H__

/***************************************************************************
 *CLKGEN_GR - Registers for the clkgen block's GR bridge
 ***************************************************************************/
#define BCHP_CLKGEN_GR_REVISION                  0x004e3000 /* [RO] GR Bridge Revision */
#define BCHP_CLKGEN_GR_CTRL                      0x004e3004 /* [RW] GR Bridge Control Register */
#define BCHP_CLKGEN_GR_SW_INIT_0                 0x004e3008 /* [RW] GR Bridge Software Init 0 Register */
#define BCHP_CLKGEN_GR_SW_INIT_1                 0x004e300c /* [RW] GR Bridge Software Init 1 Register */

/***************************************************************************
 *REVISION - GR Bridge Revision
 ***************************************************************************/
/* CLKGEN_GR :: REVISION :: reserved0 [31:16] */
#define BCHP_CLKGEN_GR_REVISION_reserved0_MASK                     0xffff0000
#define BCHP_CLKGEN_GR_REVISION_reserved0_SHIFT                    16

/* CLKGEN_GR :: REVISION :: MAJOR [15:08] */
#define BCHP_CLKGEN_GR_REVISION_MAJOR_MASK                         0x0000ff00
#define BCHP_CLKGEN_GR_REVISION_MAJOR_SHIFT                        8
#define BCHP_CLKGEN_GR_REVISION_MAJOR_DEFAULT                      0x00000002

/* CLKGEN_GR :: REVISION :: MINOR [07:00] */
#define BCHP_CLKGEN_GR_REVISION_MINOR_MASK                         0x000000ff
#define BCHP_CLKGEN_GR_REVISION_MINOR_SHIFT                        0
#define BCHP_CLKGEN_GR_REVISION_MINOR_DEFAULT                      0x00000000

/***************************************************************************
 *CTRL - GR Bridge Control Register
 ***************************************************************************/
/* CLKGEN_GR :: CTRL :: reserved0 [31:01] */
#define BCHP_CLKGEN_GR_CTRL_reserved0_MASK                         0xfffffffe
#define BCHP_CLKGEN_GR_CTRL_reserved0_SHIFT                        1

/* CLKGEN_GR :: CTRL :: gisb_error_intr [00:00] */
#define BCHP_CLKGEN_GR_CTRL_gisb_error_intr_MASK                   0x00000001
#define BCHP_CLKGEN_GR_CTRL_gisb_error_intr_SHIFT                  0
#define BCHP_CLKGEN_GR_CTRL_gisb_error_intr_DEFAULT                0x00000000
#define BCHP_CLKGEN_GR_CTRL_gisb_error_intr_INTR_DISABLE           0
#define BCHP_CLKGEN_GR_CTRL_gisb_error_intr_INTR_ENABLE            1

/***************************************************************************
 *SW_INIT_0 - GR Bridge Software Init 0 Register
 ***************************************************************************/
/* CLKGEN_GR :: SW_INIT_0 :: reserved0 [31:00] */
#define BCHP_CLKGEN_GR_SW_INIT_0_reserved0_MASK                    0xffffffff
#define BCHP_CLKGEN_GR_SW_INIT_0_reserved0_SHIFT                   0

/***************************************************************************
 *SW_INIT_1 - GR Bridge Software Init 1 Register
 ***************************************************************************/
/* CLKGEN_GR :: SW_INIT_1 :: reserved0 [31:00] */
#define BCHP_CLKGEN_GR_SW_INIT_1_reserved0_MASK                    0xffffffff
#define BCHP_CLKGEN_GR_SW_INIT_1_reserved0_SHIFT                   0

#endif /* #ifndef BCHP_CLKGEN_GR_H__ */

/* End of File */
