Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Nov 29 19:42:35 2018
| Host         : lin06-418cvlb.ece.tamu.edu running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_control_sets -verbose -file tlc_controller_ver1_control_sets_placed.rpt
| Design       : tlc_controller_ver1
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+---------------+------------------+------------------+----------------+
|             Clock Signal             | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------+---------------+------------------+------------------+----------------+
|  FSM/RstCount_reg_i_2_n_0            |               |                  |                1 |              1 |
|  Clk_IBUF_BUFG                       |               |                  |                2 |              6 |
|  Clk_IBUF_BUFG                       |               | syncRst/SR[0]    |                2 |              6 |
|  FSM/onehot_nextState_reg[5]_i_2_n_0 |               |                  |                5 |             10 |
|  Clk_IBUF_BUFG                       |               | FSM/JB_OBUF[3]   |                8 |             31 |
+--------------------------------------+---------------+------------------+------------------+----------------+


