
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jonas/VIVADO/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1165.125 ; gain = 0.008 ; free physical = 2384 ; free virtual = 12538
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
CRITICAL WARNING: [filemgmt 20-1741] File 'design_1.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1 (/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/hdl/design_1.vhd)
* design_1 (/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/synth/design_1.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14407 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1261.488 ; gain = 82.992 ; free physical = 2127 ; free virtual = 12429
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-2489] overwriting existing secondary unit structure [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/synth/design_1.vhd:32]
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:43]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/synth/design_1.vhd:32]
INFO: [Synth 8-3491] module 'design_1_pdi_0_0' declared at '/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/realtime/design_1_pdi_0_0_stub.vhdl:5' bound to instance 'pdi_0' of component 'design_1_pdi_0_0' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/synth/design_1.vhd:102]
INFO: [Synth 8-638] synthesizing module 'design_1_pdi_0_0' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/realtime/design_1_pdi_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_rgb24_to_vga565_0_0' declared at '/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/realtime/design_1_rgb24_to_vga565_0_0_stub.vhdl:5' bound to instance 'rgb24_to_vga565_0' of component 'design_1_rgb24_to_vga565_0_0' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/synth/design_1.vhd:114]
INFO: [Synth 8-638] synthesizing module 'design_1_rgb24_to_vga565_0_0' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/realtime/design_1_rgb24_to_vga565_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_rom_0_0' declared at '/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/realtime/design_1_rom_0_0_stub.vhdl:5' bound to instance 'rom_0' of component 'design_1_rom_0_0' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/synth/design_1.vhd:119]
INFO: [Synth 8-638] synthesizing module 'design_1_rom_0_0' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/realtime/design_1_rom_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_vga_driver_0_0' declared at '/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/realtime/design_1_vga_driver_0_0_stub.vhdl:5' bound to instance 'vga_driver_0' of component 'design_1_vga_driver_0_0' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/synth/design_1.vhd:125]
INFO: [Synth 8-638] synthesizing module 'design_1_vga_driver_0_0' [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/realtime/design_1_vga_driver_0_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/synth/design_1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1302.020 ; gain = 123.523 ; free physical = 2129 ; free virtual = 12443
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1302.020 ; gain = 123.523 ; free physical = 2127 ; free virtual = 12442
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/dcp4/design_1_vga_driver_0_0_in_context.xdc] for cell 'design_1_i/vga_driver_0'
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/dcp4/design_1_vga_driver_0_0_in_context.xdc] for cell 'design_1_i/vga_driver_0'
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/dcp5/design_1_rom_0_0_in_context.xdc] for cell 'design_1_i/rom_0'
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/dcp5/design_1_rom_0_0_in_context.xdc] for cell 'design_1_i/rom_0'
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/dcp6/design_1_rgb24_to_vga565_0_0_in_context.xdc] for cell 'design_1_i/rgb24_to_vga565_0'
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/dcp6/design_1_rgb24_to_vga565_0_0_in_context.xdc] for cell 'design_1_i/rgb24_to_vga565_0'
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/dcp7/design_1_pdi_0_0_in_context.xdc] for cell 'design_1_i/pdi_0'
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/.Xil/Vivado-14325-jonas-500R5L/dcp7/design_1_pdi_0_0_in_context.xdc] for cell 'design_1_i/pdi_0'
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/constrs_1/imports/ZYBO/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/constrs_1/imports/ZYBO/ZYBO_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/constrs_1/imports/ZYBO/ZYBO_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1557.066 ; gain = 0.000 ; free physical = 1663 ; free virtual = 12174
CRITICAL WARNING: [filemgmt 20-1741] File 'design_1.vhd' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* design_1 (/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/hdl/design_1.vhd)
* design_1 (/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.srcs/sources_1/bd/design_1/synth/design_1.vhd)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1557.066 ; gain = 378.570 ; free physical = 1721 ; free virtual = 12252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1557.066 ; gain = 378.570 ; free physical = 1721 ; free virtual = 12251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pdi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb24_to_vga565_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rom_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vga_driver_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1557.066 ; gain = 378.570 ; free physical = 1723 ; free virtual = 12253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1557.066 ; gain = 378.570 ; free physical = 1723 ; free virtual = 12253
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 1557.066 ; gain = 378.570 ; free physical = 1722 ; free virtual = 12252
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1582.066 ; gain = 403.570 ; free physical = 1583 ; free virtual = 12124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1582.066 ; gain = 403.570 ; free physical = 1583 ; free virtual = 12124
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1591.082 ; gain = 412.586 ; free physical = 1582 ; free virtual = 12123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1591.082 ; gain = 412.586 ; free physical = 1581 ; free virtual = 12123
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1591.082 ; gain = 412.586 ; free physical = 1581 ; free virtual = 12123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1591.082 ; gain = 412.586 ; free physical = 1581 ; free virtual = 12123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1591.082 ; gain = 412.586 ; free physical = 1581 ; free virtual = 12123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1591.082 ; gain = 412.586 ; free physical = 1581 ; free virtual = 12123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1591.082 ; gain = 412.586 ; free physical = 1581 ; free virtual = 12123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_pdi_0_0             |         1|
|2     |design_1_rgb24_to_vga565_0_0 |         1|
|3     |design_1_rom_0_0             |         1|
|4     |design_1_vga_driver_0_0      |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |design_1_pdi_0_0_bbox_0             |     1|
|2     |design_1_rgb24_to_vga565_0_0_bbox_1 |     1|
|3     |design_1_rom_0_0_bbox_2             |     1|
|4     |design_1_vga_driver_0_0_bbox_3      |     1|
|5     |IBUF                                |     7|
|6     |OBUF                                |    18|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   138|
|2     |  design_1_i |design_1 |   113|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1591.082 ; gain = 412.586 ; free physical = 1581 ; free virtual = 12123
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1591.082 ; gain = 157.539 ; free physical = 1640 ; free virtual = 12181
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:56 . Memory (MB): peak = 1591.090 ; gain = 412.586 ; free physical = 1640 ; free virtual = 12181
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1596.082 ; gain = 430.957 ; free physical = 1622 ; free virtual = 12165
INFO: [Common 17-1381] The checkpoint '/home/jonas/Documentos/universidade/S5/SD/2_image/agoradacerto/vdcbkp/pdi/sd_trab_pdi/sd_trab_pdi.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1596.082 ; gain = 0.000 ; free physical = 1622 ; free virtual = 12165
INFO: [Common 17-206] Exiting Vivado at Mon Jun 24 13:37:47 2019...
