// Seed: 1590763904
module module_0 (
    output tri id_0
    , id_2
);
  wire id_3;
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    output wand id_2,
    input wor id_3,
    output wire id_4
);
  if (-1) wire id_6;
  module_0 modCall_1 (id_2);
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  module_2 modCall_1 ();
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_10;
  wor   id_11 = 1;
endmodule
