{
  "name": "ostd::arch::iommu::registers::IommuRegisters::read_capability",
  "span": "ostd/src/arch/x86/iommu/registers/mod.rs:95:5: 95:48",
  "mir": "fn ostd::arch::iommu::registers::IommuRegisters::read_capability(_1: &arch::iommu::registers::IommuRegisters) -> arch::iommu::registers::capability::Capability {\n    let mut _0: arch::iommu::registers::capability::Capability;\n    let mut _2: u64;\n    let mut _3: volatile::VolatilePtr<'_, u64, volatile::access::ReadOnly>;\n    let mut _4: &volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = &((*_1).1: volatile::VolatileRef<'_, u64, volatile::access::ReadOnly>);\n        _3 = volatile::VolatileRef::<'_, u64, volatile::access::ReadOnly>::as_ptr(move _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        _2 = volatile::volatile_ptr::operations::<impl volatile::VolatilePtr<'_, u64, volatile::access::ReadOnly>>::read(move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        _0 = arch::iommu::registers::capability::Capability::new(move _2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_2);\n        return;\n    }\n}\n"
}