/*---------------------------------------------------------------------------
 * Copyright (c) 2025 Arm Limited (or its affiliates).
 * All rights reserved.
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the License); you may
 * not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an AS IS BASIS, WITHOUT
 * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *---------------------------------------------------------------------------*/

#include "RTE_Components.h"
#include CMSIS_device_header

#include "ethosu_driver.h"
#include "app_mem_regions.h"

#define MRAM_BASE APP_MRAM_HP_BASE
#define MRAM_SIZE APP_MRAM_HP_SIZE

typedef struct {
  uint32_t start_addr;  // Base address of a block
  uint32_t end_addr;    // End address of a block (inclusive)
} mem_block_t;

const mem_block_t non_cached_memory[] = {
  { 0x00000000, 0x01FFFFFF }, /* TCM */
  { 0x20000000, 0x21FFFFFF }, /* TCM */
  { MRAM_BASE, MRAM_BASE + MRAM_SIZE - 1 } /* MRAM */
};

/**
  \brief Check if the memory region needs to be invalidated.
  \param[in] p      Pointer to the memory region start address.
  \param[in] bytes  Size of memory region in bytes.
  \return           true if an invalidate is required, false otherwise
 */
static bool check_mem_region(const void *p, size_t bytes) {
  uint32_t n_blocks;
  uint32_t block;
  uint32_t mem_start;
  uint32_t mem_end;

  mem_start = (uint32_t)p;
  mem_end  = mem_start + bytes - 1;

  n_blocks = sizeof(non_cached_memory) / sizeof(non_cached_memory[0]);

  for (block = 0; block < n_blocks; block++) {
    /* Is current block within non-cacheable memory region */
    if (mem_start >= non_cached_memory[block].start_addr && mem_end <= non_cached_memory[block].end_addr) {
      /* No need for cache management */
      return false;
    }
  }

  return true;
}

void ethosu_flush_dcache(uint32_t *p, size_t bytes) {

  if (check_mem_region(p, bytes)) {
    /* Call CleanDCache instead of CleanDCache_by_Addr to avoid delays.        */
    /* Memory regions size is usually large and calling by_Addr consumes time. */
    SCB_CleanDCache();
  }
  else {
    __DSB();
  }
}

void ethosu_invalidate_dcache(uint32_t *p, size_t bytes) {
  bool invalidate;

  if (p == NULL) {
    invalidate = true;
  } else {
    invalidate = check_mem_region(p, bytes);
  }

  if (invalidate) {
    /* Clean and invalidate data cache */
    SCB_CleanInvalidateDCache();
  }
  else {
    __DSB();
  }
}
