

================================================================
== Vivado HLS Report for 'prefetch'
================================================================
* Date:           Thu Mar 26 16:06:31 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        prefetch
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    169|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     618|    748|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     21|
|Register         |        -|      -|     101|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     719|    938|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |           Instance          |           Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |prefetch_AXILiteS_s_axi_U    |prefetch_AXILiteS_s_axi    |        0|      0|  106|  168|
    |prefetch_SOURCE_BUS_m_axi_U  |prefetch_SOURCE_BUS_m_axi  |        2|      0|  512|  580|
    +-----------------------------+---------------------------+---------+-------+-----+-----+
    |Total                        |                           |        2|      0|  618|  748|
    +-----------------------------+---------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |c_flag_1_2_fu_147_p2  |     +    |      0|  0|   2|           2|           1|
    |c_flag_1_3_fu_170_p2  |     +    |      0|  0|   3|           3|           1|
    |c_flag_1_4_fu_189_p2  |     +    |      0|  0|   3|           3|           1|
    |c_flag_1_5_fu_209_p2  |     +    |      0|  0|   3|           3|           1|
    |c_flag_1_6_fu_227_p2  |     +    |      0|  0|   3|           3|           1|
    |c_flag_1_7_fu_248_p2  |     +    |      0|  0|   4|           4|           1|
    |c_flag_1_8_fu_267_p2  |     +    |      0|  0|   4|           4|           1|
    |c_flag_1_9_fu_287_p2  |     +    |      0|  0|   4|           4|           1|
    |tmp_1_1_fu_118_p2     |   icmp   |      0|  0|  11|          32|           1|
    |tmp_1_2_fu_141_p2     |   icmp   |      0|  0|  11|          32|           2|
    |tmp_1_3_fu_161_p2     |   icmp   |      0|  0|  11|          32|           2|
    |tmp_1_4_fu_183_p2     |   icmp   |      0|  0|  11|          32|           3|
    |tmp_1_5_fu_203_p2     |   icmp   |      0|  0|  11|          32|           3|
    |tmp_1_6_fu_221_p2     |   icmp   |      0|  0|  11|          32|           3|
    |tmp_1_7_fu_239_p2     |   icmp   |      0|  0|  11|          32|           3|
    |tmp_1_8_fu_261_p2     |   icmp   |      0|  0|  11|          32|           4|
    |tmp_1_9_fu_281_p2     |   icmp   |      0|  0|  11|          32|           4|
    |tmp_1_fu_112_p2       |   icmp   |      0|  0|  11|          32|           1|
    |tmp_fu_299_p2         |   icmp   |      0|  0|   2|           4|           4|
    |c_flag_1_1_fu_127_p3  |  select  |      0|  0|   3|           1|           3|
    |p_c_flag_1_fu_134_p3  |  select  |      0|  0|   2|           1|           2|
    |p_c_flag_2_fu_153_p3  |  select  |      0|  0|   2|           1|           2|
    |p_c_flag_3_fu_176_p3  |  select  |      0|  0|   3|           1|           3|
    |p_c_flag_4_fu_195_p3  |  select  |      0|  0|   3|           1|           3|
    |p_c_flag_5_fu_214_p3  |  select  |      0|  0|   3|           1|           3|
    |p_c_flag_6_fu_232_p3  |  select  |      0|  0|   3|           1|           3|
    |p_c_flag_7_fu_254_p3  |  select  |      0|  0|   4|           1|           4|
    |p_c_flag_8_fu_273_p3  |  select  |      0|  0|   4|           1|           4|
    |p_c_flag_9_fu_292_p3  |  select  |      0|  0|   4|           1|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 169|         360|          69|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |SOURCE_BUS_blk_n_AR                |   1|          2|    1|          2|
    |SOURCE_BUS_blk_n_R                 |   1|          2|    1|          2|
    |ap_NS_fsm                          |  18|         20|    1|         20|
    |ap_sig_ioackin_SOURCE_BUS_ARREADY  |   1|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  21|         26|    4|         26|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  19|   0|   19|          0|
    |ap_reg_ioackin_SOURCE_BUS_ARREADY  |   1|   0|    1|          0|
    |p_c_flag_2_reg_331                 |   2|   0|    2|          0|
    |p_c_flag_4_reg_341                 |   3|   0|    3|          0|
    |p_c_flag_5_reg_347                 |   3|   0|    3|          0|
    |p_c_flag_6_reg_353                 |   3|   0|    3|          0|
    |p_c_flag_8_reg_363                 |   4|   0|    4|          0|
    |reg_88                             |  32|   0|   32|          0|
    |source1_reg_309                    |  30|   0|   30|          0|
    |tmp_1_1_reg_326                    |   1|   0|    1|          0|
    |tmp_1_3_reg_336                    |   1|   0|    1|          0|
    |tmp_1_7_reg_358                    |   1|   0|    1|          0|
    |tmp_1_reg_320                      |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 101|   0|  101|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID     |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY     | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR      |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA       |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB       |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID     |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY     | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR      |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA       | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP       | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID      | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY      |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP       | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |   prefetch   | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |   prefetch   | return value |
|interrupt                  | out |    1| ap_ctrl_hs |   prefetch   | return value |
|m_axi_SOURCE_BUS_AWVALID   | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWREADY   |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWADDR    | out |   32|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWID      | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWLEN     | out |    8|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWSIZE    | out |    3|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWBURST   | out |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWLOCK    | out |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWCACHE   | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWPROT    | out |    3|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWQOS     | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWREGION  | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_AWUSER    | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WVALID    | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WREADY    |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WDATA     | out |   32|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WSTRB     | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WLAST     | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WID       | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_WUSER     | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARVALID   | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARREADY   |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARADDR    | out |   32|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARID      | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARLEN     | out |    8|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARSIZE    | out |    3|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARBURST   | out |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARLOCK    | out |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARCACHE   | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARPROT    | out |    3|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARQOS     | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARREGION  | out |    4|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_ARUSER    | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RVALID    |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RREADY    | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RDATA     |  in |   32|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RLAST     |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RID       |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RUSER     |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_RRESP     |  in |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_BVALID    |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_BREADY    | out |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_BRESP     |  in |    2|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_BID       |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
|m_axi_SOURCE_BUS_BUSER     |  in |    1|    m_axi   |  SOURCE_BUS  |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: source_read (3)  [1/1] 1.00ns
:0  %source_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %source)

ST_1: source1 (4)  [1/1] 0.00ns
:1  %source1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %source_read, i32 2, i32 31)


 <State 2>: 8.75ns
ST_2: tmp_2 (5)  [1/1] 0.00ns
:2  %tmp_2 = zext i30 %source1 to i32

ST_2: SOURCE_BUS_addr (6)  [1/1] 0.00ns
:3  %SOURCE_BUS_addr = getelementptr i32* %SOURCE_BUS, i32 %tmp_2

ST_2: SOURCE_BUS_addr_req (13)  [7/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 3>: 8.75ns
ST_3: SOURCE_BUS_addr_req (13)  [6/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 4>: 8.75ns
ST_4: SOURCE_BUS_addr_req (13)  [5/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 5>: 8.75ns
ST_5: SOURCE_BUS_addr_req (13)  [4/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 6>: 8.75ns
ST_6: SOURCE_BUS_addr_req (13)  [3/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 7>: 8.75ns
ST_7: SOURCE_BUS_addr_req (13)  [2/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 8>: 8.75ns
ST_8: SOURCE_BUS_addr_req (13)  [1/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 9>: 8.75ns
ST_9: SOURCE_BUS_addr_read (14)  [1/1] 8.75ns  loc: prefetch.cpp:16
:11  %SOURCE_BUS_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 10>: 8.75ns
ST_10: tmp_1 (15)  [1/1] 2.52ns  loc: prefetch.cpp:17
:12  %tmp_1 = icmp eq i32 %SOURCE_BUS_addr_read, 0

ST_10: SOURCE_BUS_addr_read_1 (17)  [1/1] 8.75ns  loc: prefetch.cpp:16
:14  %SOURCE_BUS_addr_read_1 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 11>: 8.75ns
ST_11: tmp_1_1 (18)  [1/1] 2.52ns  loc: prefetch.cpp:17
:15  %tmp_1_1 = icmp eq i32 %SOURCE_BUS_addr_read_1, 1

ST_11: SOURCE_BUS_addr_read_2 (21)  [1/1] 8.75ns  loc: prefetch.cpp:16
:18  %SOURCE_BUS_addr_read_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 12>: 8.75ns
ST_12: p_c_flag_cast (16)  [1/1] 0.00ns  loc: prefetch.cpp:16 (grouped into LUT with out node p_c_flag_1)
:13  %p_c_flag_cast = zext i1 %tmp_1 to i2

ST_12: c_flag_1_1 (19)  [1/1] 0.00ns  loc: prefetch.cpp:18 (grouped into LUT with out node p_c_flag_1)
:16  %c_flag_1_1 = select i1 %tmp_1, i2 -2, i2 1

ST_12: p_c_flag_1 (20)  [1/1] 1.37ns  loc: prefetch.cpp:17 (out node of the LUT)
:17  %p_c_flag_1 = select i1 %tmp_1_1, i2 %c_flag_1_1, i2 %p_c_flag_cast

ST_12: tmp_1_2 (22)  [1/1] 2.52ns  loc: prefetch.cpp:17
:19  %tmp_1_2 = icmp eq i32 %SOURCE_BUS_addr_read_2, 2

ST_12: c_flag_1_2 (23)  [1/1] 0.80ns  loc: prefetch.cpp:18
:20  %c_flag_1_2 = add i2 %p_c_flag_1, 1

ST_12: p_c_flag_2 (24)  [1/1] 1.37ns  loc: prefetch.cpp:17
:21  %p_c_flag_2 = select i1 %tmp_1_2, i2 %c_flag_1_2, i2 %p_c_flag_1

ST_12: SOURCE_BUS_addr_read_3 (26)  [1/1] 8.75ns  loc: prefetch.cpp:16
:23  %SOURCE_BUS_addr_read_3 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 13>: 8.75ns
ST_13: tmp_1_3 (27)  [1/1] 2.52ns  loc: prefetch.cpp:17
:24  %tmp_1_3 = icmp eq i32 %SOURCE_BUS_addr_read_3, 3

ST_13: SOURCE_BUS_addr_read_4 (30)  [1/1] 8.75ns  loc: prefetch.cpp:16
:27  %SOURCE_BUS_addr_read_4 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 14>: 8.75ns
ST_14: p_c_flag_2_cast (25)  [1/1] 0.00ns  loc: prefetch.cpp:17
:22  %p_c_flag_2_cast = zext i2 %p_c_flag_2 to i3

ST_14: c_flag_1_3 (28)  [1/1] 0.80ns  loc: prefetch.cpp:18
:25  %c_flag_1_3 = add i3 %p_c_flag_2_cast, 1

ST_14: p_c_flag_3 (29)  [1/1] 1.37ns  loc: prefetch.cpp:17
:26  %p_c_flag_3 = select i1 %tmp_1_3, i3 %c_flag_1_3, i3 %p_c_flag_2_cast

ST_14: tmp_1_4 (31)  [1/1] 2.52ns  loc: prefetch.cpp:17
:28  %tmp_1_4 = icmp eq i32 %SOURCE_BUS_addr_read_4, 4

ST_14: c_flag_1_4 (32)  [1/1] 0.80ns  loc: prefetch.cpp:18
:29  %c_flag_1_4 = add i3 %p_c_flag_3, 1

ST_14: p_c_flag_4 (33)  [1/1] 1.37ns  loc: prefetch.cpp:17
:30  %p_c_flag_4 = select i1 %tmp_1_4, i3 %c_flag_1_4, i3 %p_c_flag_3

ST_14: SOURCE_BUS_addr_read_5 (34)  [1/1] 8.75ns  loc: prefetch.cpp:16
:31  %SOURCE_BUS_addr_read_5 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 15>: 8.75ns
ST_15: tmp_1_5 (35)  [1/1] 2.52ns  loc: prefetch.cpp:17
:32  %tmp_1_5 = icmp eq i32 %SOURCE_BUS_addr_read_5, 5

ST_15: c_flag_1_5 (36)  [1/1] 0.80ns  loc: prefetch.cpp:18
:33  %c_flag_1_5 = add i3 %p_c_flag_4, 1

ST_15: p_c_flag_5 (37)  [1/1] 1.37ns  loc: prefetch.cpp:17
:34  %p_c_flag_5 = select i1 %tmp_1_5, i3 %c_flag_1_5, i3 %p_c_flag_4

ST_15: SOURCE_BUS_addr_read_6 (38)  [1/1] 8.75ns  loc: prefetch.cpp:16
:35  %SOURCE_BUS_addr_read_6 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 16>: 8.75ns
ST_16: tmp_1_6 (39)  [1/1] 2.52ns  loc: prefetch.cpp:17
:36  %tmp_1_6 = icmp eq i32 %SOURCE_BUS_addr_read_6, 6

ST_16: c_flag_1_6 (40)  [1/1] 0.80ns  loc: prefetch.cpp:18
:37  %c_flag_1_6 = add i3 %p_c_flag_5, 1

ST_16: p_c_flag_6 (41)  [1/1] 1.37ns  loc: prefetch.cpp:17
:38  %p_c_flag_6 = select i1 %tmp_1_6, i3 %c_flag_1_6, i3 %p_c_flag_5

ST_16: SOURCE_BUS_addr_read_7 (43)  [1/1] 8.75ns  loc: prefetch.cpp:16
:40  %SOURCE_BUS_addr_read_7 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 17>: 8.75ns
ST_17: tmp_1_7 (44)  [1/1] 2.52ns  loc: prefetch.cpp:17
:41  %tmp_1_7 = icmp eq i32 %SOURCE_BUS_addr_read_7, 7

ST_17: SOURCE_BUS_addr_read_8 (47)  [1/1] 8.75ns  loc: prefetch.cpp:16
:44  %SOURCE_BUS_addr_read_8 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 18>: 8.75ns
ST_18: p_c_flag_6_cast (42)  [1/1] 0.00ns  loc: prefetch.cpp:17
:39  %p_c_flag_6_cast = zext i3 %p_c_flag_6 to i4

ST_18: c_flag_1_7 (45)  [1/1] 0.80ns  loc: prefetch.cpp:18
:42  %c_flag_1_7 = add i4 %p_c_flag_6_cast, 1

ST_18: p_c_flag_7 (46)  [1/1] 1.37ns  loc: prefetch.cpp:17
:43  %p_c_flag_7 = select i1 %tmp_1_7, i4 %c_flag_1_7, i4 %p_c_flag_6_cast

ST_18: tmp_1_8 (48)  [1/1] 2.52ns  loc: prefetch.cpp:17
:45  %tmp_1_8 = icmp eq i32 %SOURCE_BUS_addr_read_8, 8

ST_18: c_flag_1_8 (49)  [1/1] 0.80ns  loc: prefetch.cpp:18
:46  %c_flag_1_8 = add i4 %p_c_flag_7, 1

ST_18: p_c_flag_8 (50)  [1/1] 1.37ns  loc: prefetch.cpp:17
:47  %p_c_flag_8 = select i1 %tmp_1_8, i4 %c_flag_1_8, i4 %p_c_flag_7

ST_18: SOURCE_BUS_addr_read_9 (51)  [1/1] 8.75ns  loc: prefetch.cpp:16
:48  %SOURCE_BUS_addr_read_9 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 19>: 4.39ns
ST_19: StgValue_69 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %SOURCE_BUS), !map !9

ST_19: StgValue_70 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !15

ST_19: StgValue_71 (9)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @prefetch_str) nounwind

ST_19: StgValue_72 (10)  [1/1] 0.00ns  loc: prefetch.cpp:6
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %SOURCE_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [11 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_19: StgValue_73 (11)  [1/1] 0.00ns  loc: prefetch.cpp:6
:8  call void (...)* @_ssdm_op_SpecInterface(i32 %source, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_19: StgValue_74 (12)  [1/1] 0.00ns  loc: prefetch.cpp:10
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_19: tmp_1_9 (52)  [1/1] 2.52ns  loc: prefetch.cpp:17
:49  %tmp_1_9 = icmp eq i32 %SOURCE_BUS_addr_read_9, 9

ST_19: c_flag_1_9 (53)  [1/1] 0.80ns  loc: prefetch.cpp:18
:50  %c_flag_1_9 = add i4 %p_c_flag_8, 1

ST_19: p_c_flag_9 (54)  [1/1] 0.00ns  loc: prefetch.cpp:17 (grouped into LUT with out node tmp)
:51  %p_c_flag_9 = select i1 %tmp_1_9, i4 %c_flag_1_9, i4 %p_c_flag_8

ST_19: tmp (55)  [1/1] 1.88ns  loc: prefetch.cpp:20 (out node of the LUT)
:52  %tmp = icmp eq i4 %p_c_flag_9, -6

ST_19: p_0 (56)  [1/1] 0.00ns  loc: prefetch.cpp:20
:53  %p_0 = zext i1 %tmp to i32

ST_19: StgValue_80 (57)  [1/1] 0.00ns  loc: prefetch.cpp:24
:54  ret i32 %p_0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SOURCE_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ source]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
source_read            (read         ) [ 00000000000000000000]
source1                (partselect   ) [ 00100000000000000000]
tmp_2                  (zext         ) [ 00000000000000000000]
SOURCE_BUS_addr        (getelementptr) [ 00011111111111111110]
SOURCE_BUS_addr_req    (readreq      ) [ 00000000000000000000]
SOURCE_BUS_addr_read   (read         ) [ 00000000001000000000]
tmp_1                  (icmp         ) [ 00000000000110000000]
SOURCE_BUS_addr_read_1 (read         ) [ 00000000000100000000]
tmp_1_1                (icmp         ) [ 00000000000010000000]
SOURCE_BUS_addr_read_2 (read         ) [ 00000000000010000000]
p_c_flag_cast          (zext         ) [ 00000000000000000000]
c_flag_1_1             (select       ) [ 00000000000000000000]
p_c_flag_1             (select       ) [ 00000000000000000000]
tmp_1_2                (icmp         ) [ 00000000000000000000]
c_flag_1_2             (add          ) [ 00000000000000000000]
p_c_flag_2             (select       ) [ 00000000000001100000]
SOURCE_BUS_addr_read_3 (read         ) [ 00000000000001000000]
tmp_1_3                (icmp         ) [ 00000000000000100000]
SOURCE_BUS_addr_read_4 (read         ) [ 00000000000000100000]
p_c_flag_2_cast        (zext         ) [ 00000000000000000000]
c_flag_1_3             (add          ) [ 00000000000000000000]
p_c_flag_3             (select       ) [ 00000000000000000000]
tmp_1_4                (icmp         ) [ 00000000000000000000]
c_flag_1_4             (add          ) [ 00000000000000000000]
p_c_flag_4             (select       ) [ 00000000000000010000]
SOURCE_BUS_addr_read_5 (read         ) [ 00000000000000010000]
tmp_1_5                (icmp         ) [ 00000000000000000000]
c_flag_1_5             (add          ) [ 00000000000000000000]
p_c_flag_5             (select       ) [ 00000000000000001000]
SOURCE_BUS_addr_read_6 (read         ) [ 00000000000000001000]
tmp_1_6                (icmp         ) [ 00000000000000000000]
c_flag_1_6             (add          ) [ 00000000000000000000]
p_c_flag_6             (select       ) [ 00000000000000000110]
SOURCE_BUS_addr_read_7 (read         ) [ 00000000000000000100]
tmp_1_7                (icmp         ) [ 00000000000000000010]
SOURCE_BUS_addr_read_8 (read         ) [ 00000000000000000010]
p_c_flag_6_cast        (zext         ) [ 00000000000000000000]
c_flag_1_7             (add          ) [ 00000000000000000000]
p_c_flag_7             (select       ) [ 00000000000000000000]
tmp_1_8                (icmp         ) [ 00000000000000000000]
c_flag_1_8             (add          ) [ 00000000000000000000]
p_c_flag_8             (select       ) [ 00000000000000000001]
SOURCE_BUS_addr_read_9 (read         ) [ 00000000000000000001]
StgValue_69            (specbitsmap  ) [ 00000000000000000000]
StgValue_70            (specbitsmap  ) [ 00000000000000000000]
StgValue_71            (spectopmodule) [ 00000000000000000000]
StgValue_72            (specinterface) [ 00000000000000000000]
StgValue_73            (specinterface) [ 00000000000000000000]
StgValue_74            (specinterface) [ 00000000000000000000]
tmp_1_9                (icmp         ) [ 00000000000000000000]
c_flag_1_9             (add          ) [ 00000000000000000000]
p_c_flag_9             (select       ) [ 00000000000000000000]
tmp                    (icmp         ) [ 00000000000000000000]
p_0                    (zext         ) [ 00000000000000000000]
StgValue_80            (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SOURCE_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SOURCE_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="source">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="source"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="prefetch_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="source_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="source_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_readreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="SOURCE_BUS_addr_req/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_read_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="7"/>
<pin id="86" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="SOURCE_BUS_addr_read/9 SOURCE_BUS_addr_read_1/10 SOURCE_BUS_addr_read_2/11 SOURCE_BUS_addr_read_3/12 SOURCE_BUS_addr_read_4/13 SOURCE_BUS_addr_read_5/14 SOURCE_BUS_addr_read_6/15 SOURCE_BUS_addr_read_7/16 SOURCE_BUS_addr_read_8/17 SOURCE_BUS_addr_read_9/18 "/>
</bind>
</comp>

<comp id="88" class="1005" name="reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SOURCE_BUS_addr_read SOURCE_BUS_addr_read_1 SOURCE_BUS_addr_read_2 SOURCE_BUS_addr_read_3 SOURCE_BUS_addr_read_4 SOURCE_BUS_addr_read_5 SOURCE_BUS_addr_read_6 SOURCE_BUS_addr_read_7 SOURCE_BUS_addr_read_8 SOURCE_BUS_addr_read_9 "/>
</bind>
</comp>

<comp id="92" class="1004" name="source1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="30" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="0" index="3" bw="6" slack="0"/>
<pin id="97" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="source1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_2_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="30" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="SOURCE_BUS_addr_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SOURCE_BUS_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_1_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_1/11 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_c_flag_cast_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="2"/>
<pin id="126" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_c_flag_cast/12 "/>
</bind>
</comp>

<comp id="127" class="1004" name="c_flag_1_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="2"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="0" index="2" bw="2" slack="0"/>
<pin id="131" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_flag_1_1/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_c_flag_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="0" index="2" bw="2" slack="0"/>
<pin id="138" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_c_flag_1/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_1_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_2/12 "/>
</bind>
</comp>

<comp id="147" class="1004" name="c_flag_1_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_flag_1_2/12 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_c_flag_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="2" slack="0"/>
<pin id="156" dir="0" index="2" bw="2" slack="0"/>
<pin id="157" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_c_flag_2/12 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_1_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="1"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_3/13 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_c_flag_2_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="2"/>
<pin id="169" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_c_flag_2_cast/14 "/>
</bind>
</comp>

<comp id="170" class="1004" name="c_flag_1_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_flag_1_3/14 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_c_flag_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="0" index="2" bw="3" slack="0"/>
<pin id="180" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_c_flag_3/14 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_4/14 "/>
</bind>
</comp>

<comp id="189" class="1004" name="c_flag_1_4_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_flag_1_4/14 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_c_flag_4_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="3" slack="0"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_c_flag_4/14 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_1_5_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_5/15 "/>
</bind>
</comp>

<comp id="209" class="1004" name="c_flag_1_5_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="1"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_flag_1_5/15 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_c_flag_5_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="1"/>
<pin id="218" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_c_flag_5/15 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_1_6_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_6/16 "/>
</bind>
</comp>

<comp id="227" class="1004" name="c_flag_1_6_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_flag_1_6/16 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_c_flag_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="1"/>
<pin id="236" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_c_flag_6/16 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_1_7_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_7/17 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_c_flag_6_cast_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="2"/>
<pin id="247" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_c_flag_6_cast/18 "/>
</bind>
</comp>

<comp id="248" class="1004" name="c_flag_1_7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_flag_1_7/18 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_c_flag_7_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="0" index="2" bw="4" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_c_flag_7/18 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_1_8_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_8/18 "/>
</bind>
</comp>

<comp id="267" class="1004" name="c_flag_1_8_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_flag_1_8/18 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_c_flag_8_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="4" slack="0"/>
<pin id="276" dir="0" index="2" bw="4" slack="0"/>
<pin id="277" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_c_flag_8/18 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_1_9_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_9/19 "/>
</bind>
</comp>

<comp id="287" class="1004" name="c_flag_1_9_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_flag_1_9/19 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_c_flag_9_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="0" index="2" bw="4" slack="1"/>
<pin id="296" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_c_flag_9/19 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_0_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0/19 "/>
</bind>
</comp>

<comp id="309" class="1005" name="source1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="30" slack="1"/>
<pin id="311" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="source1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="SOURCE_BUS_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="SOURCE_BUS_addr "/>
</bind>
</comp>

<comp id="320" class="1005" name="tmp_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2"/>
<pin id="322" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_1_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="p_c_flag_2_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="2"/>
<pin id="333" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="p_c_flag_2 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_1_3_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_3 "/>
</bind>
</comp>

<comp id="341" class="1005" name="p_c_flag_4_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="1"/>
<pin id="343" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_c_flag_4 "/>
</bind>
</comp>

<comp id="347" class="1005" name="p_c_flag_5_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="1"/>
<pin id="349" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_c_flag_5 "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_c_flag_6_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="2"/>
<pin id="355" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="p_c_flag_6 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_1_7_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_7 "/>
</bind>
</comp>

<comp id="363" class="1005" name="p_c_flag_8_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_c_flag_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="83" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="70" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="102" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="105" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="116"><net_src comp="88" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="88" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="140"><net_src comp="124" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="88" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="134" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="141" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="147" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="134" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="88" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="174"><net_src comp="167" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="28" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="167" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="88" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="176" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="183" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="189" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="176" pin="3"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="88" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="203" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="88" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="221" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="227" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="88" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="245" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="88" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="254" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="38" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="261" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="254" pin="3"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="88" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="66" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="281" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="68" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="92" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="317"><net_src comp="105" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="323"><net_src comp="112" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="329"><net_src comp="118" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="334"><net_src comp="153" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="339"><net_src comp="161" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="344"><net_src comp="195" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="350"><net_src comp="214" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="356"><net_src comp="232" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="361"><net_src comp="239" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="366"><net_src comp="273" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="292" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: prefetch : SOURCE_BUS | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
	Port: prefetch : source | {1 }
  - Chain level:
	State 1
	State 2
		SOURCE_BUS_addr : 1
		SOURCE_BUS_addr_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		p_c_flag_1 : 1
		c_flag_1_2 : 2
		p_c_flag_2 : 3
	State 13
	State 14
		c_flag_1_3 : 1
		p_c_flag_3 : 2
		c_flag_1_4 : 3
		p_c_flag_4 : 4
	State 15
		p_c_flag_5 : 1
	State 16
		p_c_flag_6 : 1
	State 17
	State 18
		c_flag_1_7 : 1
		p_c_flag_7 : 2
		c_flag_1_8 : 3
		p_c_flag_8 : 4
	State 19
		p_c_flag_9 : 1
		tmp : 2
		p_0 : 3
		StgValue_80 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      tmp_1_fu_112      |    0    |    11   |
|          |     tmp_1_1_fu_118     |    0    |    11   |
|          |     tmp_1_2_fu_141     |    0    |    11   |
|          |     tmp_1_3_fu_161     |    0    |    11   |
|          |     tmp_1_4_fu_183     |    0    |    11   |
|   icmp   |     tmp_1_5_fu_203     |    0    |    11   |
|          |     tmp_1_6_fu_221     |    0    |    11   |
|          |     tmp_1_7_fu_239     |    0    |    11   |
|          |     tmp_1_8_fu_261     |    0    |    11   |
|          |     tmp_1_9_fu_281     |    0    |    11   |
|          |       tmp_fu_299       |    0    |    2    |
|----------|------------------------|---------|---------|
|          |    c_flag_1_1_fu_127   |    0    |    2    |
|          |    p_c_flag_1_fu_134   |    0    |    2    |
|          |    p_c_flag_2_fu_153   |    0    |    2    |
|          |    p_c_flag_3_fu_176   |    0    |    3    |
|  select  |    p_c_flag_4_fu_195   |    0    |    3    |
|          |    p_c_flag_5_fu_214   |    0    |    3    |
|          |    p_c_flag_6_fu_232   |    0    |    3    |
|          |    p_c_flag_7_fu_254   |    0    |    4    |
|          |    p_c_flag_8_fu_273   |    0    |    4    |
|          |    p_c_flag_9_fu_292   |    0    |    4    |
|----------|------------------------|---------|---------|
|          |    c_flag_1_2_fu_147   |    0    |    2    |
|          |    c_flag_1_3_fu_170   |    0    |    2    |
|          |    c_flag_1_4_fu_189   |    0    |    3    |
|    add   |    c_flag_1_5_fu_209   |    0    |    3    |
|          |    c_flag_1_6_fu_227   |    0    |    3    |
|          |    c_flag_1_7_fu_248   |    0    |    3    |
|          |    c_flag_1_8_fu_267   |    0    |    4    |
|          |    c_flag_1_9_fu_287   |    0    |    4    |
|----------|------------------------|---------|---------|
|   read   | source_read_read_fu_70 |    0    |    0    |
|          |     grp_read_fu_83     |    0    |    0    |
|----------|------------------------|---------|---------|
|  readreq |    grp_readreq_fu_76   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      source1_fu_92     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_2_fu_102      |    0    |    0    |
|          |  p_c_flag_cast_fu_124  |    0    |    0    |
|   zext   | p_c_flag_2_cast_fu_167 |    0    |    0    |
|          | p_c_flag_6_cast_fu_245 |    0    |    0    |
|          |       p_0_fu_305       |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   166   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|SOURCE_BUS_addr_reg_314|   32   |
|   p_c_flag_2_reg_331  |    2   |
|   p_c_flag_4_reg_341  |    3   |
|   p_c_flag_5_reg_347  |    3   |
|   p_c_flag_6_reg_353  |    3   |
|   p_c_flag_8_reg_363  |    4   |
|         reg_88        |   32   |
|    source1_reg_309    |   30   |
|    tmp_1_1_reg_326    |    1   |
|    tmp_1_3_reg_336    |    1   |
|    tmp_1_7_reg_358    |    1   |
|     tmp_1_reg_320     |    1   |
+-----------------------+--------+
|         Total         |   113  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_76 |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.571  ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   113  |   198  |
+-----------+--------+--------+--------+
