#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Icarus\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\va_math.vpi";
S_000001c8b10fbd50 .scope module, "MIPS_TESTBENCH" "MIPS_TESTBENCH" 2 1;
 .timescale 0 0;
v000001c8b115b7c0_0 .var "clk", 0 0;
v000001c8b115b4a0_0 .var/i "i", 31 0;
v000001c8b115b900_0 .var "reset", 0 0;
S_000001c8b10aa000 .scope module, "mips_dut" "MIPS" 2 8, 3 10 0, S_000001c8b10fbd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001c8b10f30c0 .functor AND 1, v000001c8b10f6230_0, v000001c8b10f69b0_0, C4<1>, C4<1>;
v000001c8b115b360_0 .net "ALUConOut", 2 0, v000001c8b10f6a50_0;  1 drivers
v000001c8b115bd60_0 .net "ALUOp", 1 0, v000001c8b10f6cd0_0;  1 drivers
v000001c8b115a640_0 .net "ALUSrc", 0 0, v000001c8b10f6f50_0;  1 drivers
v000001c8b115af00_0 .net "ALU_out", 31 0, v000001c8b10f5c90_0;  1 drivers
v000001c8b115b9a0_0 .net "Branch", 0 0, v000001c8b10f69b0_0;  1 drivers
v000001c8b115aaa0_0 .net "Jump", 0 0, v000001c8b10f6e10_0;  1 drivers
v000001c8b115be00_0 .net "MemToReg", 0 0, v000001c8b10f6550_0;  1 drivers
v000001c8b115bc20_0 .net "MemWrite", 0 0, v000001c8b10f55b0_0;  1 drivers
v000001c8b115a8c0_0 .net "RegDst", 0 0, v000001c8b10f5650_0;  1 drivers
v000001c8b115a820_0 .net "RegWrite", 0 0, v000001c8b10f5e70_0;  1 drivers
v000001c8b115bf40_0 .net *"_ivl_15", 3 0, L_000001c8b115c3d0;  1 drivers
v000001c8b115abe0_0 .net "add_address_out", 31 0, L_000001c8b115db90;  1 drivers
v000001c8b115a140_0 .net "add_pc4_out", 31 0, L_000001c8b115de10;  1 drivers
v000001c8b115bb80_0 .net "clk", 0 0, v000001c8b115b7c0_0;  1 drivers
v000001c8b115ab40_0 .net "data_mem_out", 31 0, L_000001c8b10f3360;  1 drivers
v000001c8b115bea0_0 .net "funct", 5 0, L_000001c8b115d730;  1 drivers
v000001c8b115a5a0_0 .net "immediate", 15 0, L_000001c8b115c830;  1 drivers
v000001c8b115bcc0_0 .net "instruction", 31 0, L_000001c8b10f39f0;  1 drivers
v000001c8b115b220_0 .net "jump_address", 31 0, L_000001c8b115d7d0;  1 drivers
v000001c8b115a280_0 .net "mux_datamem_out", 31 0, L_000001c8b115d0f0;  1 drivers
v000001c8b115b860_0 .net "mux_mainalu_out", 31 0, L_000001c8b115cf10;  1 drivers
v000001c8b115ad20_0 .net "mux_regbank_out", 4 0, L_000001c8b115cbf0;  1 drivers
v000001c8b115a500_0 .net "opcode", 5 0, L_000001c8b115c330;  1 drivers
v000001c8b115adc0_0 .net "pcout", 31 0, v000001c8b1153740_0;  1 drivers
v000001c8b115afa0_0 .net "rd", 4 0, L_000001c8b115cc90;  1 drivers
v000001c8b115a1e0_0 .net "rd1", 31 0, L_000001c8b115deb0;  1 drivers
v000001c8b115a320_0 .net "rd2", 31 0, L_000001c8b115ce70;  1 drivers
v000001c8b115a3c0_0 .net "reset", 0 0, v000001c8b115b900_0;  1 drivers
v000001c8b115a460_0 .net "rs", 4 0, L_000001c8b115cb50;  1 drivers
v000001c8b115b5e0_0 .net "rt", 4 0, L_000001c8b115da50;  1 drivers
v000001c8b115b040_0 .net "sel_mux_1", 0 0, L_000001c8b10f30c0;  1 drivers
v000001c8b115b0e0_0 .net "sel_mux_1_out", 31 0, L_000001c8b115d050;  1 drivers
v000001c8b115b180_0 .net "sel_mux_2_out", 31 0, L_000001c8b115c970;  1 drivers
v000001c8b115ba40_0 .net "shift_adder_out", 31 0, L_000001c8b115dc30;  1 drivers
v000001c8b115b400_0 .net "shift_jump_out", 27 0, L_000001c8b115d550;  1 drivers
v000001c8b115b680_0 .net "sign_ex_out", 31 0, L_000001c8b115c8d0;  1 drivers
v000001c8b115b720_0 .net "zeroflag", 0 0, v000001c8b10f6230_0;  1 drivers
L_000001c8b115c330 .part L_000001c8b10f39f0, 26, 6;
L_000001c8b115cb50 .part L_000001c8b10f39f0, 21, 5;
L_000001c8b115da50 .part L_000001c8b10f39f0, 16, 5;
L_000001c8b115cc90 .part L_000001c8b10f39f0, 11, 5;
L_000001c8b115c830 .part L_000001c8b10f39f0, 0, 16;
L_000001c8b115d730 .part L_000001c8b10f39f0, 0, 6;
L_000001c8b115c3d0 .part L_000001c8b115de10, 28, 4;
L_000001c8b115d7d0 .concat [ 28 4 0 0], L_000001c8b115d550, L_000001c8b115c3d0;
L_000001c8b115d230 .part L_000001c8b10f39f0, 0, 26;
S_000001c8b10aa190 .scope module, "add_address" "ADDER" 3 94, 4 5 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /OUTPUT 32 "dout";
v000001c8b10f56f0_0 .net/s "dout", 31 0, L_000001c8b115db90;  alias, 1 drivers
v000001c8b10f6910_0 .net/s "op1", 31 0, L_000001c8b115dc30;  alias, 1 drivers
v000001c8b10f5470_0 .net/s "op2", 31 0, L_000001c8b115de10;  alias, 1 drivers
L_000001c8b115db90 .arith/sum 32, L_000001c8b115dc30, L_000001c8b115de10;
S_000001c8b10ac580 .scope module, "add_pc4" "ADDER" 3 89, 4 5 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /OUTPUT 32 "dout";
v000001c8b10f6c30_0 .net/s "dout", 31 0, L_000001c8b115de10;  alias, 1 drivers
v000001c8b10f5150_0 .net/s "op1", 31 0, v000001c8b1153740_0;  alias, 1 drivers
L_000001c8b1210358 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001c8b10f65f0_0 .net/s "op2", 31 0, L_000001c8b1210358;  1 drivers
L_000001c8b115de10 .arith/sum 32, v000001c8b1153740_0, L_000001c8b1210358;
S_000001c8b10ac710 .scope module, "alu_con" "ALUDEC" 3 87, 5 1 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000001c8b10f6a50_0 .var "alucontrol", 2 0;
v000001c8b10f51f0_0 .net "aluop", 1 0, v000001c8b10f6cd0_0;  alias, 1 drivers
v000001c8b10f5dd0_0 .net "funct", 5 0, L_000001c8b115d730;  alias, 1 drivers
E_000001c8b10ed620 .event anyedge, v000001c8b10f51f0_0, v000001c8b10f5dd0_0;
S_000001c8b10c3140 .scope module, "con_unit" "CONTROL_UNIT" 3 75, 6 1 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "RegWrite";
v000001c8b10f6cd0_0 .var "ALUOp", 1 0;
v000001c8b10f6f50_0 .var "ALUSrc", 0 0;
v000001c8b10f69b0_0 .var "Branch", 0 0;
v000001c8b10f6e10_0 .var "Jump", 0 0;
v000001c8b10f55b0_0 .var "MemWrite", 0 0;
v000001c8b10f6550_0 .var "MemtoReg", 0 0;
v000001c8b10f5650_0 .var "RegDst", 0 0;
v000001c8b10f5e70_0 .var "RegWrite", 0 0;
v000001c8b10f6690_0 .net "opcode", 5 0, L_000001c8b115c330;  alias, 1 drivers
E_000001c8b10ed320 .event anyedge, v000001c8b10f6690_0;
S_000001c8b10c32d0 .scope module, "dat_mem" "DATA_MEMORY" 3 83, 7 13 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "din";
    .port_info 1 /INPUT 32 "wd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "dout";
L_000001c8b10f3360 .functor BUFZ 32, L_000001c8b115cfb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c8b10f5290_0 .net *"_ivl_0", 31 0, L_000001c8b115cfb0;  1 drivers
v000001c8b10f6730_0 .net *"_ivl_2", 31 0, L_000001c8b115dcd0;  1 drivers
v000001c8b10f67d0_0 .net *"_ivl_4", 29 0, L_000001c8b115d870;  1 drivers
L_000001c8b1210310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c8b10f6870_0 .net *"_ivl_6", 1 0, L_000001c8b1210310;  1 drivers
v000001c8b10f58d0_0 .net "clk", 0 0, v000001c8b115b7c0_0;  alias, 1 drivers
v000001c8b10f62d0_0 .net "din", 31 0, v000001c8b10f5c90_0;  alias, 1 drivers
v000001c8b10f5970_0 .net "dout", 31 0, L_000001c8b10f3360;  alias, 1 drivers
v000001c8b10f5830 .array "mem", 255 0, 31 0;
v000001c8b10f5d30_0 .net "wd", 31 0, L_000001c8b115ce70;  alias, 1 drivers
v000001c8b10f5ab0_0 .net "we", 0 0, v000001c8b10f55b0_0;  alias, 1 drivers
E_000001c8b10ecee0 .event posedge, v000001c8b10f58d0_0;
L_000001c8b115cfb0 .array/port v000001c8b10f5830, L_000001c8b115dcd0;
L_000001c8b115d870 .part v000001c8b10f5c90_0, 2, 30;
L_000001c8b115dcd0 .concat [ 30 2 0 0], L_000001c8b115d870, L_000001c8b1210310;
S_000001c8b10c1550 .scope module, "instr_mem" "INSTRUCTION_MEMORY" 3 72, 7 1 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_000001c8b10f39f0 .functor BUFZ 32, L_000001c8b115dd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c8b10f6d70_0 .net *"_ivl_0", 31 0, L_000001c8b115dd70;  1 drivers
v000001c8b10f6050_0 .net *"_ivl_2", 31 0, L_000001c8b115c5b0;  1 drivers
v000001c8b10f6eb0_0 .net *"_ivl_4", 29 0, L_000001c8b115d690;  1 drivers
L_000001c8b1210088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c8b10f5b50_0 .net *"_ivl_6", 1 0, L_000001c8b1210088;  1 drivers
v000001c8b10f5f10_0 .net "addr", 31 0, v000001c8b1153740_0;  alias, 1 drivers
v000001c8b10f5bf0_0 .net "instr", 31 0, L_000001c8b10f39f0;  alias, 1 drivers
v000001c8b10f5fb0 .array "mem", 255 0, 31 0;
L_000001c8b115dd70 .array/port v000001c8b10f5fb0, L_000001c8b115c5b0;
L_000001c8b115d690 .part v000001c8b1153740_0, 2, 30;
L_000001c8b115c5b0 .concat [ 30 2 0 0], L_000001c8b115d690, L_000001c8b1210088;
S_000001c8b10c16e0 .scope module, "mainalu" "ALU" 3 81, 8 1 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001c8b10f6ff0_0 .net "ALUControl", 2 0, v000001c8b10f6a50_0;  alias, 1 drivers
v000001c8b10f5c90_0 .var "ALUResult", 31 0;
v000001c8b10f60f0_0 .net "SrcA", 31 0, L_000001c8b115deb0;  alias, 1 drivers
v000001c8b10f6190_0 .net "SrcB", 31 0, L_000001c8b115cf10;  alias, 1 drivers
v000001c8b10f6230_0 .var "Zero", 0 0;
E_000001c8b10ed6a0 .event anyedge, v000001c8b10f6a50_0, v000001c8b10f60f0_0, v000001c8b10f6190_0;
S_000001c8b10bd2c0 .scope module, "mux_adder_1" "MUX_32BIT" 3 97, 9 10 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000001c8b10f6370_0 .net "dout", 31 0, L_000001c8b115d050;  alias, 1 drivers
v000001c8b10f6410_0 .net "in1", 31 0, L_000001c8b115de10;  alias, 1 drivers
v000001c8b10f64b0_0 .net "in2", 31 0, L_000001c8b115db90;  alias, 1 drivers
v000001c8b10e7bd0_0 .net "sel", 0 0, L_000001c8b10f30c0;  alias, 1 drivers
L_000001c8b115d050 .functor MUXZ 32, L_000001c8b115de10, L_000001c8b115db90, L_000001c8b10f30c0, C4<>;
S_000001c8b10bd450 .scope module, "mux_adder_2" "MUX_32BIT" 3 99, 9 10 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000001c8b1154a00_0 .net "dout", 31 0, L_000001c8b115c970;  alias, 1 drivers
v000001c8b1153c40_0 .net "in1", 31 0, L_000001c8b115d050;  alias, 1 drivers
v000001c8b1154be0_0 .net "in2", 31 0, L_000001c8b115d7d0;  alias, 1 drivers
v000001c8b1154500_0 .net "sel", 0 0, v000001c8b10f6e10_0;  alias, 1 drivers
L_000001c8b115c970 .functor MUXZ 32, L_000001c8b115d050, L_000001c8b115d7d0, v000001c8b10f6e10_0, C4<>;
S_000001c8b10d7cf0 .scope module, "mux_data_mem" "MUX_32BIT" 3 84, 9 10 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000001c8b1154aa0_0 .net "dout", 31 0, L_000001c8b115d0f0;  alias, 1 drivers
v000001c8b1153ce0_0 .net "in1", 31 0, v000001c8b10f5c90_0;  alias, 1 drivers
v000001c8b11540a0_0 .net "in2", 31 0, L_000001c8b10f3360;  alias, 1 drivers
v000001c8b1154140_0 .net "sel", 0 0, v000001c8b10f6550_0;  alias, 1 drivers
L_000001c8b115d0f0 .functor MUXZ 32, v000001c8b10f5c90_0, L_000001c8b10f3360, v000001c8b10f6550_0, C4<>;
S_000001c8b10d7e80 .scope module, "mux_main_alu" "MUX_32BIT" 3 80, 9 10 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000001c8b11537e0_0 .net "dout", 31 0, L_000001c8b115cf10;  alias, 1 drivers
v000001c8b11541e0_0 .net "in1", 31 0, L_000001c8b115ce70;  alias, 1 drivers
v000001c8b11536a0_0 .net "in2", 31 0, L_000001c8b115c8d0;  alias, 1 drivers
v000001c8b11543c0_0 .net "sel", 0 0, v000001c8b10f6f50_0;  alias, 1 drivers
L_000001c8b115cf10 .functor MUXZ 32, L_000001c8b115ce70, L_000001c8b115c8d0, v000001c8b10f6f50_0, C4<>;
S_000001c8b10c5b20 .scope module, "mux_reg_bank" "MUX_5BIT" 3 77, 9 1 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "dout";
v000001c8b1153240_0 .net "dout", 4 0, L_000001c8b115cbf0;  alias, 1 drivers
v000001c8b1153560_0 .net "in1", 4 0, L_000001c8b115da50;  alias, 1 drivers
v000001c8b1154280_0 .net "in2", 4 0, L_000001c8b115cc90;  alias, 1 drivers
v000001c8b1154780_0 .net "sel", 0 0, v000001c8b10f5650_0;  alias, 1 drivers
L_000001c8b115cbf0 .functor MUXZ 5, L_000001c8b115da50, L_000001c8b115cc90, v000001c8b10f5650_0, C4<>;
S_000001c8b10c5cb0 .scope module, "prog_counter" "PC" 3 71, 10 1 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "dout";
v000001c8b1153880_0 .net "clk", 0 0, v000001c8b115b7c0_0;  alias, 1 drivers
v000001c8b1153740_0 .var "dout", 31 0;
v000001c8b1154320_0 .net "in", 31 0, L_000001c8b115c970;  alias, 1 drivers
v000001c8b1153060_0 .net "reset", 0 0, v000001c8b115b900_0;  alias, 1 drivers
E_000001c8b10ecf60 .event posedge, v000001c8b1153060_0, v000001c8b10f58d0_0;
S_000001c8b10b8390 .scope module, "reg_bank" "REGISTER_BANK" 3 78, 11 1 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a1";
    .port_info 1 /INPUT 5 "a2";
    .port_info 2 /INPUT 5 "a3";
    .port_info 3 /INPUT 32 "wd3";
    .port_info 4 /INPUT 1 "we3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001c8b1153a60_0 .net *"_ivl_0", 31 0, L_000001c8b115cd30;  1 drivers
v000001c8b1154dc0_0 .net *"_ivl_10", 6 0, L_000001c8b115d190;  1 drivers
L_000001c8b1210160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c8b11531a0_0 .net *"_ivl_13", 1 0, L_000001c8b1210160;  1 drivers
L_000001c8b12101a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8b1154460_0 .net/2u *"_ivl_14", 31 0, L_000001c8b12101a8;  1 drivers
v000001c8b1153920_0 .net *"_ivl_18", 31 0, L_000001c8b115daf0;  1 drivers
L_000001c8b12101f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8b1153f60_0 .net *"_ivl_21", 26 0, L_000001c8b12101f0;  1 drivers
L_000001c8b1210238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8b11539c0_0 .net/2u *"_ivl_22", 31 0, L_000001c8b1210238;  1 drivers
v000001c8b1154d20_0 .net *"_ivl_24", 0 0, L_000001c8b115c290;  1 drivers
v000001c8b1153600_0 .net *"_ivl_26", 31 0, L_000001c8b115d410;  1 drivers
v000001c8b1154c80_0 .net *"_ivl_28", 6 0, L_000001c8b115cdd0;  1 drivers
L_000001c8b12100d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8b1153b00_0 .net *"_ivl_3", 26 0, L_000001c8b12100d0;  1 drivers
L_000001c8b1210280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c8b1154000_0 .net *"_ivl_31", 1 0, L_000001c8b1210280;  1 drivers
L_000001c8b12102c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8b11545a0_0 .net/2u *"_ivl_32", 31 0, L_000001c8b12102c8;  1 drivers
L_000001c8b1210118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c8b1154640_0 .net/2u *"_ivl_4", 31 0, L_000001c8b1210118;  1 drivers
v000001c8b1153ba0_0 .net *"_ivl_6", 0 0, L_000001c8b115cab0;  1 drivers
v000001c8b11532e0_0 .net *"_ivl_8", 31 0, L_000001c8b115c6f0;  1 drivers
v000001c8b1153d80_0 .net "a1", 4 0, L_000001c8b115cb50;  alias, 1 drivers
v000001c8b1153380_0 .net "a2", 4 0, L_000001c8b115da50;  alias, 1 drivers
v000001c8b11546e0_0 .net "a3", 4 0, L_000001c8b115cbf0;  alias, 1 drivers
v000001c8b1154820_0 .net "clk", 0 0, v000001c8b115b7c0_0;  alias, 1 drivers
v000001c8b1153100_0 .var/i "i", 31 0;
v000001c8b11548c0_0 .net "rd1", 31 0, L_000001c8b115deb0;  alias, 1 drivers
v000001c8b1153e20_0 .net "rd2", 31 0, L_000001c8b115ce70;  alias, 1 drivers
v000001c8b1154960 .array "registers", 31 0, 31 0;
v000001c8b1154b40_0 .net "wd3", 31 0, L_000001c8b115d0f0;  alias, 1 drivers
v000001c8b1154e60_0 .net "we3", 0 0, v000001c8b10f5e70_0;  alias, 1 drivers
L_000001c8b115cd30 .concat [ 5 27 0 0], L_000001c8b115cb50, L_000001c8b12100d0;
L_000001c8b115cab0 .cmp/ne 32, L_000001c8b115cd30, L_000001c8b1210118;
L_000001c8b115c6f0 .array/port v000001c8b1154960, L_000001c8b115d190;
L_000001c8b115d190 .concat [ 5 2 0 0], L_000001c8b115cb50, L_000001c8b1210160;
L_000001c8b115deb0 .functor MUXZ 32, L_000001c8b12101a8, L_000001c8b115c6f0, L_000001c8b115cab0, C4<>;
L_000001c8b115daf0 .concat [ 5 27 0 0], L_000001c8b115da50, L_000001c8b12101f0;
L_000001c8b115c290 .cmp/ne 32, L_000001c8b115daf0, L_000001c8b1210238;
L_000001c8b115d410 .array/port v000001c8b1154960, L_000001c8b115cdd0;
L_000001c8b115cdd0 .concat [ 5 2 0 0], L_000001c8b115da50, L_000001c8b1210280;
L_000001c8b115ce70 .functor MUXZ 32, L_000001c8b12102c8, L_000001c8b115d410, L_000001c8b115c290, C4<>;
S_000001c8b10b8520 .scope module, "shift_adder" "SHIFTER" 3 95, 4 9 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "dout";
P_000001c8b10ea030 .param/l "IN_LEN" 0 4 9, +C4<00000000000000000000000000100000>;
P_000001c8b10ea068 .param/l "OUT_LEN" 0 4 9, +C4<00000000000000000000000000100000>;
v000001c8b1154f00_0 .net *"_ivl_2", 29 0, L_000001c8b115d910;  1 drivers
L_000001c8b1210430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c8b1153420_0 .net *"_ivl_4", 1 0, L_000001c8b1210430;  1 drivers
v000001c8b11534c0_0 .net "dout", 31 0, L_000001c8b115dc30;  alias, 1 drivers
v000001c8b1153ec0_0 .net "in", 31 0, L_000001c8b115c8d0;  alias, 1 drivers
L_000001c8b115d910 .part L_000001c8b115c8d0, 0, 30;
L_000001c8b115dc30 .concat [ 2 30 0 0], L_000001c8b1210430, L_000001c8b115d910;
S_000001c8b1159860 .scope module, "shift_jump" "SHIFTER" 3 92, 4 9 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "in";
    .port_info 1 /OUTPUT 28 "dout";
P_000001c8b10e9eb0 .param/l "IN_LEN" 0 4 9, +C4<00000000000000000000000000011010>;
P_000001c8b10e9ee8 .param/l "OUT_LEN" 0 4 9, +C4<00000000000000000000000000011100>;
v000001c8b115ac80_0 .net *"_ivl_0", 27 0, L_000001c8b115d2d0;  1 drivers
L_000001c8b12103a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c8b115ae60_0 .net *"_ivl_3", 1 0, L_000001c8b12103a0;  1 drivers
v000001c8b115a960_0 .net *"_ivl_6", 25 0, L_000001c8b115df50;  1 drivers
L_000001c8b12103e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c8b115aa00_0 .net *"_ivl_8", 1 0, L_000001c8b12103e8;  1 drivers
v000001c8b115a6e0_0 .net "dout", 27 0, L_000001c8b115d550;  alias, 1 drivers
v000001c8b115b2c0_0 .net "in", 25 0, L_000001c8b115d230;  1 drivers
L_000001c8b115d2d0 .concat [ 26 2 0 0], L_000001c8b115d230, L_000001c8b12103a0;
L_000001c8b115df50 .part L_000001c8b115d2d0, 0, 26;
L_000001c8b115d550 .concat [ 2 26 0 0], L_000001c8b12103e8, L_000001c8b115df50;
S_000001c8b1159220 .scope module, "sign_ex" "SIGN_EXTEND" 3 86, 4 1 0, S_000001c8b10aa000;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /OUTPUT 32 "dout";
v000001c8b115b540_0 .net *"_ivl_1", 0 0, L_000001c8b115c0b0;  1 drivers
v000001c8b115a780_0 .net *"_ivl_2", 15 0, L_000001c8b115c790;  1 drivers
v000001c8b115bae0_0 .net "din", 15 0, L_000001c8b115c830;  alias, 1 drivers
v000001c8b115a0a0_0 .net "dout", 31 0, L_000001c8b115c8d0;  alias, 1 drivers
L_000001c8b115c0b0 .part L_000001c8b115c830, 15, 1;
LS_000001c8b115c790_0_0 .concat [ 1 1 1 1], L_000001c8b115c0b0, L_000001c8b115c0b0, L_000001c8b115c0b0, L_000001c8b115c0b0;
LS_000001c8b115c790_0_4 .concat [ 1 1 1 1], L_000001c8b115c0b0, L_000001c8b115c0b0, L_000001c8b115c0b0, L_000001c8b115c0b0;
LS_000001c8b115c790_0_8 .concat [ 1 1 1 1], L_000001c8b115c0b0, L_000001c8b115c0b0, L_000001c8b115c0b0, L_000001c8b115c0b0;
LS_000001c8b115c790_0_12 .concat [ 1 1 1 1], L_000001c8b115c0b0, L_000001c8b115c0b0, L_000001c8b115c0b0, L_000001c8b115c0b0;
L_000001c8b115c790 .concat [ 4 4 4 4], LS_000001c8b115c790_0_0, LS_000001c8b115c790_0_4, LS_000001c8b115c790_0_8, LS_000001c8b115c790_0_12;
L_000001c8b115c8d0 .concat [ 16 16 0 0], L_000001c8b115c830, L_000001c8b115c790;
    .scope S_000001c8b10c5cb0;
T_0 ;
    %wait E_000001c8b10ecf60;
    %load/vec4 v000001c8b1153060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c8b1153740_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c8b1154320_0;
    %assign/vec4 v000001c8b1153740_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c8b10c1550;
T_1 ;
    %vpi_call 7 7 "$readmemb", "instr.txt", v000001c8b10f5fb0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001c8b10c3140;
T_2 ;
    %wait E_000001c8b10ed320;
    %load/vec4 v000001c8b10f6690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f6e10_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c8b10f6cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f6550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f55b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f69b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f6f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b10f5650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b10f5e70_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f6e10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c8b10f6cd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b10f6550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f55b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f69b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b10f6f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f5650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b10f5e70_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f6e10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c8b10f6cd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c8b10f6550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b10f55b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f69b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b10f6f50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c8b10f5650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f5e70_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f6e10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c8b10f6cd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c8b10f6550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f55b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b10f69b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f6f50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c8b10f5650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f5e70_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f6e10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c8b10f6cd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f6550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f55b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f69b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b10f6f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f5650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b10f5e70_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b10f6e10_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001c8b10f6cd0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c8b10f6550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f55b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c8b10f69b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c8b10f6f50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c8b10f5650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b10f5e70_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001c8b10b8390;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c8b1153100_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001c8b1153100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001c8b1153100_0;
    %store/vec4a v000001c8b1154960, 4, 0;
    %load/vec4 v000001c8b1153100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c8b1153100_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000001c8b10b8390;
T_4 ;
    %wait E_000001c8b10ecee0;
    %load/vec4 v000001c8b1154e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001c8b1154b40_0;
    %load/vec4 v000001c8b11546e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001c8b1154960, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c8b10c16e0;
T_5 ;
    %wait E_000001c8b10ed6a0;
    %load/vec4 v000001c8b10f6ff0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001c8b10f6230_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001c8b10f5c90_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000001c8b10f60f0_0;
    %load/vec4 v000001c8b10f6190_0;
    %add;
    %store/vec4 v000001c8b10f5c90_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000001c8b10f60f0_0;
    %load/vec4 v000001c8b10f6190_0;
    %sub;
    %store/vec4 v000001c8b10f5c90_0, 0, 32;
    %load/vec4 v000001c8b10f60f0_0;
    %load/vec4 v000001c8b10f6190_0;
    %sub;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 1;
    %store/vec4 v000001c8b10f6230_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001c8b10f60f0_0;
    %load/vec4 v000001c8b10f6190_0;
    %and;
    %store/vec4 v000001c8b10f5c90_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001c8b10f60f0_0;
    %load/vec4 v000001c8b10f6190_0;
    %or;
    %store/vec4 v000001c8b10f5c90_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000001c8b10f60f0_0;
    %load/vec4 v000001c8b10f6190_0;
    %sub;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 1;
    %store/vec4 v000001c8b10f6230_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c8b10c32d0;
T_6 ;
    %wait E_000001c8b10ecee0;
    %load/vec4 v000001c8b10f5ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001c8b10f5d30_0;
    %load/vec4 v000001c8b10f62d0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %store/vec4a v000001c8b10f5830, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001c8b10ac710;
T_7 ;
    %wait E_000001c8b10ed620;
    %load/vec4 v000001c8b10f51f0_0;
    %load/vec4 v000001c8b10f5dd0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 255, 191, 8;
    %cmp/x;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 224, 64, 8;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 226, 64, 8;
    %cmp/x;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 228, 64, 8;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 229, 64, 8;
    %cmp/x;
    %jmp/1 T_7.5, 4;
    %dup/vec4;
    %pushi/vec4 234, 64, 8;
    %cmp/x;
    %jmp/1 T_7.6, 4;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c8b10f6a50_0, 0, 3;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001c8b10f6a50_0, 0, 3;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001c8b10f6a50_0, 0, 3;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001c8b10f6a50_0, 0, 3;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c8b10f6a50_0, 0, 3;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c8b10f6a50_0, 0, 3;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001c8b10f6a50_0, 0, 3;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001c8b10fbd50;
T_8 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b115b7c0_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000001c8b115b7c0_0;
    %inv;
    %store/vec4 v000001c8b115b7c0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001c8b10fbd50;
T_9 ;
    %delay 200, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001c8b10fbd50;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c8b115b4a0_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001c8b115b4a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001c8b1154960, v000001c8b115b4a0_0 > {0 0 0};
    %load/vec4 v000001c8b115b4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c8b115b4a0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c8b115b4a0_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001c8b115b4a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001c8b10f5830, v000001c8b115b4a0_0 > {0 0 0};
    %load/vec4 v000001c8b115b4a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c8b115b4a0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8b115a460_0 {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8b115afa0_0 {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8b115b5e0_0 {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8b115a280_0 {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8b115b180_0 {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8b115a3c0_0 {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8b115adc0_0 {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8b115b0e0_0 {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8b115abe0_0 {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8b115b220_0 {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000001, v000001c8b115b720_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001c8b10fbd50;
T_11 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c8b115b900_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c8b115b900_0, 0, 1;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./bit_operations.sv";
    "./ALUDec.sv";
    "./control_unit.sv";
    "./memory.sv";
    "./ALU.sv";
    "./mux.sv";
    "./pc.sv";
    "./register_file.sv";
