{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683429853256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683429853256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 07 06:24:13 2023 " "Processing started: Sun May 07 06:24:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683429853256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683429853256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp3 -c exp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp3 -c exp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683429853257 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1683429853950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_schematic " "Found entity 1: datapath_schematic" {  } { { "datapath_schematic.bdf" "" { Schematic "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/datapath_schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_sync_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file register_sync_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_sync_rw " "Found entity 1: Register_sync_rw" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_sync_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file register_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_simple " "Found entity 1: Register_simple" {  } { { "Register_simple.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "Register_file.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "Mux_4to1.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "Mux_2to1.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16to1 " "Found entity 1: Mux_16to1" {  } { { "Mux_16to1.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Mux_16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4to16 " "Found entity 1: Decoder_4to16" {  } { { "Decoder_4to16.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "Decoder_2to4.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854087 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Controller.v(27) " "Verilog HDL information at Controller.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1683429854090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683429854099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683429854099 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shifter shifter.v(13) " "Verilog HDL Parameter Declaration warning at shifter.v(13): Parameter Declaration in module \"shifter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "shifter.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/shifter.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1683429854099 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(24) " "Verilog HDL Parameter Declaration warning at ALU.v(24): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/ALU.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1683429854103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683429854158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller\"" {  } { { "Main.v" "controller" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Main.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Controller.v(51) " "Verilog HDL assignment warning at Controller.v(51): truncated value with size 32 to match size of target (3)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683429854165 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(117) " "Verilog HDL Case Statement warning at Controller.v(117): incomplete case statement has no default case item" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1683429854168 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Controller.v(199) " "Verilog HDL assignment warning at Controller.v(199): truncated value with size 32 to match size of target (1)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683429854170 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Controller.v(185) " "Verilog HDL Case Statement warning at Controller.v(185): incomplete case statement has no default case item" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 185 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1683429854171 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCWrite Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"PCWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854177 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AdSrc Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"AdSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854178 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854178 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRWrite Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"IRWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854178 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854178 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854178 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcA Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"ALUSrcA\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854179 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcB Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"ALUSrcB\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854179 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854179 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854179 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrc Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"RegSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854180 "|Main|Controller:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel14 Controller.v(60) " "Verilog HDL Always Construct warning at Controller.v(60): inferring latch(es) for variable \"Sel14\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683429854180 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel14 Controller.v(323) " "Inferred latch for \"Sel14\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854184 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[0\] Controller.v(323) " "Inferred latch for \"RegSrc\[0\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854184 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[1\] Controller.v(323) " "Inferred latch for \"RegSrc\[1\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854185 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite Controller.v(323) " "Inferred latch for \"RegWrite\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854185 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] Controller.v(323) " "Inferred latch for \"ImmSrc\[0\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854185 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] Controller.v(323) " "Inferred latch for \"ImmSrc\[1\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854186 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[0\] Controller.v(323) " "Inferred latch for \"ALUSrcB\[0\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854186 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcB\[1\] Controller.v(323) " "Inferred latch for \"ALUSrcB\[1\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854186 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcA Controller.v(323) " "Inferred latch for \"ALUSrcA\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854187 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] Controller.v(323) " "Inferred latch for \"ALUControl\[0\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854187 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] Controller.v(323) " "Inferred latch for \"ALUControl\[1\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854187 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] Controller.v(323) " "Inferred latch for \"ALUControl\[2\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854188 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] Controller.v(323) " "Inferred latch for \"ALUControl\[3\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854188 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[0\] Controller.v(323) " "Inferred latch for \"ResultSrc\[0\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854188 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[1\] Controller.v(323) " "Inferred latch for \"ResultSrc\[1\]\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854189 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRWrite Controller.v(323) " "Inferred latch for \"IRWrite\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854189 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite Controller.v(323) " "Inferred latch for \"MemWrite\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854189 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdSrc Controller.v(323) " "Inferred latch for \"AdSrc\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854189 "|Main|Controller:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCWrite Controller.v(323) " "Inferred latch for \"PCWrite\" at Controller.v(323)" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683429854189 "|Main|Controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:datapath\"" {  } { { "Main.v" "datapath" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854212 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Datapath.v(190) " "Verilog HDL assignment warning at Datapath.v(190): truncated value with size 32 to match size of target (5)" {  } { { "Datapath.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683429854220 "|Main|Datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Datapath:datapath\|Register_file:reg_file " "Elaborating entity \"Register_file\" for hierarchy \"Datapath:datapath\|Register_file:reg_file\"" {  } { { "Datapath.v" "reg_file" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw Datapath:datapath\|Register_file:reg_file\|Register_sync_rw:registers\[0\].Reg " "Elaborating entity \"Register_sync_rw\" for hierarchy \"Datapath:datapath\|Register_file:reg_file\|Register_sync_rw:registers\[0\].Reg\"" {  } { { "Register_file.v" "registers\[0\].Reg" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_file.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4to16 Datapath:datapath\|Register_file:reg_file\|Decoder_4to16:dec " "Elaborating entity \"Decoder_4to16\" for hierarchy \"Datapath:datapath\|Register_file:reg_file\|Decoder_4to16:dec\"" {  } { { "Register_file.v" "dec" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_file.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16to1 Datapath:datapath\|Register_file:reg_file\|Mux_16to1:mux_0 " "Elaborating entity \"Mux_16to1\" for hierarchy \"Datapath:datapath\|Register_file:reg_file\|Mux_16to1:mux_0\"" {  } { { "Register_file.v" "mux_0" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_file.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 Datapath:datapath\|Mux_2to1:mux_alu_bx_lr " "Elaborating entity \"Mux_2to1\" for hierarchy \"Datapath:datapath\|Mux_2to1:mux_alu_bx_lr\"" {  } { { "Datapath.v" "mux_alu_bx_lr" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Datapath:datapath\|Memory:IDM " "Elaborating entity \"Memory\" for hierarchy \"Datapath:datapath\|Memory:IDM\"" {  } { { "Datapath.v" "IDM" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple Datapath:datapath\|Register_simple:reg_read_data " "Elaborating entity \"Register_simple\" for hierarchy \"Datapath:datapath\|Register_simple:reg_read_data\"" {  } { { "Datapath.v" "reg_read_data" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 Datapath:datapath\|Mux_4to1:mux_alu_b " "Elaborating entity \"Mux_4to1\" for hierarchy \"Datapath:datapath\|Mux_4to1:mux_alu_b\"" {  } { { "Datapath.v" "mux_alu_b" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:datapath\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"Datapath:datapath\|ALU:alu\"" {  } { { "Datapath.v" "alu" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 Datapath:datapath\|Mux_2to1:mux_reg " "Elaborating entity \"Mux_2to1\" for hierarchy \"Datapath:datapath\|Mux_2to1:mux_reg\"" {  } { { "Datapath.v" "mux_reg" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Datapath:datapath\|Extender:extend " "Elaborating entity \"Extender\" for hierarchy \"Datapath:datapath\|Extender:extend\"" {  } { { "Datapath.v" "extend" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple Datapath:datapath\|Register_simple:reg_z " "Elaborating entity \"Register_simple\" for hierarchy \"Datapath:datapath\|Register_simple:reg_z\"" {  } { { "Datapath.v" "reg_z" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter Datapath:datapath\|shifter:shift " "Elaborating entity \"shifter\" for hierarchy \"Datapath:datapath\|shifter:shift\"" {  } { { "Datapath.v" "shift" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Datapath.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683429854327 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 shifter.v(20) " "Verilog HDL assignment warning at shifter.v(20): truncated value with size 64 to match size of target (32)" {  } { { "shifter.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683429854328 "|Main|Datapath:datapath|shifter:shift"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1683429866448 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|ResultSrc\[0\] " "Latch Controller:controller\|ResultSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controller\|CYCLE\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:controller\|CYCLE\[0\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866507 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|ALUControl\[1\] " "Latch Controller:controller\|ALUControl\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[25\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[25\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866507 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller:controller\|CYCLE\[1\] " "Ports ENA and CLR on the latch are fed by the same signal Controller:controller\|CYCLE\[1\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866507 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|ALUControl\[2\] " "Latch Controller:controller\|ALUControl\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controller\|CYCLE\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:controller\|CYCLE\[0\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866507 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|ALUControl\[0\] " "Latch Controller:controller\|ALUControl\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[27\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[27\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866507 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller:controller\|CYCLE\[1\] " "Ports ENA and CLR on the latch are fed by the same signal Controller:controller\|CYCLE\[1\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866507 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|ALUControl\[3\] " "Latch Controller:controller\|ALUControl\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[27\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[27\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866508 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller:controller\|CYCLE\[1\] " "Ports ENA and CLR on the latch are fed by the same signal Controller:controller\|CYCLE\[1\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866508 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|ALUSrcB\[1\] " "Latch Controller:controller\|ALUSrcB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controller\|CYCLE\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:controller\|CYCLE\[0\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866508 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller:controller\|CYCLE\[1\] " "Ports ENA and CLR on the latch are fed by the same signal Controller:controller\|CYCLE\[1\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866508 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|ImmSrc\[0\] " "Latch Controller:controller\|ImmSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controller\|CYCLE\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:controller\|CYCLE\[0\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866508 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|ImmSrc\[1\] " "Latch Controller:controller\|ImmSrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[25\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[25\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866508 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller:controller\|CYCLE\[1\] " "Ports ENA and CLR on the latch are fed by the same signal Controller:controller\|CYCLE\[1\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866508 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|ALUSrcB\[0\] " "Latch Controller:controller\|ALUSrcB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controller\|CYCLE\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:controller\|CYCLE\[0\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866508 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|ResultSrc\[1\] " "Latch Controller:controller\|ResultSrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controller\|CYCLE\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:controller\|CYCLE\[0\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866509 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller:controller\|CYCLE\[1\] " "Ports ENA and CLR on the latch are fed by the same signal Controller:controller\|CYCLE\[1\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866509 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|RegSrc\[0\] " "Latch Controller:controller\|RegSrc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[26\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866509 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller:controller\|CYCLE\[1\] " "Ports ENA and CLR on the latch are fed by the same signal Controller:controller\|CYCLE\[1\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866509 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|PCWrite " "Latch Controller:controller\|PCWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controller\|CYCLE\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:controller\|CYCLE\[0\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866509 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller:controller\|CYCLE\[1\] " "Ports ENA and CLR on the latch are fed by the same signal Controller:controller\|CYCLE\[1\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866509 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|AdSrc " "Latch Controller:controller\|AdSrc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controller\|CYCLE\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:controller\|CYCLE\[0\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866510 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|RegSrc\[1\] " "Latch Controller:controller\|RegSrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[25\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[25\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866510 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller:controller\|CYCLE\[1\] " "Ports ENA and CLR on the latch are fed by the same signal Controller:controller\|CYCLE\[1\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866510 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|Sel14 " "Latch Controller:controller\|Sel14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[25\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[25\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866510 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller:controller\|CYCLE\[1\] " "Ports ENA and CLR on the latch are fed by the same signal Controller:controller\|CYCLE\[1\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866510 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|RegWrite " "Latch Controller:controller\|RegWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:controller\|CYCLE\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:controller\|CYCLE\[0\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866511 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:controller\|MemWrite " "Latch Controller:controller\|MemWrite has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[25\] " "Ports D and ENA on the latch are fed by the same signal Datapath:datapath\|Register_sync_rw:reg_instr\|OUT\[25\]" {  } { { "Register_sync_rw.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866511 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Controller:controller\|CYCLE\[1\] " "Ports ENA and CLR on the latch are fed by the same signal Controller:controller\|CYCLE\[1\]" {  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1683429866511 ""}  } { { "Controller.v" "" { Text "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/Controller.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1683429866511 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1683429877840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/output_files/exp3.map.smsg " "Generated suppressed messages file C:/Users/Deniz/Documents/EE446/Experiment_3/Exp3/output_files/exp3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1683429881981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1683429882565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683429882565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5794 " "Implemented 5794 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1683429883600 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1683429883600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5759 " "Implemented 5759 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1683429883600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1683429883600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683429883651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 07 06:24:43 2023 " "Processing ended: Sun May 07 06:24:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683429883651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683429883651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683429883651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683429883651 ""}
