<stg><name>TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6</name>


<trans_list>

<trans id="267" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %HH_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %HH_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %HH_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %HH_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %HH_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_5"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %HH_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %HH_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %HH_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_8"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %HH_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_9"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %HH_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %HH_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_11"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %HH_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_12"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %HH_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_13"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %HH_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_14"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %HH_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_15"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %HH_V_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_16"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %HH_V_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_17"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %HH_V_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_18"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %HH_V_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_19"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %HH_V_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_20"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %HH_V_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_21"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %HH_V_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_22"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %HH_V_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_23"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %HH_V_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_24"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %HH_V_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_25"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %HH_V_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_26"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %HH_V_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_27"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %HH_V_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_28"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %HH_V_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_29"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %HH_V_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_30"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %HH_V_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_31"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %HH_V_32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_32"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i6 0, i6 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:38 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten7_load = load i6 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="indvar_flatten7_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:2 %icmp_ln492 = icmp_eq  i6 %indvar_flatten7_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln492"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:3 %add_ln492_1 = add i6 %indvar_flatten7_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln492_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln492 = br i1 %icmp_ln492, void %.preheader, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln492"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0 %j_load = load i3 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:1 %i_load = load i4 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:2 %add_ln492 = add i4 %i_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln492"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5 %icmp_ln493 = icmp_eq  i3 %j_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln493"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:6 %select_ln492 = select i1 %icmp_ln493, i3 0, i3 %j_load

]]></Node>
<StgValue><ssdm name="select_ln492"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:7 %select_ln492_1 = select i1 %icmp_ln493, i4 %add_ln492, i4 %i_load

]]></Node>
<StgValue><ssdm name="select_ln492_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="4">
<![CDATA[
.preheader:8 %trunc_ln492 = trunc i4 %select_ln492_1

]]></Node>
<StgValue><ssdm name="trunc_ln492"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="3">
<![CDATA[
.preheader:11 %trunc_ln494 = trunc i3 %select_ln492

]]></Node>
<StgValue><ssdm name="trunc_ln494"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="2" op_3_bw="1">
<![CDATA[
.preheader:12 %tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i2.i1, i4 %select_ln492_1, i2 %trunc_ln494, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="7">
<![CDATA[
.preheader:13 %zext_ln494 = zext i7 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln494"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14 %H_rvd_addr = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln494

]]></Node>
<StgValue><ssdm name="H_rvd_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="6">
<![CDATA[
.preheader:15 %LD = load i6 %H_rvd_addr

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
ap_fixed_base.exit:1 %switch_ln494 = switch i3 %trunc_ln492, void %arrayidx632.case.7, i3 0, void %arrayidx632.case.0, i3 1, void %arrayidx632.case.1, i3 2, void %arrayidx632.case.2, i3 3, void %arrayidx632.case.3, i3 4, void %arrayidx632.case.4, i3 5, void %arrayidx632.case.5, i3 6, void %arrayidx632.case.6

]]></Node>
<StgValue><ssdm name="switch_ln494"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="trunc_ln492" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx632.case.6:0 %switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.343, i2 0, void %arrayidx632.case.6.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.6.arrayidx632.exit_crit_edge3, i2 2, void %arrayidx632.case.242

]]></Node>
<StgValue><ssdm name="switch_ln494"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="trunc_ln492" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx632.case.5:0 %switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.337, i2 0, void %arrayidx632.case.5.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.5.arrayidx632.exit_crit_edge4, i2 2, void %arrayidx632.case.236

]]></Node>
<StgValue><ssdm name="switch_ln494"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="trunc_ln492" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx632.case.4:0 %switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.331, i2 0, void %arrayidx632.case.4.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.4.arrayidx632.exit_crit_edge5, i2 2, void %arrayidx632.case.230

]]></Node>
<StgValue><ssdm name="switch_ln494"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="trunc_ln492" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx632.case.3:0 %switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.325, i2 0, void %arrayidx632.case.3.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.3.arrayidx632.exit_crit_edge6, i2 2, void %arrayidx632.case.224

]]></Node>
<StgValue><ssdm name="switch_ln494"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="trunc_ln492" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx632.case.2:0 %switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.319, i2 0, void %arrayidx632.case.2.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.2.arrayidx632.exit_crit_edge7, i2 2, void %arrayidx632.case.218

]]></Node>
<StgValue><ssdm name="switch_ln494"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="trunc_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx632.case.1:0 %switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.313, i2 0, void %arrayidx632.case.1.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.1.arrayidx632.exit_crit_edge8, i2 2, void %arrayidx632.case.212

]]></Node>
<StgValue><ssdm name="switch_ln494"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="trunc_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx632.case.0:0 %switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.37, i2 0, void %arrayidx632.case.0.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.0.arrayidx632.exit_crit_edge9, i2 2, void %arrayidx632.case.26

]]></Node>
<StgValue><ssdm name="switch_ln494"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="trunc_ln492" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx632.case.7:0 %switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.349, i2 0, void %arrayidx632.case.7.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.7.arrayidx632.exit_crit_edge2, i2 2, void %arrayidx632.case.248

]]></Node>
<StgValue><ssdm name="switch_ln494"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx632.exit:0 %add_ln493 = add i3 %select_ln492, i3 1

]]></Node>
<StgValue><ssdm name="add_ln493"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx632.exit:1 %store_ln492 = store i6 %add_ln492_1, i6 %indvar_flatten7

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx632.exit:2 %store_ln492 = store i4 %select_ln492_1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx632.exit:3 %store_ln493 = store i3 %add_ln493, i3 %j

]]></Node>
<StgValue><ssdm name="store_ln493"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.exit:4 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:0 %HH_V_1_load = load i16 %HH_V_1

]]></Node>
<StgValue><ssdm name="HH_V_1_load"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:1 %HH_V_2_load = load i16 %HH_V_2

]]></Node>
<StgValue><ssdm name="HH_V_2_load"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:2 %HH_V_3_load = load i16 %HH_V_3

]]></Node>
<StgValue><ssdm name="HH_V_3_load"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:3 %HH_V_4_load = load i16 %HH_V_4

]]></Node>
<StgValue><ssdm name="HH_V_4_load"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:4 %HH_V_5_load = load i16 %HH_V_5

]]></Node>
<StgValue><ssdm name="HH_V_5_load"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:5 %HH_V_6_load = load i16 %HH_V_6

]]></Node>
<StgValue><ssdm name="HH_V_6_load"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:6 %HH_V_7_load = load i16 %HH_V_7

]]></Node>
<StgValue><ssdm name="HH_V_7_load"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:7 %HH_V_8_load = load i16 %HH_V_8

]]></Node>
<StgValue><ssdm name="HH_V_8_load"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:8 %HH_V_9_load = load i16 %HH_V_9

]]></Node>
<StgValue><ssdm name="HH_V_9_load"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:9 %HH_V_10_load = load i16 %HH_V_10

]]></Node>
<StgValue><ssdm name="HH_V_10_load"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:10 %HH_V_11_load = load i16 %HH_V_11

]]></Node>
<StgValue><ssdm name="HH_V_11_load"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:11 %HH_V_12_load = load i16 %HH_V_12

]]></Node>
<StgValue><ssdm name="HH_V_12_load"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:12 %HH_V_13_load = load i16 %HH_V_13

]]></Node>
<StgValue><ssdm name="HH_V_13_load"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:13 %HH_V_14_load = load i16 %HH_V_14

]]></Node>
<StgValue><ssdm name="HH_V_14_load"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:14 %HH_V_15_load = load i16 %HH_V_15

]]></Node>
<StgValue><ssdm name="HH_V_15_load"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:15 %HH_V_16_load = load i16 %HH_V_16

]]></Node>
<StgValue><ssdm name="HH_V_16_load"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:16 %HH_V_17_load = load i16 %HH_V_17

]]></Node>
<StgValue><ssdm name="HH_V_17_load"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:17 %HH_V_18_load = load i16 %HH_V_18

]]></Node>
<StgValue><ssdm name="HH_V_18_load"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:18 %HH_V_19_load = load i16 %HH_V_19

]]></Node>
<StgValue><ssdm name="HH_V_19_load"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:19 %HH_V_20_load = load i16 %HH_V_20

]]></Node>
<StgValue><ssdm name="HH_V_20_load"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:20 %HH_V_21_load = load i16 %HH_V_21

]]></Node>
<StgValue><ssdm name="HH_V_21_load"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:21 %HH_V_22_load = load i16 %HH_V_22

]]></Node>
<StgValue><ssdm name="HH_V_22_load"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:22 %HH_V_23_load = load i16 %HH_V_23

]]></Node>
<StgValue><ssdm name="HH_V_23_load"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:23 %HH_V_24_load = load i16 %HH_V_24

]]></Node>
<StgValue><ssdm name="HH_V_24_load"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:24 %HH_V_25_load = load i16 %HH_V_25

]]></Node>
<StgValue><ssdm name="HH_V_25_load"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:25 %HH_V_26_load = load i16 %HH_V_26

]]></Node>
<StgValue><ssdm name="HH_V_26_load"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:26 %HH_V_27_load = load i16 %HH_V_27

]]></Node>
<StgValue><ssdm name="HH_V_27_load"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:27 %HH_V_28_load = load i16 %HH_V_28

]]></Node>
<StgValue><ssdm name="HH_V_28_load"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:28 %HH_V_29_load = load i16 %HH_V_29

]]></Node>
<StgValue><ssdm name="HH_V_29_load"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:29 %HH_V_30_load = load i16 %HH_V_30

]]></Node>
<StgValue><ssdm name="HH_V_30_load"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:30 %HH_V_31_load = load i16 %HH_V_31

]]></Node>
<StgValue><ssdm name="HH_V_31_load"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16">
<![CDATA[
.exitStub:31 %HH_V_32_load = load i16 %HH_V_32

]]></Node>
<StgValue><ssdm name="HH_V_32_load"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:32 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_29_1_out, i16 %HH_V_32_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:33 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_28_1_out, i16 %HH_V_31_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:34 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_27_1_out, i16 %HH_V_30_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:35 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_26_1_out, i16 %HH_V_29_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:36 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_25_1_out, i16 %HH_V_28_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:37 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_24_1_out, i16 %HH_V_27_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:38 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_23_1_out, i16 %HH_V_26_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:39 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_22_1_out, i16 %HH_V_25_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:40 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_21_1_out, i16 %HH_V_24_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:41 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_20_1_out, i16 %HH_V_23_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:42 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_19_1_out, i16 %HH_V_22_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:43 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_18_1_out, i16 %HH_V_21_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:44 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_17_1_out, i16 %HH_V_20_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:45 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_16_1_out, i16 %HH_V_19_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:46 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_15_1_out, i16 %HH_V_18_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:47 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_14_1_out, i16 %HH_V_17_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:48 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_13_1_out, i16 %HH_V_16_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:49 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_12_1_out, i16 %HH_V_15_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:50 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_11_1_out, i16 %HH_V_14_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:51 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_10_1_out, i16 %HH_V_13_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:52 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_9_1_out, i16 %HH_V_12_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:53 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_8_1_out, i16 %HH_V_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:54 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_7_1_out, i16 %HH_V_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:55 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_6_1_out, i16 %HH_V_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:56 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_5_1_out, i16 %HH_V_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:57 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_4_1_out, i16 %HH_V_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:58 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_3_1_out, i16 %HH_V_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:59 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_2_1_out, i16 %HH_V_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:60 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_1_1_out, i16 %HH_V_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:61 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_141_out, i16 %HH_V_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:62 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_30_1_out, i16 %HH_V_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
.exitStub:63 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_31_1_out, i16 %HH_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0">
<![CDATA[
.exitStub:64 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_492_5_VITIS_LOOP_493_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:10 %specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln448"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="6">
<![CDATA[
.preheader:15 %LD = load i6 %H_rvd_addr

]]></Node>
<StgValue><ssdm name="LD"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64">
<![CDATA[
.preheader:16 %ireg = bitcast i64 %LD

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="63" op_0_bw="64">
<![CDATA[
.preheader:17 %trunc_ln564 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln564"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader:18 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:19 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="11">
<![CDATA[
.preheader:20 %zext_ln501 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="52" op_0_bw="64">
<![CDATA[
.preheader:21 %trunc_ln574 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln574"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader:22 %p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="54" op_0_bw="53">
<![CDATA[
.preheader:23 %zext_ln578 = zext i53 %p_Result_1

]]></Node>
<StgValue><ssdm name="zext_ln578"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader:24 %man_V_1 = sub i54 0, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader:25 %man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln578

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader:26 %icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:27 %br_ln191 = br i1 %icmp_ln580, void, void %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %F2 = sub i12 1075, i12 %zext_ln501

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1 %icmp_ln590 = icmp_sgt  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2 %add_ln590 = add i12 %F2, i12 4088

]]></Node>
<StgValue><ssdm name="add_ln590"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %sub_ln590 = sub i12 8, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln590"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:4 %sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="31" op_0_bw="12">
<![CDATA[
:5 %sext_ln590 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln590"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln591 = icmp_eq  i12 %F2, i12 8

]]></Node>
<StgValue><ssdm name="icmp_ln591"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln191 = br i1 %icmp_ln591, void, void

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln191 = br i1 %icmp_ln590, void, void

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="54">
<![CDATA[
:0 %trunc_ln611 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln611"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln612 = icmp_eq  i8 %tmp, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln612"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln191 = br i1 %icmp_ln612, void %ap_fixed_base.exit, void

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
<literal name="icmp_ln612" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="31">
<![CDATA[
:0 %sext_ln590cast = trunc i31 %sext_ln590

]]></Node>
<StgValue><ssdm name="sext_ln590cast"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
<literal name="icmp_ln612" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1 %shl_ln613 = shl i16 %trunc_ln611, i16 %sext_ln590cast

]]></Node>
<StgValue><ssdm name="shl_ln613"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="0"/>
<literal name="icmp_ln612" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln191 = br void %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:0 %icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln191 = br i1 %icmp_ln594, void, void

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1 %select_ln597 = select i1 %tmp_1, i16 65535, i16 0

]]></Node>
<StgValue><ssdm name="select_ln597"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="12">
<![CDATA[
:0 %trunc_ln595 = trunc i12 %sh_amt

]]></Node>
<StgValue><ssdm name="trunc_ln595"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="54" op_0_bw="6">
<![CDATA[
:1 %zext_ln595 = zext i6 %trunc_ln595

]]></Node>
<StgValue><ssdm name="zext_ln595"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
:2 %ashr_ln595 = ashr i54 %man_V_2, i54 %zext_ln595

]]></Node>
<StgValue><ssdm name="ashr_ln595"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="54">
<![CDATA[
:3 %trunc_ln595_1 = trunc i54 %ashr_ln595

]]></Node>
<StgValue><ssdm name="trunc_ln595_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="0"/>
<literal name="icmp_ln590" val="1"/>
<literal name="icmp_ln594" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln191 = br void %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="54">
<![CDATA[
:0 %trunc_ln592 = trunc i54 %man_V_2

]]></Node>
<StgValue><ssdm name="trunc_ln592"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln492" val="0"/>
<literal name="icmp_ln580" val="0"/>
<literal name="icmp_ln591" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln191 = br void %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name="br_ln191"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16" op_9_bw="0" op_10_bw="16" op_11_bw="0">
<![CDATA[
ap_fixed_base.exit:0 %HH_V = phi i16 %trunc_ln592, void, i16 %select_ln597, void, i16 %trunc_ln595_1, void, i16 %shl_ln613, void, i16 0, void, i16 0, void %.preheader

]]></Node>
<StgValue><ssdm name="HH_V"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-2"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.242:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_29

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-2"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.242:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-2"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.6.arrayidx632.exit_crit_edge3:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_28

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-2"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.6.arrayidx632.exit_crit_edge3:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-2"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.6.arrayidx632.exit_crit_edge:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_27

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-2"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.6.arrayidx632.exit_crit_edge:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-2"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.343:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_30

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-2"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.343:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-3"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.236:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_25

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-3"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.236:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-3"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.5.arrayidx632.exit_crit_edge4:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_24

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-3"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.5.arrayidx632.exit_crit_edge4:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-3"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.5.arrayidx632.exit_crit_edge:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_23

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-3"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.5.arrayidx632.exit_crit_edge:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-3"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.337:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_26

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-3"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.337:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-4"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.230:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_21

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-4"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.230:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-4"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.4.arrayidx632.exit_crit_edge5:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_20

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-4"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.4.arrayidx632.exit_crit_edge5:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-4"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.4.arrayidx632.exit_crit_edge:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_19

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-4"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.4.arrayidx632.exit_crit_edge:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-4"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.331:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_22

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-4"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.331:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="3"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.224:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_17

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="3"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.224:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="3"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.3.arrayidx632.exit_crit_edge6:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_16

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="3"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.3.arrayidx632.exit_crit_edge6:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="3"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.3.arrayidx632.exit_crit_edge:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_15

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="3"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.3.arrayidx632.exit_crit_edge:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="3"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.325:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_18

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="3"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.325:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="2"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.218:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_13

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="2"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.218:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="2"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.2.arrayidx632.exit_crit_edge7:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_12

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="2"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.2.arrayidx632.exit_crit_edge7:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="2"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.2.arrayidx632.exit_crit_edge:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_11

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="2"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.2.arrayidx632.exit_crit_edge:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="2"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.319:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_14

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="2"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.319:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="1"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.212:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_9

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="1"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.212:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="1"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.1.arrayidx632.exit_crit_edge8:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_8

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="1"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.1.arrayidx632.exit_crit_edge8:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="1"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.1.arrayidx632.exit_crit_edge:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_7

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="1"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.1.arrayidx632.exit_crit_edge:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="1"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.313:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_10

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="1"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.313:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="0"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.26:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_5

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="0"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.26:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="0"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.0.arrayidx632.exit_crit_edge9:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_4

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="0"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.0.arrayidx632.exit_crit_edge9:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="0"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.0.arrayidx632.exit_crit_edge:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_3

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="0"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.0.arrayidx632.exit_crit_edge:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="0"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.37:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_6

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="0"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.37:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-1"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.248:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_2

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-1"/>
<literal name="trunc_ln494" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.248:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-1"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.7.arrayidx632.exit_crit_edge2:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_32

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-1"/>
<literal name="trunc_ln494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.7.arrayidx632.exit_crit_edge2:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-1"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.7.arrayidx632.exit_crit_edge:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_31

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-1"/>
<literal name="trunc_ln494" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.7.arrayidx632.exit_crit_edge:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-1"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx632.case.349:0 %store_ln494 = store i16 %HH_V, i16 %HH_V_1

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln492" val="-1"/>
<literal name="trunc_ln494" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
arrayidx632.case.349:1 %br_ln494 = br void %arrayidx632.exit

]]></Node>
<StgValue><ssdm name="br_ln494"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
