$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module adder_tb $end
   $var wire 1 # d $end
   $var wire 1 $ e $end
   $var wire 1 % f $end
   $var wire 1 & g $end
   $scope module half2_adder $end
    $var wire 1 # a $end
    $var wire 1 $ b $end
    $var wire 1 & c $end
    $var wire 1 % s $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
1&
#10
0#
1%
0&
#20
1#
0$
#30
0#
0%
#40
