// Seed: 1929633763
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output wand id_4
);
  assign id_2 = ~id_0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    output tri1 id_3
    , id_31,
    output wand id_4,
    input uwire id_5,
    output uwire id_6,
    input wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    output wor id_11,
    input supply1 id_12,
    input wire id_13,
    output tri1 id_14,
    output uwire id_15,
    input supply1 id_16,
    output tri1 id_17,
    input supply1 id_18,
    input wand id_19
    , id_32, id_33,
    output wor id_20,
    output supply0 id_21,
    output wand id_22,
    input wor id_23,
    input tri id_24,
    input uwire id_25,
    input supply0 id_26,
    output supply0 id_27
    , id_34,
    output supply1 id_28
    , id_35,
    output supply0 id_29
);
  tri1 id_36 = 1;
  module_0(
      id_8, id_5, id_15, id_29, id_20
  );
  wire id_37;
  assign id_35 = id_0 == id_23;
endmodule
