/* SPDX-License-Identifier: GPL-2.0+ */
/* SPDX-FileCopyrightText: Alexander Shiyan <shc_work@mail.ru> */
/* SPDX-FileCopyrightText: Lapki */

/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>
#include <dt-bindings/pinctrl/rockchip.h>
#include <dt-bindings/soc/rockchip,vop2.h>
#include <dt-bindings/usb/pd.h>
#include "rk3568_tiny.dtsi"
//#include "rk3568-cdm-evb-options.dtsi"
#include <dt-bindings/leds/leds-pca9532.h>
#include <dt-bindings/display/media-bus-format.h> //new
#include <dt-bindings/input/ti-drv260x.h>

/ {
	model = "Rockchip RK3568 CM v1.32";
	compatible = "rockchip,rk3568";

	aliases {
		ethernet0 = &gmac0;
		ethernet1 = &gmac1;
		mmc0 = &sdmmc0;
		mmc1 = &sdhci;
	};

	fiq-debugger {
		compatible = "rockchip,fiq-debugger";
		rockchip,serial-id = <2>;
		rockchip,wake-irq = <0>;
		/* If enable uart uses irq instead of fiq */
		rockchip,irq-mode-enable = <1>;
		rockchip,baudrate = <1500000>;	/* Only 115200 and 1500000 */
		interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&uart2m0_xfer>;
		status = "okay";
	};

	debug: debug@fd904000 {
		compatible = "rockchip,debug";
		reg = <0x0 0xfd904000 0x0 0x1000>,
			<0x0 0xfd905000 0x0 0x1000>,
			<0x0 0xfd906000 0x0 0x1000>,
			<0x0 0xfd907000 0x0 0x1000>;
	};

	cspmu: cspmu@fd90c000 {
		compatible = "rockchip,cspmu";
		reg = <0x0 0xfd90c000 0x0 0x1000>,
			<0x0 0xfd90d000 0x0 0x1000>,
			<0x0 0xfd90e000 0x0 0x1000>,
			<0x0 0xfd90f000 0x0 0x1000>;
	};

	memory@a00000 {
		device_type = "memory";
		reg = <0x0 0x00a00000 0x0 0x7f600000>;
	};

	backlight: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm5 0 25000 0>;
//		brightness-levels = <0 255>;
		brightness-levels = <
			 60 60 60 61 61 61 62 62
			 62 63 63 63 64 64 64 65
			 65 65 66 66 66 67 67 67
			 68 68 68 69 69 69 70 70
			 70 71 71 71 72 72 72 73
			 73 73 74 74 74 75 75 75
			 76 76 76 77 77 77 78 78
			 78 79 79 79 80 80 80 81
			 81 81 82 82 82 83 83 83
			 84 84 84 85 85 85 86 86
			 86 87 87 87 88 88 88 89
			 89 89 90 91 92 93 94 95
			 96 97 98 99 100 101 102 103
			104 105 106 107 108 109 110 111
			112 113 114 115 116 117 118 119
			120 121 122 123 124 125 126 127
			128 129 130 131 132 133 134 135
			136 137 138 139 140 141 142 143
			144 145 146 147 148 149 150 151
			152 153 154 155 156 157 158 159
			160 161 162 163 164 165 166 167
			168 169 170 171 172 173 174 175
			176 177 178 179 180 181 182 183
			184 185 186 187 188 189 190 191
			192 193 194 195 196 197 198 199
			200 201 202 203 204 205 206 207
			208 209 210 211 212 213 214 215
			216 217 218 219 220 221 222 223
			224 225 226 227 228 229 230 231
			232 233 234 235 236 237 238 239
			240 241 242 243 244 245 246 247
			248 249 250 251 252 253 254 255
		>;

		num-interpolated-steps = <256>;
		default-brightness-level = <200>;

		status = "disabled";
	};

	dmic_codec: dmic-codec {
		status = "okay";
		compatible = "dmic-codec";
		num-channels = <1>;
		#sound-dai-cells = <0>;
	};

	sound0: tas2110-sound {
		status = "okay";
		compatible = "simple-audio-card";
		simple-audio-card,name = "Cranberry-speaker";
		simple-audio-card,format = "i2s";
		simple-audio-card,bitclock-master = <&sound0_cpu>;
		simple-audio-card,frame-master = <&sound0_cpu>;
		simple-audio-card,mclk-fs = <256>;
		simple-audio-card,bitclock-inversion;
		//simple-audio-card,convert-rate = <48000>;
		simple-audio-card,widgets = "Speaker", "Internal Speaker";
		simple-audio-card,routing = "Internal Speaker", "OUT";
		
		sound0_cpu: simple-audio-card,cpu {
				sound-dai = <&i2s1_8ch>;
			};

		simple-audio-card,codec {
				sound-dai = <&tas2110>;
		
		};
	};

	sound1: pdm-microphone {
		status = "okay";
		compatible = "simple-audio-card";
		simple-audio-card,name = "Cranberry-mic";
		simple-audio-card,format = "pdm";
		simple-audio-card,bitclock-master = <&sound1_cpu>;
		simple-audio-card,frame-master = <&sound1_cpu>;
		simple-audio-card,widgets = "Microphone", "Internal Microphone";
		simple-audio-card,routing = "DMic", "Internal Microphone";
		
		sound1_cpu: simple-audio-card,cpu {
				sound-dai = <&pdm>;
			};

		simple-audio-card,codec {
				sound-dai = <&dmic_codec>;
		
		};
	};





/*
	tas2110_sound: tas2110-sound {
		status = "okay";
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";//simple-audio-card,format = "dsp_b";
		simple-audio-card,name = "tas2110-sound";
		simple-audio-card,mclk-fs = <256>;
		simple-audio-card,bitclock-inversion;
		simple-audio-card,frame-master = <&tas2110cpu>;
		simple-audio-card,bitclock-master = <&tas2110cpu>;

		tas2110cpu: simple-audio-card,cpu {
			sound-dai = <&i2s1_8ch>;
			//dai-tdm-slot-num = <2>;
			//dai-tdm-slot-width = <16>;
		};
		simple-audio-card,codec {
			sound-dai = <&tas2110>;
		};
	};
	
	pdm_mic: pdm-mic {
		status = "okay";
		compatible = "simple-audio-card";
		simple-audio-card,name = "pdm-mic";
		simple-audio-card,bitclock-master = <&pdm>;
		simple-audio-card,format = "pdm";
		simple-audio-card,frame-master = <&pdm>;
		simple-audio-card,cpu {
			sound-dai = <&pdm>;
		};
		simple-audio-card,codec {
			sound-dai = <&dmic_codec>;
		};
	};
*/	
	
/*
	pdmics: dmic-codec {
		status = "okay";
		compatible = "dmic-codec";
		num-channels = <1>;
		#sound-dai-cells = <0>;
	};

	pdm_mic_array: pdm-mic-array {
		status = "okay";
		compatible = "simple-audio-card";
		simple-audio-card,name = "rockchip,pdm-mic-array";
		simple-audio-card,cpu {
			sound-dai = <&pdm>;
		};
		simple-audio-card,codec {
			sound-dai = <&pdmics>;
		};
	};
	
*/

	hdmi-con {
		compatible = "hdmi-connector";
		type = "a";

		port {
			hdmi_con_in: endpoint {
				remote-endpoint = <&hdmi_out_con>;
			};
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&leds_pins>;

		led_live {
			label = "som:live";
			gpios = <&gpio0 RK_PA6 GPIO_ACTIVE_HIGH>;
			function = LED_FUNCTION_HEARTBEAT;
			color = <LED_COLOR_ID_GREEN>;
			linux,default-trigger = LED_FUNCTION_HEARTBEAT;
			default-state = "off";
			panic-indicator;
		};

		led_act {
			label = "som:act";
			gpios = <&gpio0 RK_PC0 GPIO_ACTIVE_HIGH>;
			function = LED_FUNCTION_ACTIVITY;
			color = <LED_COLOR_ID_GREEN>;
			linux,default-trigger = LED_FUNCTION_ACTIVITY;
			default-state = "off";
		};
	};

	kbd_keys {
		compatible = "gpio-keys";
        pinctrl-names = "default";
		pinctrl-0 = <&keyboard_pins>;
        #address-cells = <1>;
		#size-cells = <0>;
		autorepeat;

		F1 {
			label = "Key F1";
            gpios = <&gpio4 RK_PA1 GPIO_ACTIVE_LOW>;
			linux,code = <114>;	   // Volume down
			//interrupt-parent = <&gpio4>;
			//interrupts = <RK_PA1 IRQ_TYPE_EDGE_FALLING>;
		};

		F2 {
			label = "Key F2";
			linux,code = <115>;	   // Volume up
            gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_LOW>;
			//interrupt-parent = <&gpio2>;
			//interrupts = <RK_PD6 IRQ_TYPE_EDGE_FALLING>;
		};

		F3 {
			label = "Key F3";
			linux,code = <153>; // Rotate display
            gpios = <&gpio2 RK_PD5 GPIO_ACTIVE_LOW>;            
			//interrupt-parent = <&gpio2>;
			//interrupts = <RK_PD5 IRQ_TYPE_EDGE_FALLING>;
		};

		F4 {
			label = "Key F4";
			linux,code = <224>;	 // Brightness down
            gpios = <&gpio4 RK_PD2 GPIO_ACTIVE_LOW>;
			//interrupt-parent = <&gpio4>;
			//interrupts = <RK_PD2 IRQ_TYPE_EDGE_FALLING>;
		};

		F5 {
			label = "Key F5";
			linux,code = <225>;	 // Brightness up
            gpios = <&gpio2 RK_PD4 GPIO_ACTIVE_LOW>;
			//interrupt-parent = <&gpio2>;
			//interrupts = <RK_PD4 IRQ_TYPE_EDGE_FALLING>;
		};

	};

//Best of the best crutches
//GPIO output control

/*	wireless_disable: wwan-reset-regulator {
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&tca6408 2 GPIO_ACTIVE_HIGH>;
		regulator-name = "wwan_reset_n";
		regulator-always-on;
	};
*/
/*	csi_i2c_lvtr: csi-i2c-leveltranslator-regulator {
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&tca6408 0 GPIO_ACTIVE_HIGH>;
		regulator-name = "csi_i2c_lvtr";
		regulator-always-on;
	};

	wwan_en: wwan-enable-regulator {
		pinctrl-0 = <&wwan_disable>;
		pinctrl-names = "default";
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio4 RK_PA7 GPIO_ACTIVE_HIGH>;
		regulator-name = "wwan_enable";
		regulator-always-on;
	};

	wlan_en: wlan-enable-regulator {
		pinctrl-0 = <&wlan_disable>;
		pinctrl-names = "default";
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio4 RK_PB0 GPIO_ACTIVE_HIGH>;
		regulator-name = "wlan_enable";
		regulator-always-on;
	};
*/
	spe_wake: spe-wake-regulator {
		pinctrl-0 = <&spe_wake_pin>;
		pinctrl-names = "default";
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio4 RK_PA0 GPIO_ACTIVE_HIGH>;
		regulator-name = "spe_wake";
		vin-supply = <&vcc3v3_sys>;
	};
	
	pcie3_clock_gen: pcie3-clock-regulator {
		pinctrl-0 = <&pcie30_clock_pins>;
		pinctrl-names = "default";
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio2 RK_PA7 GPIO_ACTIVE_HIGH>;
		regulator-name = "pcie30_clock";
		startup-delay-us = <10000>;
		vin-supply = <&vcc3v3_sys>;
	};

	/* Should be added in 6.5 */
	rga: rga@fdeb0000 {
		compatible = "rockchip,rk3568-rga", "rockchip,rk3288-rga";
		reg = <0x0 0xfdeb0000 0x0 0x180>;
		interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru CLK_RGA_CORE>;
		clock-names = "aclk", "hclk", "sclk";
		resets = <&cru SRST_RGA_CORE>, <&cru SRST_A_RGA>, <&cru SRST_H_RGA>;
		reset-names = "core", "axi", "ahb";
		power-domains = <&power RK3568_PD_RGA>;

		status = "okay";
	};

	vcc5v0_sys: vcc5v0-sys-regulator {
		compatible = "regulator-fixed";
		regulator-name = "5v0_sys";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
	};

	vcc3v3_sys: vcc3v3-sys-regulator {
		compatible = "regulator-fixed";
		regulator-name = "3v3_sys";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		vin-supply = <&vcc5v0_sys>;
	};

	vcc1v8_sys: vcc1v8-sys-regulator {
		compatible = "regulator-fixed";
		regulator-name = "1v8_sys";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		vin-supply = <&vcc3v3_sys>;
	};

	vdd0v9_cpu: vdd0v9-cpu-regulator {
		compatible = "regulator-fixed";
		regulator-name = "0v9_cpu";
		regulator-min-microvolt = <900000>;
		regulator-max-microvolt = <900000>;
		vin-supply = <&vcc3v3_pmu>;
	};

	ext_cam_clk: external-camera-clock {
		compatible = "fixed-clock";
		clock-frequency = <25000000>;
		clock-output-names = "CLK_CAMERA_25MHZ";
	   #clock-cells = <0>;
	};

	lvds_panel: lvds-panel {
//		compatible = "panel-lvds";
		compatible = "leadtek,ltk070wshct15";
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&lvds_pins>;
		enable-gpios = <&gpio0 RK_PC5 GPIO_ACTIVE_HIGH>;
//		backlight = <&backlight>;
		enable-delay-ms = <35>;
		prepare-delay-ms = <6>;
		unprepare-delay-ms = <0>;
		disable-delay-ms = <20>;
		bus-format = <MEDIA_BUS_FMT_RGB888_1X7X4_SPWG>;
				bus_format = <MEDIA_BUS_FMT_RGB888_1X7X4_SPWG>;
		avdd-0v9-supply = <&vdda0v9_image>;
		avdd-1v8-supply = <&vcca1v8_image>;

		panel-timing {
//			native-mode = <&timing0>;
//			timing0: timing0 {
				clock-frequency = <72000000>;
				hactive = <1024>;
				vactive = <600>;
				hfront-porch = <50>;
				hsync-len = <10>;
				hback-porch = <50>;
				vfront-porch = <10>;
				vsync-len = <18>;
				vback-porch = <10>;
				hsync-active = <0>;
				vsync-active = <0>;
				de-active = <0>;
				pixelclk-active = <0>;
//			};
		};

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@1 {
				reg = <1>;
				//dual-lvds-even-pixels;
				panel_in_lvds: endpoint 
				{
//					reg = <0>;
					remote-endpoint = <&lvds_out_panel>;
				};
			};
		};
	};

	rkisp: rkisp@fdff0000 {
		compatible = "rockchip,rk3568-rkisp";
		reg = <0x0 0xfdff0000 0x0 0x10000>;
		interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "mipi_irq", "mi_irq", "isp_irq";
		clocks = <&cru ACLK_ISP>, <&cru HCLK_ISP>, <&cru CLK_ISP>;
		clock-names = "aclk_isp", "hclk_isp", "clk_isp";
		resets = <&cru SRST_ISP>, <&cru SRST_H_ISP>;
		reset-names = "isp", "isp-h";
		rockchip,grf = <&grf>;
		power-domains = <&power RK3568_PD_VI>;
		iommus = <&rkisp_mmu>;
		rockchip,iq-feature = /bits/ 64 <0x3FBFFFE67FF>;
		status = "disabled";
	};

	rkisp_mmu: iommu@fdff1a00 {
		compatible = "rockchip,rk3568-iommu";
		reg = <0x0 0xfdff1a00 0x0 0x100>;
		interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "isp_mmu";
		clocks = <&cru ACLK_ISP>, <&cru HCLK_ISP>;
		clock-names = "aclk", "iface";
		power-domains = <&power RK3568_PD_VI>;
		#iommu-cells = <0>;
		rockchip,disable-mmu-reset;
		status = "disabled";
	};

	rkisp_vir0: rkisp-vir0 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <&rkisp>;
		status = "disabled";
	};

	rkisp_vir1: rkisp-vir1 {
		compatible = "rockchip,rkisp-vir";
		rockchip,hw = <&rkisp>;
		status = "disabled";
	};

	lvds: lvds {
		compatible = "rockchip,rk3568-lvds";
		clocks = <&cru PCLK_DSITX_0>;
		clock-names = "pclk_lvds";
		phys = <&dsi_dphy0>;
		phy-names = "dphy";							//"phy"?
		power-domains = <&power RK3568_PD_VO>;
		rockchip,grf = <&grf>;
		rockchip,data-mapping = "vesa-24";
		rockchip,data-width = <24>;
		rockchip,output = "lvds";
		status = "okay";
			ports {
			#address-cells = <1>;
			#size-cells = <0>;

			lvds_in: port@0 {
				reg = <0>;
				#address-cells = <1>;
				#size-cells = <0>;

				lvds_in_vp1: endpoint@0 {
					reg = <0>;
					remote-endpoint = <&vp1_out_lvds>;
					status = "okay";
				};
								lvds_in_vp2: endpoint@2 {
										reg = <2>;
										remote-endpoint = <&vp2_out_lvds>;
										status = "disabled";
								};
			};

			lvds_out: port@1 {
				reg = <1>;
								#address-cells = <1>;
								#size-cells = <0>;
				lvds_out_panel: endpoint@0 {
					reg = <0>;
					remote-endpoint = <&panel_in_lvds>;
					status = "okay";
				};
			};
		};
	};

	mailbox: mailbox@fe780000 {
		compatible = "rockchip,rk3568-mailbox",
				 "rockchip,rk3368-mailbox";
		reg = <0x0 0xfe780000 0x0 0x1000>;
		interrupts = <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI 185 IRQ_TYPE_LEVEL_HIGH>,
				 <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&cru PCLK_MAILBOX>;
		clock-names = "pclk_mailbox";
		#mbox-cells = <1>;
		status = "okay";
	};

	dmc: memory-controller { //added from mg RK356x.dtsi
		compatible = "rockchip,rk3568-dmc";
		rockchip,pmu = <&pmugrf>;
		status = "okay";
	};

	sdei: sdei {
		compatible = "arm,sdei-1.0";
		method = "smc";
	};

	mpp_srv: mpp-srv {
		compatible = "rockchip,mpp-service";
		rockchip,taskqueue-count = <6>;
		rockchip,resetgroup-count = <6>;
		status = "okay";
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		drm_logo: drm-logo@0 {
			compatible = "rockchip,drm-logo";
			reg = <0x0 0x0 0x0 0x0>;
		};

		drm_cubic_lut: drm-cubic-lut@0 {
			compatible = "rockchip,drm-cubic-lut";
			reg = <0x0 0x0 0x0 0x0>;
		};

		ramoops: ramoops@110000 {
			compatible = "ramoops";
			reg = <0x0 0x110000 0x0 0xf0000>;
			record-size = <0x20000>;
			console-size = <0x80000>;
			ftrace-size = <0x00000>;
			pmsg-size = <0x50000>;
		};
	};

	mpll: mpll {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <800000000>;
		clock-output-names = "mpll";
	};
	
	gmac0_clkin: external-gmac0-clock {
		compatible = "fixed-clock";
		clock-frequency = <50000000>;
		clock-output-names = "gmac0_clkin";
		#clock-cells = <0>;
	};
	
	gmac1_clkin: external-gmac1-clock {
		compatible = "fixed-clock";
		clock-frequency = <50000000>;
		clock-output-names = "gmac1_clkin";
		#clock-cells = <0>;
	};


};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&can1m0_pins>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&can2m1_pins>;
	status = "okay";
};


&combphy0 {
	/* USB3.0 OTG0 */
	status = "okay";
};

&combphy1 {
	/* USB3.0 HOST1 */
	status = "okay";
};

&combphy2 {
	/* SGMII */
	status = "okay";
};

//Add opp tables from rk3568j
&cpu0_opp_table {
	/delete-node/ opp-408000000;
	/delete-node/ opp-600000000;
	/delete-node/ opp-816000000;
	/delete-node/ opp-1104000000;
	/delete-node/ opp-1416000000;

	opp-1416000000 {
		opp-hz = /bits/ 64 <1416000000>;
		opp-microvolt = <900000 900000 900000>;
		clock-latency-ns = <40000>;
	};
};

&gpu_opp_table {
	/delete-node/ opp-200000000;
	/delete-node/ opp-300000000;
	/delete-node/ opp-400000000;
	/delete-node/ opp-600000000;
	/delete-node/ opp-700000000;
	/delete-node/ opp-800000000;
	opp-600000000 {
		opp-hz = /bits/ 64 <600000000>;
		opp-microvolt = <900000>;
	};
};


&cpu1 {
	cpu-supply = <&vdd0v9_cpu>;
};

&cpu2 {
	cpu-supply = <&vdd0v9_cpu>;
};

&cpu3 {
	cpu-supply = <&vdd0v9_cpu>;
};

&csi_dphy {
	status = "disabled";
	ports {
		#address-cells = <1>;
		#size-cells = <0>;
		port@0 {
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <0>;

			csi_mipi_in: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&ov5647_out>;
				data-lanes = <1 2>;
			};
		};
		port@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			csidphy_out: endpoint@0 {
				reg = <0>;
				remote-endpoint = <&isp0_in>;
			};
		};
	};
};

&rkisp {
   status = "okay";
};

&rkisp_mmu {
   status = "okay";
};

&rkisp_vir0 {
   status = "okay";
   port {
	  #address-cells = <1>;
	  #size-cells = <0>;

	  isp0_in: endpoint@0 {
		 reg = <0>;
		 remote-endpoint = <&csidphy_out>;
	  };
   };
};

&gmac0 { // regular ethernet DP83826I
	status = "okay";
	assigned-clocks = <&cru SCLK_GMAC0_RX_TX>, <&cru SCLK_GMAC0>;
	assigned-clock-parents = <&cru SCLK_GMAC0_RMII_SPEED>, <&gmac0_clkin>;
	assigned-clock-rates = <0>, <50000000>;

	pinctrl-names = "default";
	pinctrl-0 = <&gmac0_miim &gmac0_clkinout &gmac0_tx_bus2 &gmac0_rx_bus2>;
	clock_in_out = "input";
	phy-handle = <&rmii_phy0>;
	phy-mode = "rmii";
	phy-supply = <&vcc3v3_sys>;

};

&gmac1 { //SPE DP83TC812S
	status = "okay";
	assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
	assigned-clock-parents = <&cru SCLK_GMAC1_RMII_SPEED>, <&gmac1_clkin>;
	assigned-clock-rates = <0>, <50000000>;
	clock_in_out = "input";
	pinctrl-names = "default";
	pinctrl-0 = <&gmac1m1_miim &gmac1m1_clkinout &gmac1m1_rx_bus2 &gmac1m1_tx_bus2>;

	power-domains = <&power RK3568_PD_PIPE>;
//	snps,reset-gpio = <&gpio2 RK_PD1 GPIO_ACTIVE_LOW>;
//	snps,reset-active-low;
//	snps,reset-delays-us = <0 10000 50000>;
	phy-mode = "rmii";
	phy-handle = <&rmii_phy1>;
		phy-supply = <&spe_wake>;
//		max-speed = <100>;

	fixed-link
	{
		speed = <100>;
		full-duplex;
	};

};

&mdio0 { //regular ETH
	rmii_phy0: ethernet-phy@0 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x1>;
			max-speed = <100>;
		pinctrl-names = "default";
		pinctrl-0 = <&gmac0_pins>;
		reset-assert-us = <10000>;
		reset-deassert-us = <50000>;
		reset-gpios = <&gpio2 RK_PD3 GPIO_ACTIVE_LOW>;
		interrupt-parent = <&gpio2>;
		interrupts = <RK_PA6 IRQ_TYPE_EDGE_FALLING>;
	};
};

&mdio1 { //SPE
	rmii_phy1: ethernet-phy@1 {
		compatible = "ethernet-phy-ieee802.3-c22";
//"ethernet-phy-id2000.a271";//, "ethernet-phy-ieee802.3-c22"; // add dp83tc812 0x2000a270
		reg = <0x0>;
		pinctrl-names = "default";
		pinctrl-0 = <&gmac1_pins>;
		reset-assert-us = <10000>;
		reset-deassert-us = <50000>;
		reset-gpios = <&gpio2 RK_PD1 GPIO_ACTIVE_LOW>;
		interrupt-parent = <&gpio2>;
		interrupts = <RK_PD0 IRQ_TYPE_EDGE_FALLING>;
	};
};


&gpu {
	mali-supply = <&vdd_gpu>;
	status = "okay";
};


&hdmi {
//	avdd-0v9-supply = <&vdda0v9_image>;
//	avdd-1v8-supply = <&vcca1v8_image>;
	status = "disabled";
};

&hdmi_in {
	hdmi_in_vp0: endpoint
	{
		remote-endpoint = <&vp0_out_hdmi>;
	};
		hdmi_in_vp1: endpoint@1 
	{
		remote-endpoint = <&vp1_out_hdmi>;
		status = "disabled";
		};
};

&hdmi_out {
	hdmi_out_con: endpoint {
		remote-endpoint = <&hdmi_con_in>;
	};
};

&hdmi_sound {
	status = "disabled";
};


&vop {
	assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
	assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
	//disable-win-move;

	status = "okay";
};

&vop_mmu {
	status = "okay";
};


&route_lvds {
	status = "okay";
	connect = <&vp1_out_lvds>;
};

&i2c0 { //PMIC
	clock-frequency = <1000000>;
	status = "okay";

	rk809: pmic@20 {
		pinctrl-names = "default";
		pinctrl-0 = <&pmic_pins &pmic_int_pins>;
		compatible = "rockchip,rk809";
		reg = <0x20>;
		interrupt-parent = <&gpio0>;
		interrupts = <RK_PA3 IRQ_TYPE_LEVEL_LOW>;
		rockchip,system-power-controller;
		vcc1-supply = <&vcc3v3_sys>;
		vcc2-supply = <&vcc3v3_sys>;
		vcc3-supply = <&vcc3v3_sys>;
		vcc4-supply = <&vcc3v3_sys>;
		vcc5-supply = <&vcc3v3_sys>;
		vcc6-supply = <&vcc3v3_sys>;
		vcc7-supply = <&vcc3v3_sys>;
		vcc8-supply = <&vcc3v3_sys>;
		vcc9-supply = <&vcc3v3_sys>;
		wakeup-source;

		regulators {
			vdd_logic: DCDC_REG1 {
				regulator-name = "vdd_logic";
				regulator-always-on;
				regulator-boot-on;
				regulator-initial-mode = <0x2>;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-ramp-delay = <6001>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdd_gpu: DCDC_REG2 {
				regulator-name = "vdd_gpu";
				regulator-always-on;
				regulator-initial-mode = <0x2>;
				regulator-min-microvolt = <825000>;
				regulator-max-microvolt = <1000000>;
				regulator-ramp-delay = <6001>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_ddr: DCDC_REG3 {
				regulator-name = "vcc_ddr";
				regulator-always-on;
				regulator-boot-on;
				regulator-initial-mode = <0x2>;

				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			vdd_npu: DCDC_REG4 {
				regulator-name = "vdd_npu";
				regulator-initial-mode = <0x2>;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
				regulator-ramp-delay = <6001>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_1v8: DCDC_REG5 {
				regulator-name = "vcc_1v8";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v9_image: LDO_REG1 {
				regulator-name = "vdda0v9_image";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;
								regulator-always-on;
								regulator-boot-on;
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda_0v9: LDO_REG2 {
				regulator-name = "vdda_0v9";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vdda0v9_pmu: LDO_REG3 {
				regulator-name = "vdda0v9_pmu";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <900000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <900000>;
				};
			};

			vccio_sd: LDO_REG5 {
				regulator-name = "vccio_sd";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc3v3_pmu: LDO_REG6 {
				regulator-name = "vcc3v3_pmu";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <3300000>;
				};
			};

			vcca_1v8: LDO_REG7 {
				regulator-name = "vcca_1v8";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcca1v8_pmu: LDO_REG8 {
				regulator-name = "vcca1v8_pmu";
				regulator-always-on;
				regulator-boot-on;
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-microvolt = <1800000>;
				};
			};

			vcca1v8_image: LDO_REG9 {
				regulator-name = "vcca1v8_image";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800000>;
								regulator-always-on;
								regulator-boot-on;
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_3v3_sw1: SWITCH_REG1 {
				regulator-name = "vcc_3v3_sw1";
				regulator-always-on;
				regulator-boot-on;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			vcc_3v3_sw2: SWITCH_REG2 {
				regulator-name = "vcc_3v3_sw2";
				regulator-always-on;
				regulator-boot-on;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
		};
	};
};

&i2c1 { //Touch
	clock-frequency = <400000>;
	status = "okay";
	#address-cells = <1>;
	#size-cells = <0>;

	ft5x06_ts@38 {
		compatible = "edt,edt-ft5406", "edt,edt-ft5x06";
		reg = <0x38>;
		pinctrl-names = "default";
		pinctrl-0 = <&touch_gpio>;

		interrupt-parent = <&gpio0>;
		interrupts = <RK_PA0 IRQ_TYPE_EDGE_FALLING>;

//		reset-gpios = <&gpio4 RK_PD1 GPIO_ACTIVE_LOW>;

		touchscreen-size-x = <1024>;
		touchscreen-size-y = <600>;
//		touchscreen-inverted-x = <1>;
//		touchscreen-inverted-y = <1>;

		status = "okay";
	};
};

&i2c2 {
	status = "okay";
	pinctrl-names = "default";
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-0 = <&i2c2m1_xfer>; //changed to mux1
	clock-frequency = <400000>;

	tca6408: gpio@20 {
		status = "okay";
		compatible = "ti,tca6408";
		interrupt-parent = <&gpio1>;
		interrupts = <RK_PB3 IRQ_TYPE_EDGE_FALLING>;
		reg = <0x20>;
		vcc-supply = <&vcc3v3_sys>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-line-names =
				"CAN2_FLT_LV",
				"CAN2_SILENT_EN_LV",
				"CAN1_FLT_LV",
				"CAN1_SILENT_EN_LV",
				"RS485/J1708_TX_EN_LV",
				"RS232_LOOP_BACK_LV",
				"nRE/DE485/F232_LV";

	};

	kbd_leds: pca9532@60 {
		status = "okay";
		compatible = "nxp,pca9532";
		reg = <0x60>;
		
		blue_f3 {
			label = "F3:blue";
			type = <PCA9532_TYPE_LED>;
			default-state = "off";
		};
		bkl_f3 {
			label = "F3:bkl";
			type = <PCA9532_TYPE_LED>;
			default-state = "on";
		};
		yellow_f3 {
			label = "F3:yellow";
			type = <PCA9532_TYPE_LED>;
			default-state = "off";
		};
		blue_f2 {
			label = "F2:blue";
			type = <PCA9532_TYPE_LED>;
			default-state = "off";
		};
		bkl_f2 {
			label = "F2:bkl";
			type = <PCA9532_TYPE_LED>;
			default-state = "on";
		};
		yellow_f2 {
			label = "F2:yellow";
			type = <PCA9532_TYPE_LED>;
			default-state = "off";
		};
		blue_f4 {
			label = "F4:blue";
			type = <PCA9532_TYPE_LED>;
			default-state = "off";
		};
		bkl_f4 {
			label = "F4:bkl";
			type = <PCA9532_TYPE_LED>;
			default-state = "on";
		};
		yellow_f4 {
			label = "F4:yellow";
			type = <PCA9532_TYPE_LED>;
			default-state = "off";
		};
		blue_f5 {
			label = "F5:blue";
			type = <PCA9532_TYPE_LED>;
			default-state = "off";
		};
		bkl_f5 {
			label = "F5:bkl";
			type = <PCA9532_TYPE_LED>;
			default-state = "on";
		};
		yellow_f5 {
			label = "F5:yellow";
			type = <PCA9532_TYPE_LED>;
			default-state = "off";
		};
		blue_f1 {
			label = "F1:blue";
			type = <PCA9532_TYPE_LED>;
			default-state = "off";
		};
		bkl_f1 {
			label = "F1:bkl";
			type = <PCA9532_TYPE_LED>;
			default-state = "on";
		};
		yellow_f1 {
			label = "F1:yellow";
			type = <PCA9532_TYPE_LED>;
			default-state = "off";
		};
	};

};

&i2c4 { //CSI I2C
	clock-frequency = <400000>;
	#address-cells = <1>;
	#size-cells = <0>;
	status = "disabled";

	camera0: ov5647@36 {
		compatible = "ovti,ov5647";
		reg = <0x36>;
		clocks = <&ext_cam_clk>;

		power-domains = <&power RK3568_PD_VI>;
		status = "disabled";
		pinctrl-names = "default";
		pinctrl-0 = <&csi0_pins>;
		//enable-gpios = <&gpio0 RK_PC1 GPIO_OPEN_DRAIN>;
		rockchip,camera-module-index = <0>;
		rockchip,camera-module-facing = "back";
		rockchip,camera-module-name = "RPi-Cam";
		rockchip,camera-module-lens-name = "default";
		port {
			ov5647_out: endpoint {
				remote-endpoint = <&csi_mipi_in>;
				data-lanes = <1 2>;
			};
		};
	};


};

&i2c5 {
	status = "okay";
	pinctrl-names = "default";
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-0 = <&i2c5m1_xfer>;
	clock-frequency = <400000>;


	tas2110: tas2110@4c {
		reg = <0x4c>;
		compatible = "ti,tas2110";
		#sound-dai-cells = <0>;
		clocks = <&cru I2S1_MCLKOUT_TX>;
		assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
		assigned-clock-rates = <11289600>;
		assigned-clock-parents = <&cru CLK_I2S1_8CH_TX>;
		
		//ti,left-channel = <0x4c>;
		//ti,channels = <1>; /* channel number */
		shutdown-gpios = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>;

		ti,imon-slot-no = <0>;
		ti,vmon-slot-no = <2>;
		status = "okay";
	};
	
	drv2605l: drv2605l@5a {
		reg = <0x5a>;
	compatible = "ti,drv2605l";
	vbat-supply = <&vcc5v0_sys>;
		mode = <DRV260X_ERM_MODE>;
		library-sel = <DRV260X_ERM_LIB_A>;
	};
};

&i2s0_8ch {
	/* HDMI Sound */
	status = "disabled";
};

&i2s1_8ch {
	/* I2S Sound */
	pinctrl-0 = <
		&i2s1m1_sclktx		/* I2S1_TX_SCLK */
		&i2s1m1_lrcktx		/* I2S1_TX_LRCK */
		&i2s1m1_sdo0		/* I2S1_SDO0 */
	>;
	//rockchip,clk-trcm = <1>;
	//rockchip,i2s-tx-route = <0>;
	rockchip,trcm-sync-tx-only;
	status = "okay";
};

&pdm {
	pinctrl-names = "default";
	pinctrl-0 = <&pdmm0_clk &pdmm0_sdi1>;
	//rockchip,path-map = <1>, <2>, <0>, <3>;
	status = "okay";
};

/*&pcie3x1 {
	//Deprecated
	num-lanes = <1>;
	/delete-property/ num-ib-windows;
	/delete-property/ num-ob-windows;
	rockchip,bifurcation;
	pinctrl-names = "default";
	pinctrl-0 = <&pcie30x1_pins>;
	reset-gpios = <&gpio0 RK_PC3 GPIO_ACTIVE_HIGH>;//reset-gpios = <&gpio4 RK_PC4 GPIO_ACTIVE_HIGH>;
	vpcie3v3-supply = <&vcc3v3_sys>;
	status = "okay";
};
*/

&pcie3x2 {
	// Deprecated
	/delete-property/ num-ib-windows;
	/delete-property/ num-ob-windows;
	// reg & ranges should be fixed in 6.5
	num-lanes = <1>;
	pinctrl-names = "default";
	rockchip,bifurcation;
	pinctrl-0 = <&pcie30x2_pins>;
	reset-gpios = <&gpio4 RK_PC4 GPIO_ACTIVE_HIGH>;
	vpcie3v3-supply = <&vcc3v3_sys>;
	status = "okay";
};


&pcie30phy {
	//data-lanes = <1 2>;
	phy-supply = <&pcie3_clock_gen>; //Enable clock out
	status = "okay";
};


&pmu_io_domains {
	pmuio1-supply = <&vcc3v3_pmu>;
	pmuio2-supply = <&vcc3v3_pmu>;
	vccio1-supply = <&vcc_1v8>;
	vccio2-supply = <&vcc_1v8>;
	vccio3-supply = <&vccio_sd>;
	vccio4-supply = <&vcc_1v8>;
	vccio5-supply = <&vcc_1v8>;
	vccio6-supply = <&vcc_1v8>;
	vccio7-supply = <&vcc_3v3_sw1>;
	status = "okay";
};

&pwm5 { //LVDS Backlight
	status = "okay";
};

&saradc {
	vref-supply = <&vcca_1v8>;
	status = "okay";
};

&sdhci {
	pinctrl-names = "default";
	pinctrl-0 = <&emmc_bus8 &emmc_clk &emmc_cmd &emmc_datastrobe &emmc_rstnout>;
	bus-width = <8>;
	max-frequency = <200000000>;
	non-removable;
	no-mmc-hs400;
	no-sd;
	no-sdio;
	vmmc-supply = <&vcc3v3_sys>;
	vqmmc-supply = <&vcc_1v8>;
	status = "okay";
};

&sdmmc0 {
	pinctrl-names = "default";
	pinctrl-0 = <&sdmmc0_bus4 &sdmmc0_clk &sdmmc0_cmd &sdmmc0_det>; //&sdmmc0_pwren>;
	bus-width = <4>;
	cap-mmc-highspeed;
	cap-sd-highspeed;
	cd-gpios = <&gpio0 RK_PA4 GPIO_ACTIVE_LOW>;
	disable-wp;
	sd-uhs-sdr104;
	vmmc-supply = <&vcc_3v3_sw1>;
	vqmmc-supply = <&vccio_sd>;
	status = "okay";
};

&spi1 {
	pinctrl-0 = <&spi1m1_pins_hs &spi1m1_cs0_hs>;
	num-cs = <1>;
	status = "okay";

	spi_dev@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
	};
};

&spi2 {
	pinctrl-0 = <&spi2m1_pins_hs &spi2m1_cs0_hs>;
	num-cs = <1>;
	status = "disabled";

};

&tsadc {
	rockchip,hw-tshut-temp = <95000>;
	rockchip,hw-tshut-mode = <0>;
	rockchip,hw-tshut-polarity = <0>;
	status = "okay";
};

&uart1 {
	pinctrl-0 = <&uart1m1_xfer>;
	status = "okay";
};

&uart2 {
	status = "disabled";
};

&uart3 {
	pinctrl-0 = <&uart3m1_xfer>;
	status = "okay";
};

&uart7 {
	pinctrl-0 = <&uart7m1_xfer>;
	status = "okay";
};

&uart8 {
	pinctrl-0 = <&uart8m1_xfer>;
	status = "okay";
};

&uart9 {
	pinctrl-0 = <&uart9m1_xfer>;
	status = "okay";
};


&usb_host0_xhci {
	dr_mode = "host";
	status = "okay";
};

&usb_host1_xhci {
	status = "okay";
};

&usb2phy0 {
	status = "okay";
};

&usb2phy0_host {
	phy-supply = <&vcc5v0_sys>;
	status = "okay";
};

&usb2phy0_otg {
	phy-supply = <&vcc5v0_sys>;
	status = "okay";
};

&usb2phy1 {
	status = "okay";
};

&usb2phy1_host {
	phy-supply = <&vcc5v0_sys>;
	status = "okay";
};

&dsi0 {
	status= "okay";
};

&pinctrl {
	//TEMP!!!
	//pinctrl-0 = <&csi0_pins &lvds_pins>;
	//pinctrl-names = "default";

	  gmac0 {
		gmac0_miim: gmac0-miim {
			rockchip,pins =
				/* gmac0_mdc */
				<2 RK_PC3 2 &pcfg_pull_up>,
				/* gmac0_mdio */
				<2 RK_PC4 2 &pcfg_pull_up>;
		};
	  };

	  gmac1 {
		gmac1m1_miim: gmac1m1-miim {
			rockchip,pins =
				/* gmac1_mdcm1 */
				<4 RK_PB6 3 &pcfg_pull_up_drv_level_10>,
				/* gmac1_mdiom1 */
				<4 RK_PB7 3 &pcfg_pull_up_drv_level_10>;

		};

	 };

	csi {
		csi0_pins: csi0_pins {
			rockchip,pins =
				<0 RK_PC1 RK_FUNC_GPIO &pcfg_pull_up>,		/* CSI_PWREN0 */
				<3 RK_PB6 RK_FUNC_GPIO &pcfg_pull_up>,		/* CSI_RESET0# */
				<4 RK_PC0 RK_FUNC_GPIO &pcfg_pull_up>;		/* CSI_INT# */
		};

	};

	lvds {
		lvds_pins: lvds_pins {
			rockchip,pins =
				<0 RK_PC5 RK_FUNC_GPIO &pcfg_pull_up>,	/* LVDS_PWREN */
				<4 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up>;	/* LVDS_RESET# */
		};
	};

	leds {
		leds_pins: leds_pins {
			rockchip,pins =
				<0 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>,	/* LED1 */
				<0 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>;	/* LED2 */
		};
	};
    
    keyboard  {
        keyboard_pins: keyboard-pins {
			rockchip,pins =
                <4 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>,    //Key F1
                <2 RK_PD6 RK_FUNC_GPIO &pcfg_pull_none>,    //Key F2
                <2 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>,    //Key F3
                <4 RK_PD2 RK_FUNC_GPIO &pcfg_pull_none>,    //Key F4
                <2 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>;    //Key F5
		};
        
    };

	net {
		gmac0_pins: gmac0_pins {
			rockchip,pins =
				<2 RK_PA6 RK_FUNC_GPIO &pcfg_pull_up>,	/* ETH_nPWDN/nINT */
				<2 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>;	/* GMAC0_RST */
		};

		gmac1_pins: gmac1_pins {
			rockchip,pins =
				<2 RK_PD0 RK_FUNC_GPIO &pcfg_pull_up>,	/* SPE nINT */
				<2 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up>;	/* GMAC1_RST */
		};
		
		spe_wake_pin: spe-wake-pin{
			rockchip,pins =
				<4 RK_PA3 RK_FUNC_GPIO &pcfg_pull_down>;	/* SPE Wake */
		};
	};


	pcie30 {
		
		pcie30x1_pins: pcie30x1_pins {
			rockchip,pins =
				<0 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>;	// PCIE30X1_PERSTn_M1
		};
		/* pcie30x1 pins
				<2 RK_PD2 4 &pcfg_pull_none>,			// PCIE30X1_CLKREQn_M1 
				<2 RK_PD3 4 &pcfg_pull_none>,			// PCIE30X1_WAKEn_M1 
		*/

		pcie30x2_pins: pcie30x2_pins {
			rockchip,pins =
				<4 RK_PC2 4 &pcfg_pull_none>,			// PCIE30X2_CLKREQn_M2
				<4 RK_PC3 4 &pcfg_pull_none>,			// PCIE30X2_WAKEn_M2
				<4 RK_PC4 RK_FUNC_GPIO &pcfg_pull_none>;	// PCIE30X2_PERSTn_M2
		};

		pcie30_clock_pins: pcie30_clock_pins {
			rockchip,pins =
				<2 RK_PA7 RK_FUNC_GPIO &pcfg_pull_none>;	/* PCIECLKIC_OE */
		};

	};

	pmic {
		pmic_int_pins: pmic_int_pins {
			rockchip,pins =
				<0 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>;		/* PMIC_IRQ# */
		};
	};

	stm32_interact {
		stm32_interaction: stm32_interaction {
			rockchip,pins =
				<0 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>,	/* STM_PE12_LATCH */
				<1 RK_PA7 RK_FUNC_GPIO &pcfg_pull_down>,	/* STM_PD12 */
				<1 RK_PA4 RK_FUNC_GPIO &pcfg_pull_down>,	/* STM_PD13 */
				<2 RK_PA5 RK_FUNC_GPIO &pcfg_pull_down>,	/* STM_PD14 */
				<3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_down>,	/* STM_RST */
				<2 RK_PD2 RK_FUNC_GPIO &pcfg_pull_up>,		/* STMCTRL_nEN */
				<3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_down>;	/* STM_BOOT0 */
		};
	};
	
	debug_mode
	{
		debug_gpio: debug-gpio {
			rockchip,pins =
				<4 RK_PA0 RK_FUNC_GPIO &pcfg_pull_down>;
		};
	};

	touch {
		touch_gpio: touch-gpio {
			rockchip,pins =
				<0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_up>; /* CTP INT# */
//				<4 RK_PD1 RK_FUNC_GPIO &pcfg_pull_up>; /* CTP RST# */	//THIS IS LVDS RESET, NOT TACHSKRIN, 
											//ALREADY CFGred in lvds_pins
		};
	};

	wireless {
		wireless_disable: wireless-disable {
			rockchip,pins =
				<2 RK_PC1 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};
	
	lcd {
		lcd_orientation: lcd-orientation {
			rockchip,pins =
				<1 RK_PB1 RK_FUNC_GPIO &pcfg_pull_down>,  /* LCD U/D */
				<1 RK_PB0 RK_FUNC_GPIO &pcfg_pull_up>;	/* LCD L/R */
		};
	};
	
	usd {
		usd_switch: usd-switch {
			rockchip,pins =
				<1 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>;	/* SDSW SEL OUT 1 - uSD A, 0 - uSD B*/
		};
	};
	
//	  sdmmc0 {
//		  sdmmc0_pwren: sdmmc0-pwren {
//			rockchip,pins =
//				/* sdmmc0_pwren */
//				<1 RK_PA2 RK_FUNC_GPIO 1 &pcfg_pull_up_drv_level_2>;  /* SD SW EN */
//	};
//	  };
	
	mezz {
		mezz_gpios: mezz-gpios {
			rockchip,pins =
				<2 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>,  /* GNSS TPULSE (MEZZ0_GNSS_GPIO) */
				<2 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>;  /* SOM RF GPIO (Secondary GNSS TPULSE)*/
		};
	};
	
	sound_pins {
		i2s_amp: i2s-amp {
			rockchip,pins =
				<3 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>,	/* I2S IRQZ */
				<3 RK_PC6 RK_FUNC_GPIO &pcfg_pull_up>;	/* I2S SDZ*/
		};
	};
	
	
	stusb {
		stusb_int: stusb-int {
			rockchip,pins =
				<1 RK_PA5 RK_FUNC_GPIO &pcfg_pull_up>;
		};
	};	  

};



&vp0
{
	vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 
	{
		reg = <ROCKCHIP_VOP2_EP_HDMI0>;
		remote-endpoint = <&hdmi_in_vp0>;
	};

};


&vp1 
{
	vp1_out_lvds: endpoint@ROCKCHIP_VOP2_EP_LVDS0
	{
		reg = <ROCKCHIP_VOP2_EP_LVDS0>;
		remote-endpoint = <&lvds_in_vp1>;
		};

		vp1_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0
		{
				reg = <ROCKCHIP_VOP2_EP_HDMI0>;
				remote-endpoint = <&hdmi_in_vp1>;
		};

};

&vp2
{
		vp2_out_lvds: endpoint@ROCKCHIP_VOP2_EP_LVDS0
		{
				reg = <ROCKCHIP_VOP2_EP_LVDS0>;
				remote-endpoint = <&lvds_in_vp2>;
		};
};

