Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Feb  6 15:40:02 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.460       -6.675                     18                 4320        1.287        0.000                       0                  4878  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.563}        3.125           320.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.460       -6.675                     18                 4320        1.287        0.000                       0                  4577  
clk_wrapper                                                                             498.562        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           18  Failing Endpoints,  Worst Slack       -0.460ns,  Total Violation       -6.675ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 muon_cand_3.pt[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.229ns (34.561%)  route 2.327ns (65.439%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 5.762 - 3.125 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 1.014ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.926ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4576, routed)        1.954     3.095    clk_c
    SLICE_X98Y489        FDRE                                         r  muon_cand_3.pt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y489        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.192 r  muon_cand_3.pt[0]/Q
                         net (fo=18, routed)          0.419     3.611    muon_sorter_1/pt_2[0]
    SLICE_X95Y490        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.790 r  muon_sorter_1/compare_p.13.3.compare_pt.op_qge.op_qge.un3842_pt_compare_c2/O
                         net (fo=1, routed)           0.053     3.843    muon_sorter_1/un3842_pt_compare_c2
    SLICE_X95Y490        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     3.956 r  muon_sorter_1/compare_p.13.3.compare_pt.op_qge.op_qge.un3842_pt_compare_c4/O
                         net (fo=4, routed)           0.383     4.339    muon_sorter_1/un3842_pt_compare
    SLICE_X96Y489        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.488 f  muon_sorter_1/max_pt_0_N_2L1/O
                         net (fo=3, routed)           0.126     4.614    muon_sorter_1/max_pt_0_N_2L1
    SLICE_X98Y489        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     4.652 r  muon_sorter_1/max_pt_0_2[3]/O
                         net (fo=11, routed)          0.339     4.991    muon_sorter_1/max_pt_0_2[3]
    SLICE_X97Y494        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     5.130 f  muon_sorter_1/pt_compare_1_3[2]/O
                         net (fo=2, routed)           0.322     5.452    muon_sorter_1/N_40
    SLICE_X96Y495        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.516 r  muon_sorter_1/max_pt_1_0[3]/O
                         net (fo=2, routed)           0.305     5.821    muon_sorter_1/max_pt_1_0[3]
    SLICE_X95Y496        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     5.936 f  muon_sorter_1/top_cand_comb_1.sector_N_6L11_N_2L1/O
                         net (fo=1, routed)           0.171     6.107    muon_sorter_1/sector_N_6L11_N_2L1
    SLICE_X94Y497        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     6.255 r  muon_sorter_1/top_cand_comb_1.sector_N_6L11_N_5L9/O
                         net (fo=1, routed)           0.106     6.361    muon_sorter_1/sector_N_6L11_N_5L9
    SLICE_X94Y496        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     6.510 f  muon_sorter_1/top_cand_comb_1.sector_N_3L3_0/O
                         net (fo=1, routed)           0.046     6.556    muon_sorter_1/sector_N_3L3_0
    SLICE_X94Y496        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.594 r  muon_sorter_1/top_cand_comb_1.sector[0]/O
                         net (fo=1, routed)           0.057     6.651    shift_reg_tap_o/sector[0]
    SLICE_X94Y496        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4576, routed)        1.807     5.762    shift_reg_tap_o/clk_c
    SLICE_X94Y496        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[16]/C
                         clock pessimism              0.438     6.199    
                         clock uncertainty           -0.035     6.164    
    SLICE_X94Y496        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     6.191    shift_reg_tap_o/sr_p.sr_1[16]
  -------------------------------------------------------------------
                         required time                          6.191    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 muon_cand_3.pt[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.229ns (34.561%)  route 2.327ns (65.439%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 5.762 - 3.125 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 1.014ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.926ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4576, routed)        1.954     3.095    clk_c
    SLICE_X98Y489        FDRE                                         r  muon_cand_3.pt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y489        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.192 f  muon_cand_3.pt[0]/Q
                         net (fo=18, routed)          0.419     3.611    muon_sorter_1/pt_2[0]
    SLICE_X95Y490        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.790 f  muon_sorter_1/compare_p.13.3.compare_pt.op_qge.op_qge.un3842_pt_compare_c2/O
                         net (fo=1, routed)           0.053     3.843    muon_sorter_1/un3842_pt_compare_c2
    SLICE_X95Y490        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     3.956 f  muon_sorter_1/compare_p.13.3.compare_pt.op_qge.op_qge.un3842_pt_compare_c4/O
                         net (fo=4, routed)           0.383     4.339    muon_sorter_1/un3842_pt_compare
    SLICE_X96Y489        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.488 r  muon_sorter_1/max_pt_0_N_2L1/O
                         net (fo=3, routed)           0.126     4.614    muon_sorter_1/max_pt_0_N_2L1
    SLICE_X98Y489        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     4.652 f  muon_sorter_1/max_pt_0_2[3]/O
                         net (fo=11, routed)          0.339     4.991    muon_sorter_1/max_pt_0_2[3]
    SLICE_X97Y494        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     5.130 f  muon_sorter_1/pt_compare_1_3[2]/O
                         net (fo=2, routed)           0.322     5.452    muon_sorter_1/N_40
    SLICE_X96Y495        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.516 r  muon_sorter_1/max_pt_1_0[3]/O
                         net (fo=2, routed)           0.305     5.821    muon_sorter_1/max_pt_1_0[3]
    SLICE_X95Y496        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     5.936 f  muon_sorter_1/top_cand_comb_1.sector_N_6L11_N_2L1/O
                         net (fo=1, routed)           0.171     6.107    muon_sorter_1/sector_N_6L11_N_2L1
    SLICE_X94Y497        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     6.255 r  muon_sorter_1/top_cand_comb_1.sector_N_6L11_N_5L9/O
                         net (fo=1, routed)           0.106     6.361    muon_sorter_1/sector_N_6L11_N_5L9
    SLICE_X94Y496        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     6.510 f  muon_sorter_1/top_cand_comb_1.sector_N_3L3_0/O
                         net (fo=1, routed)           0.046     6.556    muon_sorter_1/sector_N_3L3_0
    SLICE_X94Y496        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.594 r  muon_sorter_1/top_cand_comb_1.sector[0]/O
                         net (fo=1, routed)           0.057     6.651    shift_reg_tap_o/sector[0]
    SLICE_X94Y496        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4576, routed)        1.807     5.762    shift_reg_tap_o/clk_c
    SLICE_X94Y496        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[16]/C
                         clock pessimism              0.438     6.199    
                         clock uncertainty           -0.035     6.164    
    SLICE_X94Y496        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     6.191    shift_reg_tap_o/sr_p.sr_1[16]
  -------------------------------------------------------------------
                         required time                          6.191    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 muon_cand_3.pt[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.229ns (34.561%)  route 2.327ns (65.439%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 5.762 - 3.125 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 1.014ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.926ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4576, routed)        1.954     3.095    clk_c
    SLICE_X98Y489        FDRE                                         r  muon_cand_3.pt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y489        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.192 r  muon_cand_3.pt[0]/Q
                         net (fo=18, routed)          0.419     3.611    muon_sorter_1/pt_2[0]
    SLICE_X95Y490        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.790 r  muon_sorter_1/compare_p.13.3.compare_pt.op_qge.op_qge.un3842_pt_compare_c2/O
                         net (fo=1, routed)           0.053     3.843    muon_sorter_1/un3842_pt_compare_c2
    SLICE_X95Y490        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     3.956 r  muon_sorter_1/compare_p.13.3.compare_pt.op_qge.op_qge.un3842_pt_compare_c4/O
                         net (fo=4, routed)           0.383     4.339    muon_sorter_1/un3842_pt_compare
    SLICE_X96Y489        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.488 f  muon_sorter_1/max_pt_0_N_2L1/O
                         net (fo=3, routed)           0.126     4.614    muon_sorter_1/max_pt_0_N_2L1
    SLICE_X98Y489        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     4.652 r  muon_sorter_1/max_pt_0_2[3]/O
                         net (fo=11, routed)          0.339     4.991    muon_sorter_1/max_pt_0_2[3]
    SLICE_X97Y494        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     5.130 r  muon_sorter_1/pt_compare_1_3[2]/O
                         net (fo=2, routed)           0.322     5.452    muon_sorter_1/N_40
    SLICE_X96Y495        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.516 f  muon_sorter_1/max_pt_1_0[3]/O
                         net (fo=2, routed)           0.305     5.821    muon_sorter_1/max_pt_1_0[3]
    SLICE_X95Y496        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     5.936 r  muon_sorter_1/top_cand_comb_1.sector_N_6L11_N_2L1/O
                         net (fo=1, routed)           0.171     6.107    muon_sorter_1/sector_N_6L11_N_2L1
    SLICE_X94Y497        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     6.255 f  muon_sorter_1/top_cand_comb_1.sector_N_6L11_N_5L9/O
                         net (fo=1, routed)           0.106     6.361    muon_sorter_1/sector_N_6L11_N_5L9
    SLICE_X94Y496        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     6.510 r  muon_sorter_1/top_cand_comb_1.sector_N_3L3_0/O
                         net (fo=1, routed)           0.046     6.556    muon_sorter_1/sector_N_3L3_0
    SLICE_X94Y496        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.594 f  muon_sorter_1/top_cand_comb_1.sector[0]/O
                         net (fo=1, routed)           0.057     6.651    shift_reg_tap_o/sector[0]
    SLICE_X94Y496        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4576, routed)        1.807     5.762    shift_reg_tap_o/clk_c
    SLICE_X94Y496        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[16]/C
                         clock pessimism              0.438     6.199    
                         clock uncertainty           -0.035     6.164    
    SLICE_X94Y496        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     6.191    shift_reg_tap_o/sr_p.sr_1[16]
  -------------------------------------------------------------------
                         required time                          6.191    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.460ns  (required time - arrival time)
  Source:                 muon_cand_3.pt[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 1.229ns (34.561%)  route 2.327ns (65.439%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 5.762 - 3.125 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 1.014ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.926ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4576, routed)        1.954     3.095    clk_c
    SLICE_X98Y489        FDRE                                         r  muon_cand_3.pt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y489        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.192 f  muon_cand_3.pt[0]/Q
                         net (fo=18, routed)          0.419     3.611    muon_sorter_1/pt_2[0]
    SLICE_X95Y490        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.790 f  muon_sorter_1/compare_p.13.3.compare_pt.op_qge.op_qge.un3842_pt_compare_c2/O
                         net (fo=1, routed)           0.053     3.843    muon_sorter_1/un3842_pt_compare_c2
    SLICE_X95Y490        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     3.956 f  muon_sorter_1/compare_p.13.3.compare_pt.op_qge.op_qge.un3842_pt_compare_c4/O
                         net (fo=4, routed)           0.383     4.339    muon_sorter_1/un3842_pt_compare
    SLICE_X96Y489        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.488 r  muon_sorter_1/max_pt_0_N_2L1/O
                         net (fo=3, routed)           0.126     4.614    muon_sorter_1/max_pt_0_N_2L1
    SLICE_X98Y489        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     4.652 f  muon_sorter_1/max_pt_0_2[3]/O
                         net (fo=11, routed)          0.339     4.991    muon_sorter_1/max_pt_0_2[3]
    SLICE_X97Y494        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     5.130 r  muon_sorter_1/pt_compare_1_3[2]/O
                         net (fo=2, routed)           0.322     5.452    muon_sorter_1/N_40
    SLICE_X96Y495        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     5.516 f  muon_sorter_1/max_pt_1_0[3]/O
                         net (fo=2, routed)           0.305     5.821    muon_sorter_1/max_pt_1_0[3]
    SLICE_X95Y496        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     5.936 r  muon_sorter_1/top_cand_comb_1.sector_N_6L11_N_2L1/O
                         net (fo=1, routed)           0.171     6.107    muon_sorter_1/sector_N_6L11_N_2L1
    SLICE_X94Y497        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     6.255 f  muon_sorter_1/top_cand_comb_1.sector_N_6L11_N_5L9/O
                         net (fo=1, routed)           0.106     6.361    muon_sorter_1/sector_N_6L11_N_5L9
    SLICE_X94Y496        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     6.510 r  muon_sorter_1/top_cand_comb_1.sector_N_3L3_0/O
                         net (fo=1, routed)           0.046     6.556    muon_sorter_1/sector_N_3L3_0
    SLICE_X94Y496        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.594 f  muon_sorter_1/top_cand_comb_1.sector[0]/O
                         net (fo=1, routed)           0.057     6.651    shift_reg_tap_o/sector[0]
    SLICE_X94Y496        FDRE                                         f  shift_reg_tap_o/sr_p.sr_1[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4576, routed)        1.807     5.762    shift_reg_tap_o/clk_c
    SLICE_X94Y496        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[16]/C
                         clock pessimism              0.438     6.199    
                         clock uncertainty           -0.035     6.164    
    SLICE_X94Y496        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     6.191    shift_reg_tap_o/sr_p.sr_1[16]
  -------------------------------------------------------------------
                         required time                          6.191    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                 -0.460    

Slack (VIOLATED) :        -0.458ns  (required time - arrival time)
  Source:                 muon_cand_3.pt[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            shift_reg_tap_o/sr_p.sr_1[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.215ns (34.187%)  route 2.339ns (65.813%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 5.762 - 3.125 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.954ns (routing 1.014ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.926ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4576, routed)        1.954     3.095    clk_c
    SLICE_X98Y489        FDRE                                         r  muon_cand_3.pt[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y489        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.192 r  muon_cand_3.pt[0]/Q
                         net (fo=18, routed)          0.419     3.611    muon_sorter_1/pt_2[0]
    SLICE_X95Y490        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.179     3.790 r  muon_sorter_1/compare_p.13.3.compare_pt.op_qge.op_qge.un3842_pt_compare_c2/O
                         net (fo=1, routed)           0.053     3.843    muon_sorter_1/un3842_pt_compare_c2
    SLICE_X95Y490        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     3.956 r  muon_sorter_1/compare_p.13.3.compare_pt.op_qge.op_qge.un3842_pt_compare_c4/O
                         net (fo=4, routed)           0.383     4.339    muon_sorter_1/un3842_pt_compare
    SLICE_X96Y489        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.488 f  muon_sorter_1/max_pt_0_N_2L1/O
                         net (fo=3, routed)           0.126     4.614    muon_sorter_1/max_pt_0_N_2L1
    SLICE_X98Y489        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     4.652 r  muon_sorter_1/max_pt_0_2[3]/O
                         net (fo=11, routed)          0.340     4.992    muon_sorter_1/max_pt_0_2[3]
    SLICE_X100Y495       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.040     5.032 f  muon_sorter_1/pt_compare_1_3[0]/O
                         net (fo=2, routed)           0.333     5.365    muon_sorter_1/N_10
    SLICE_X96Y495        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     5.514 r  muon_sorter_1/max_pt_1_0[3]/O
                         net (fo=2, routed)           0.305     5.819    muon_sorter_1/max_pt_1_0[3]
    SLICE_X95Y496        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.115     5.934 f  muon_sorter_1/top_cand_comb_1.sector_N_6L11_N_2L1/O
                         net (fo=1, routed)           0.171     6.105    muon_sorter_1/sector_N_6L11_N_2L1
    SLICE_X94Y497        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     6.253 r  muon_sorter_1/top_cand_comb_1.sector_N_6L11_N_5L9/O
                         net (fo=1, routed)           0.106     6.359    muon_sorter_1/sector_N_6L11_N_5L9
    SLICE_X94Y496        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     6.508 f  muon_sorter_1/top_cand_comb_1.sector_N_3L3_0/O
                         net (fo=1, routed)           0.046     6.554    muon_sorter_1/sector_N_3L3_0
    SLICE_X94Y496        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     6.592 r  muon_sorter_1/top_cand_comb_1.sector[0]/O
                         net (fo=1, routed)           0.057     6.649    shift_reg_tap_o/sector[0]
    SLICE_X94Y496        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=4576, routed)        1.807     5.762    shift_reg_tap_o/clk_c
    SLICE_X94Y496        FDRE                                         r  shift_reg_tap_o/sr_p.sr_1[16]/C
                         clock pessimism              0.438     6.199    
                         clock uncertainty           -0.035     6.164    
    SLICE_X94Y496        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     6.191    shift_reg_tap_o/sr_p.sr_1[16]
  -------------------------------------------------------------------
                         required time                          6.191    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                 -0.458    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         3.125       1.626      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X91Y494   muon_cand_12.sector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X100Y493  muon_cand_12.sector[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X92Y497   muon_cand_12.sector[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.125       2.575      SLICE_X94Y490   muon_cand_12.sector[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X94Y490   muon_cand_12.sector[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X97Y490   muon_cand_13.pt[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X97Y501   muon_cand_13.roi[4]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X98Y501   muon_cand_13.roi[5]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.562       1.287      SLICE_X95Y512   muon_cand_13.roi[7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X91Y494   muon_cand_12.sector[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X96Y499   muon_cand_13.roi[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X99Y487   muon_cand_13.roi[6]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X95Y512   muon_cand_13.roi[7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.563       1.288      SLICE_X99Y488   muon_cand_14.pt[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X99Y501          lsfr_1/output_vector_1[255]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X98Y515          lsfr_1/shiftreg_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X99Y501          lsfr_1/shiftreg_vector[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y515          lsfr_1/shiftreg_vector[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X100Y500         lsfr_1/shiftreg_vector[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y509         lsfr_1/shiftreg_vector[118]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y510          lsfr_1/shiftreg_vector[108]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X98Y510          lsfr_1/shiftreg_vector[109]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X100Y500         lsfr_1/shiftreg_vector[10]/C



