Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 77a4b7ae3ea84ecb9b1f8cdd8020d2e8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot State_control_behav xil_defaultlib.State_control xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_1hz
Compiling module xil_defaultlib.clk_5hz
Compiling module xil_defaultlib.Clk_10k
Compiling module xil_defaultlib.clk_100khz
Compiling module xil_defaultlib.Clk_1Mhz
Compiling module xil_defaultlib.led
Compiling module xil_defaultlib.OOK
Compiling module xil_defaultlib.State_control
Compiling module xil_defaultlib.glbl
Built simulation snapshot State_control_behav
