Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May 20 10:25:43 2025
| Host         : DESKTOP-5PFD2IV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file micro_timing_summary_routed.rpt -pb micro_timing_summary_routed.pb -rpx micro_timing_summary_routed.rpx -warn_on_violation
| Design       : micro
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2401)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6938)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2401)
---------------------------
 There are 45 register/latch pins with no clock driven by root clock pin: clk_external (HIGH)

 There are 2356 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6938)
---------------------------------------------------
 There are 6938 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 6965          inf        0.000                      0                 6965           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6965 Endpoints
Min Delay          6965 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[0]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.179ns  (logic 9.027ns (37.334%)  route 15.152ns (62.666%))
  Logic Levels:           33  (CARRY4=19 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.586     3.042    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.166 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.185     3.351    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.475 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.253     4.728    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.852 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.606     5.458    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.984 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.984    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.255 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.344     7.599    alu_inst/data3[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.373     7.972 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.972    alu_inst/i___211_carry_i_48_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.505 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.505    alu_inst/i___211_carry_i_38_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.622    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.779 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.222    10.002    alu_inst/data3[5]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.332    10.334 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.334    alu_inst/i___211_carry_i_45_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.867 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.867    alu_inst/i___211_carry_i_30_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.984 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.984    alu_inst/i___211_carry_i_27_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.141 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.413    12.553    alu_inst/data3[4]
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.332    12.885 r  alu_inst/i___211_carry_i_33/O
                         net (fo=1, routed)           0.000    12.885    alu_inst/i___211_carry_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.435 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.444    alu_inst/i___211_carry_i_16_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.601 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.082    14.684    alu_inst/data3[3]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    15.013 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.013    alu_inst/i___211_carry_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.546 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.546    alu_inst/i___211_carry_i_11_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.663 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    15.672    alu_inst/i___211_carry_i_8_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.829 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.572    17.401    alu_inst/data3[2]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.332    17.733 r  alu_inst/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    17.733    alu_inst/i___211_carry_i_12_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.134 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.134    alu_inst/i___211_carry_i_2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.248    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.405 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.035    19.440    alu_inst/data3[1]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    19.769 r  alu_inst/i___211_carry_i_4/O
                         net (fo=1, routed)           0.000    19.769    alu_inst/i___211_carry_i_4_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.149 r  alu_inst/tmp0_inferred__2/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    20.149    alu_inst/tmp0_inferred__2/i___211_carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.266 r  alu_inst/tmp0_inferred__2/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.266    alu_inst/tmp0_inferred__2/i___211_carry__0_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.520 r  alu_inst/tmp0_inferred__2/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.663    21.182    alu_inst/data3[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.367    21.549 f  alu_inst/mem_in_b[0]_i_6/O
                         net (fo=1, routed)           0.378    21.928    alu_inst/mem_in_b[0]_i_6_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.052 r  alu_inst/mem_in_b[0]_i_4/O
                         net (fo=1, routed)           0.820    22.872    alu_inst/mem_in_b[0]_i_4_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.996 r  alu_inst/mem_in_b[0]_i_2/O
                         net (fo=1, routed)           0.000    22.996    alu_inst/mem_in_b[0]_i_2_n_0
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.209    23.205 r  alu_inst/mem_in_b_reg[0]_i_1/O
                         net (fo=3, routed)           0.974    24.179    alu_inst_n_7
    SLICE_X50Y22         FDRE                                         r  mem_in_b_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.779ns  (logic 9.027ns (37.962%)  route 14.752ns (62.038%))
  Logic Levels:           33  (CARRY4=19 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.586     3.042    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.166 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.185     3.351    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.475 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.253     4.728    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.852 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.606     5.458    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.984 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.984    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.255 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.344     7.599    alu_inst/data3[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.373     7.972 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.972    alu_inst/i___211_carry_i_48_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.505 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.505    alu_inst/i___211_carry_i_38_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.622    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.779 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.222    10.002    alu_inst/data3[5]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.332    10.334 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.334    alu_inst/i___211_carry_i_45_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.867 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.867    alu_inst/i___211_carry_i_30_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.984 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.984    alu_inst/i___211_carry_i_27_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.141 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.413    12.553    alu_inst/data3[4]
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.332    12.885 r  alu_inst/i___211_carry_i_33/O
                         net (fo=1, routed)           0.000    12.885    alu_inst/i___211_carry_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.435 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.444    alu_inst/i___211_carry_i_16_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.601 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.082    14.684    alu_inst/data3[3]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    15.013 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.013    alu_inst/i___211_carry_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.546 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.546    alu_inst/i___211_carry_i_11_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.663 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    15.672    alu_inst/i___211_carry_i_8_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.829 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.572    17.401    alu_inst/data3[2]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.332    17.733 r  alu_inst/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    17.733    alu_inst/i___211_carry_i_12_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.134 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.134    alu_inst/i___211_carry_i_2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.248    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.405 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.035    19.440    alu_inst/data3[1]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    19.769 r  alu_inst/i___211_carry_i_4/O
                         net (fo=1, routed)           0.000    19.769    alu_inst/i___211_carry_i_4_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.149 r  alu_inst/tmp0_inferred__2/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    20.149    alu_inst/tmp0_inferred__2/i___211_carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.266 r  alu_inst/tmp0_inferred__2/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.266    alu_inst/tmp0_inferred__2/i___211_carry__0_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.520 r  alu_inst/tmp0_inferred__2/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.663    21.182    alu_inst/data3[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.367    21.549 f  alu_inst/mem_in_b[0]_i_6/O
                         net (fo=1, routed)           0.378    21.928    alu_inst/mem_in_b[0]_i_6_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.052 r  alu_inst/mem_in_b[0]_i_4/O
                         net (fo=1, routed)           0.820    22.872    alu_inst/mem_in_b[0]_i_4_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.996 r  alu_inst/mem_in_b[0]_i_2/O
                         net (fo=1, routed)           0.000    22.996    alu_inst/mem_in_b[0]_i_2_n_0
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.209    23.205 r  alu_inst/mem_in_b_reg[0]_i_1/O
                         net (fo=3, routed)           0.574    23.779    alu_inst_n_7
    SLICE_X51Y22         FDRE                                         r  mem_in_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[0]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.708ns  (logic 9.027ns (38.075%)  route 14.681ns (61.925%))
  Logic Levels:           33  (CARRY4=19 FDRE=1 LUT2=1 LUT3=6 LUT4=1 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.586     3.042    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.166 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.185     3.351    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.475 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.253     4.728    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.852 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.606     5.458    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.984 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.984    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.255 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.344     7.599    alu_inst/data3[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.373     7.972 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.972    alu_inst/i___211_carry_i_48_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.505 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.505    alu_inst/i___211_carry_i_38_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.622    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.779 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.222    10.002    alu_inst/data3[5]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.332    10.334 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.334    alu_inst/i___211_carry_i_45_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.867 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.867    alu_inst/i___211_carry_i_30_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.984 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.984    alu_inst/i___211_carry_i_27_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.141 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.413    12.553    alu_inst/data3[4]
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.332    12.885 r  alu_inst/i___211_carry_i_33/O
                         net (fo=1, routed)           0.000    12.885    alu_inst/i___211_carry_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.435 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.444    alu_inst/i___211_carry_i_16_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.601 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.082    14.684    alu_inst/data3[3]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    15.013 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.013    alu_inst/i___211_carry_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.546 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.546    alu_inst/i___211_carry_i_11_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.663 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    15.672    alu_inst/i___211_carry_i_8_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.829 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.572    17.401    alu_inst/data3[2]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.332    17.733 r  alu_inst/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    17.733    alu_inst/i___211_carry_i_12_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.134 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.134    alu_inst/i___211_carry_i_2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.248    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.405 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          1.035    19.440    alu_inst/data3[1]
    SLICE_X52Y22         LUT3 (Prop_lut3_I0_O)        0.329    19.769 r  alu_inst/i___211_carry_i_4/O
                         net (fo=1, routed)           0.000    19.769    alu_inst/i___211_carry_i_4_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.149 r  alu_inst/tmp0_inferred__2/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    20.149    alu_inst/tmp0_inferred__2/i___211_carry_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.266 r  alu_inst/tmp0_inferred__2/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.266    alu_inst/tmp0_inferred__2/i___211_carry__0_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.520 r  alu_inst/tmp0_inferred__2/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.663    21.182    alu_inst/data3[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.367    21.549 f  alu_inst/mem_in_b[0]_i_6/O
                         net (fo=1, routed)           0.378    21.928    alu_inst/mem_in_b[0]_i_6_n_0
    SLICE_X50Y24         LUT6 (Prop_lut6_I1_O)        0.124    22.052 r  alu_inst/mem_in_b[0]_i_4/O
                         net (fo=1, routed)           0.820    22.872    alu_inst/mem_in_b[0]_i_4_n_0
    SLICE_X50Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.996 r  alu_inst/mem_in_b[0]_i_2/O
                         net (fo=1, routed)           0.000    22.996    alu_inst/mem_in_b[0]_i_2_n_0
    SLICE_X50Y23         MUXF7 (Prop_muxf7_I0_O)      0.209    23.205 r  alu_inst/mem_in_b_reg[0]_i_1/O
                         net (fo=3, routed)           0.503    23.708    alu_inst_n_7
    SLICE_X50Y22         FDRE                                         r  mem_in_b_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[1]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.247ns  (logic 7.788ns (36.655%)  route 13.459ns (63.345%))
  Logic Levels:           28  (CARRY4=16 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.586     3.042    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.166 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.185     3.351    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.475 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.253     4.728    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.852 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.606     5.458    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.984 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.984    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.255 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.344     7.599    alu_inst/data3[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.373     7.972 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.972    alu_inst/i___211_carry_i_48_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.505 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.505    alu_inst/i___211_carry_i_38_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.622    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.779 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.222    10.002    alu_inst/data3[5]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.332    10.334 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.334    alu_inst/i___211_carry_i_45_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.867 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.867    alu_inst/i___211_carry_i_30_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.984 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.984    alu_inst/i___211_carry_i_27_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.141 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.413    12.553    alu_inst/data3[4]
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.332    12.885 r  alu_inst/i___211_carry_i_33/O
                         net (fo=1, routed)           0.000    12.885    alu_inst/i___211_carry_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.435 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.444    alu_inst/i___211_carry_i_16_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.601 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.082    14.684    alu_inst/data3[3]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    15.013 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.013    alu_inst/i___211_carry_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.546 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.546    alu_inst/i___211_carry_i_11_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.663 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    15.672    alu_inst/i___211_carry_i_8_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.829 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.572    17.401    alu_inst/data3[2]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.332    17.733 r  alu_inst/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    17.733    alu_inst/i___211_carry_i_12_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.134 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.134    alu_inst/i___211_carry_i_2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.248    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.405 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.761    19.166    alu_inst/data3[1]
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.329    19.495 f  alu_inst/mem_in_b[1]_i_4/O
                         net (fo=1, routed)           0.565    20.061    alu_inst/mem_in_b[1]_i_4_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.185 r  alu_inst/mem_in_b[1]_i_2/O
                         net (fo=1, routed)           0.000    20.185    alu_inst/mem_in_b[1]_i_2_n_0
    SLICE_X53Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    20.397 r  alu_inst/mem_in_b_reg[1]_i_1/O
                         net (fo=3, routed)           0.850    21.247    alu_inst_n_6
    SLICE_X50Y22         FDRE                                         r  mem_in_b_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[1]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.070ns  (logic 7.788ns (36.963%)  route 13.282ns (63.037%))
  Logic Levels:           28  (CARRY4=16 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.586     3.042    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.166 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.185     3.351    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.475 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.253     4.728    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.852 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.606     5.458    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.984 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.984    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.255 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.344     7.599    alu_inst/data3[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.373     7.972 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.972    alu_inst/i___211_carry_i_48_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.505 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.505    alu_inst/i___211_carry_i_38_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.622    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.779 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.222    10.002    alu_inst/data3[5]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.332    10.334 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.334    alu_inst/i___211_carry_i_45_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.867 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.867    alu_inst/i___211_carry_i_30_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.984 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.984    alu_inst/i___211_carry_i_27_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.141 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.413    12.553    alu_inst/data3[4]
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.332    12.885 r  alu_inst/i___211_carry_i_33/O
                         net (fo=1, routed)           0.000    12.885    alu_inst/i___211_carry_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.435 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.444    alu_inst/i___211_carry_i_16_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.601 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.082    14.684    alu_inst/data3[3]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    15.013 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.013    alu_inst/i___211_carry_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.546 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.546    alu_inst/i___211_carry_i_11_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.663 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    15.672    alu_inst/i___211_carry_i_8_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.829 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.572    17.401    alu_inst/data3[2]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.332    17.733 r  alu_inst/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    17.733    alu_inst/i___211_carry_i_12_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.134 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.134    alu_inst/i___211_carry_i_2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.248    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.405 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.761    19.166    alu_inst/data3[1]
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.329    19.495 f  alu_inst/mem_in_b[1]_i_4/O
                         net (fo=1, routed)           0.565    20.061    alu_inst/mem_in_b[1]_i_4_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.185 r  alu_inst/mem_in_b[1]_i_2/O
                         net (fo=1, routed)           0.000    20.185    alu_inst/mem_in_b[1]_i_2_n_0
    SLICE_X53Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    20.397 r  alu_inst/mem_in_b_reg[1]_i_1/O
                         net (fo=3, routed)           0.673    21.070    alu_inst_n_6
    SLICE_X50Y25         FDRE                                         r  mem_in_b_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.058ns  (logic 7.788ns (36.984%)  route 13.270ns (63.016%))
  Logic Levels:           28  (CARRY4=16 FDRE=1 LUT2=1 LUT3=5 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.586     3.042    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.166 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.185     3.351    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.475 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.253     4.728    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.852 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.606     5.458    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.984 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.984    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.255 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.344     7.599    alu_inst/data3[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.373     7.972 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.972    alu_inst/i___211_carry_i_48_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.505 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.505    alu_inst/i___211_carry_i_38_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.622    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.779 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.222    10.002    alu_inst/data3[5]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.332    10.334 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.334    alu_inst/i___211_carry_i_45_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.867 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.867    alu_inst/i___211_carry_i_30_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.984 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.984    alu_inst/i___211_carry_i_27_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.141 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.413    12.553    alu_inst/data3[4]
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.332    12.885 r  alu_inst/i___211_carry_i_33/O
                         net (fo=1, routed)           0.000    12.885    alu_inst/i___211_carry_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.435 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.444    alu_inst/i___211_carry_i_16_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.601 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.082    14.684    alu_inst/data3[3]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    15.013 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.013    alu_inst/i___211_carry_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.546 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.546    alu_inst/i___211_carry_i_11_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.663 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    15.672    alu_inst/i___211_carry_i_8_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.829 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.572    17.401    alu_inst/data3[2]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.332    17.733 r  alu_inst/i___211_carry_i_12/O
                         net (fo=1, routed)           0.000    17.733    alu_inst/i___211_carry_i_12_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.134 r  alu_inst/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.134    alu_inst/i___211_carry_i_2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.248 r  alu_inst/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.248    alu_inst/i___211_carry__0_i_1_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.405 r  alu_inst/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.761    19.166    alu_inst/data3[1]
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.329    19.495 f  alu_inst/mem_in_b[1]_i_4/O
                         net (fo=1, routed)           0.565    20.061    alu_inst/mem_in_b[1]_i_4_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I4_O)        0.124    20.185 r  alu_inst/mem_in_b[1]_i_2/O
                         net (fo=1, routed)           0.000    20.185    alu_inst/mem_in_b[1]_i_2_n_0
    SLICE_X53Y25         MUXF7 (Prop_muxf7_I0_O)      0.212    20.397 r  alu_inst/mem_in_b_reg[1]_i_1/O
                         net (fo=3, routed)           0.661    21.058    alu_inst_n_6
    SLICE_X50Y22         FDRE                                         r  mem_in_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.379ns  (logic 6.787ns (35.023%)  route 12.592ns (64.977%))
  Logic Levels:           24  (CARRY4=13 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.586     3.042    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.166 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.185     3.351    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.475 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.253     4.728    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.852 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.606     5.458    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.984 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.984    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.255 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.344     7.599    alu_inst/data3[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.373     7.972 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.972    alu_inst/i___211_carry_i_48_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.505 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.505    alu_inst/i___211_carry_i_38_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.622    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.779 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.222    10.002    alu_inst/data3[5]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.332    10.334 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.334    alu_inst/i___211_carry_i_45_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.867 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.867    alu_inst/i___211_carry_i_30_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.984 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.984    alu_inst/i___211_carry_i_27_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.141 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.413    12.553    alu_inst/data3[4]
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.332    12.885 r  alu_inst/i___211_carry_i_33/O
                         net (fo=1, routed)           0.000    12.885    alu_inst/i___211_carry_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.435 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.444    alu_inst/i___211_carry_i_16_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.601 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.082    14.684    alu_inst/data3[3]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    15.013 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.013    alu_inst/i___211_carry_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.546 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.546    alu_inst/i___211_carry_i_11_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.663 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    15.672    alu_inst/i___211_carry_i_8_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.829 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.568    17.397    alu_inst/data3[2]
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.332    17.729 f  alu_inst/mem_in_b[2]_i_4/O
                         net (fo=1, routed)           0.766    18.495    alu_inst/mem_in_b[2]_i_4_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124    18.619 r  alu_inst/mem_in_b[2]_i_2/O
                         net (fo=1, routed)           0.000    18.619    alu_inst/mem_in_b[2]_i_2_n_0
    SLICE_X48Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    18.831 r  alu_inst/mem_in_b_reg[2]_i_1/O
                         net (fo=3, routed)           0.547    19.379    alu_inst_n_5
    SLICE_X48Y22         FDRE                                         r  mem_in_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[2]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.373ns  (logic 6.787ns (35.034%)  route 12.586ns (64.966%))
  Logic Levels:           24  (CARRY4=13 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.586     3.042    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.166 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.185     3.351    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.475 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.253     4.728    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.852 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.606     5.458    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.984 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.984    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.255 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.344     7.599    alu_inst/data3[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.373     7.972 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.972    alu_inst/i___211_carry_i_48_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.505 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.505    alu_inst/i___211_carry_i_38_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.622    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.779 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.222    10.002    alu_inst/data3[5]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.332    10.334 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.334    alu_inst/i___211_carry_i_45_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.867 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.867    alu_inst/i___211_carry_i_30_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.984 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.984    alu_inst/i___211_carry_i_27_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.141 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.413    12.553    alu_inst/data3[4]
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.332    12.885 r  alu_inst/i___211_carry_i_33/O
                         net (fo=1, routed)           0.000    12.885    alu_inst/i___211_carry_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.435 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.444    alu_inst/i___211_carry_i_16_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.601 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.082    14.684    alu_inst/data3[3]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    15.013 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.013    alu_inst/i___211_carry_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.546 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.546    alu_inst/i___211_carry_i_11_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.663 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    15.672    alu_inst/i___211_carry_i_8_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.829 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.568    17.397    alu_inst/data3[2]
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.332    17.729 f  alu_inst/mem_in_b[2]_i_4/O
                         net (fo=1, routed)           0.766    18.495    alu_inst/mem_in_b[2]_i_4_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124    18.619 r  alu_inst/mem_in_b[2]_i_2/O
                         net (fo=1, routed)           0.000    18.619    alu_inst/mem_in_b[2]_i_2_n_0
    SLICE_X48Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    18.831 r  alu_inst/mem_in_b_reg[2]_i_1/O
                         net (fo=3, routed)           0.542    19.373    alu_inst_n_5
    SLICE_X48Y22         FDRE                                         r  mem_in_b_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[2]_rep__0/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.183ns  (logic 6.787ns (35.380%)  route 12.396ns (64.620%))
  Logic Levels:           24  (CARRY4=13 FDRE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.586     3.042    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.166 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.185     3.351    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.475 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.253     4.728    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.852 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.606     5.458    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.984 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.984    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.255 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.344     7.599    alu_inst/data3[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.373     7.972 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.972    alu_inst/i___211_carry_i_48_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.505 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.505    alu_inst/i___211_carry_i_38_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.622    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.779 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.222    10.002    alu_inst/data3[5]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.332    10.334 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.334    alu_inst/i___211_carry_i_45_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.867 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.867    alu_inst/i___211_carry_i_30_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.984 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.984    alu_inst/i___211_carry_i_27_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.141 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.413    12.553    alu_inst/data3[4]
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.332    12.885 r  alu_inst/i___211_carry_i_33/O
                         net (fo=1, routed)           0.000    12.885    alu_inst/i___211_carry_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.435 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.444    alu_inst/i___211_carry_i_16_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.601 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          1.082    14.684    alu_inst/data3[3]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.329    15.013 r  alu_inst/i___211_carry_i_26/O
                         net (fo=1, routed)           0.000    15.013    alu_inst/i___211_carry_i_26_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.546 r  alu_inst/i___211_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000    15.546    alu_inst/i___211_carry_i_11_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.663 r  alu_inst/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.009    15.672    alu_inst/i___211_carry_i_8_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.829 r  alu_inst/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          1.568    17.397    alu_inst/data3[2]
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.332    17.729 f  alu_inst/mem_in_b[2]_i_4/O
                         net (fo=1, routed)           0.766    18.495    alu_inst/mem_in_b[2]_i_4_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I4_O)        0.124    18.619 r  alu_inst/mem_in_b[2]_i_2/O
                         net (fo=1, routed)           0.000    18.619    alu_inst/mem_in_b[2]_i_2_n_0
    SLICE_X48Y23         MUXF7 (Prop_muxf7_I0_O)      0.212    18.831 r  alu_inst/mem_in_b_reg[2]_i_1/O
                         net (fo=3, routed)           0.352    19.183    alu_inst_n_5
    SLICE_X48Y22         FDRE                                         r  mem_in_b_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_in_c_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem_in_b_reg[3]_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.668ns  (logic 5.648ns (33.885%)  route 11.020ns (66.115%))
  Logic Levels:           20  (CARRY4=10 FDRE=1 LUT2=1 LUT3=3 LUT4=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDRE                         0.000     0.000 r  ex_in_c_reg[1]/C
    SLICE_X58Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ex_in_c_reg[1]/Q
                         net (fo=34, routed)          2.586     3.042    alu_inst/tmp0_inferred__3/i__carry_0[1]
    SLICE_X52Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.166 f  alu_inst/i___7_carry__0_i_9/O
                         net (fo=4, routed)           0.185     3.351    alu_inst/i___7_carry__0_i_9_n_0
    SLICE_X52Y28         LUT4 (Prop_lut4_I2_O)        0.124     3.475 r  alu_inst/i___7_carry_i_9/O
                         net (fo=14, routed)          1.253     4.728    alu_inst/i___7_carry__1_i_1_n_0
    SLICE_X52Y29         LUT2 (Prop_lut2_I1_O)        0.124     4.852 r  alu_inst/i___7_carry__0_i_4/O
                         net (fo=1, routed)           0.606     5.458    alu_inst/i___7_carry__0_i_4_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.984 r  alu_inst/tmp0_inferred__2/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.984    alu_inst/tmp0_inferred__2/i___7_carry__0_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.255 r  alu_inst/tmp0_inferred__2/i___7_carry__1/CO[0]
                         net (fo=12, routed)          1.344     7.599    alu_inst/data3[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.373     7.972 r  alu_inst/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.972    alu_inst/i___211_carry_i_48_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.505 r  alu_inst/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.505    alu_inst/i___211_carry_i_38_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.622 r  alu_inst/mem_in_b_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.622    alu_inst/mem_in_b_reg[5]_i_6_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.779 r  alu_inst/mem_in_b_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          1.222    10.002    alu_inst/data3[5]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.332    10.334 r  alu_inst/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000    10.334    alu_inst/i___211_carry_i_45_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.867 r  alu_inst/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.867    alu_inst/i___211_carry_i_30_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.984 r  alu_inst/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.984    alu_inst/i___211_carry_i_27_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.141 r  alu_inst/mem_in_b_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          1.413    12.553    alu_inst/data3[4]
    SLICE_X55Y24         LUT3 (Prop_lut3_I0_O)        0.332    12.885 r  alu_inst/i___211_carry_i_33/O
                         net (fo=1, routed)           0.000    12.885    alu_inst/i___211_carry_i_33_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.435 r  alu_inst/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.009    13.444    alu_inst/i___211_carry_i_16_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.601 r  alu_inst/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.855    14.456    alu_inst/data3[3]
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.329    14.785 f  alu_inst/mem_in_b[3]_i_4/O
                         net (fo=1, routed)           1.005    15.790    alu_inst/mem_in_b[3]_i_4_n_0
    SLICE_X49Y22         LUT6 (Prop_lut6_I4_O)        0.124    15.914 r  alu_inst/mem_in_b[3]_i_2/O
                         net (fo=1, routed)           0.000    15.914    alu_inst/mem_in_b[3]_i_2_n_0
    SLICE_X49Y22         MUXF7 (Prop_muxf7_I0_O)      0.212    16.126 r  alu_inst/mem_in_b_reg[3]_i_1/O
                         net (fo=3, routed)           0.542    16.668    alu_inst_n_4
    SLICE_X48Y21         FDRE                                         r  mem_in_b_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_in_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_inst/regs_reg[25][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.128ns (58.523%)  route 0.091ns (41.477%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  mem_in_b_reg[7]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mem_in_b_reg[7]/Q
                         net (fo=88, routed)          0.091     0.219    ram_inst/Q[7]
    SLICE_X49Y21         FDRE                                         r  ram_inst/regs_reg[25][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 di_in_a_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_a_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.128ns (55.264%)  route 0.104ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE                         0.000     0.000 r  di_in_a_reg[2]/C
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  di_in_a_reg[2]/Q
                         net (fo=1, routed)           0.104     0.232    di_in_a[2]
    SLICE_X59Y28         FDRE                                         r  ex_in_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_inst/regs_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ex_in_c_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE                         0.000     0.000 r  registers_inst/regs_reg[2][2]/C
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  registers_inst/regs_reg[2][2]/Q
                         net (fo=2, routed)           0.070     0.211    registers_inst/regs_reg[2][2]
    SLICE_X58Y24         LUT5 (Prop_lut5_I2_O)        0.045     0.256 r  registers_inst/ex_in_c[2]_i_1/O
                         net (fo=1, routed)           0.000     0.256    register_b[2]
    SLICE_X58Y24         FDRE                                         r  ex_in_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_fetched_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  rom_inst/dout_reg[10]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/dout_reg[10]/Q
                         net (fo=2, routed)           0.124     0.265    rom_inst_n_17
    SLICE_X60Y27         FDRE                                         r  rom_fetched_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_fetched_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE                         0.000     0.000 r  rom_inst/dout_reg[19]/C
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/dout_reg[19]/Q
                         net (fo=2, routed)           0.130     0.271    rom_inst_n_12
    SLICE_X62Y28         FDRE                                         r  rom_fetched_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_fetched_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.035%)  route 0.130ns (47.965%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE                         0.000     0.000 r  rom_inst/dout_reg[9]/C
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/dout_reg[9]/Q
                         net (fo=2, routed)           0.130     0.271    rom_inst_n_18
    SLICE_X62Y28         FDRE                                         r  rom_fetched_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rom_inst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rom_fetched_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.855%)  route 0.131ns (48.145%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  rom_inst/dout_reg[21]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rom_inst/dout_reg[21]/Q
                         net (fo=2, routed)           0.131     0.272    rom_inst_n_10
    SLICE_X62Y28         FDRE                                         r  rom_fetched_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_in_b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_inst/regs_reg[18][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.339%)  route 0.134ns (48.661%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE                         0.000     0.000 r  mem_in_b_reg[0]/C
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_in_b_reg[0]/Q
                         net (fo=67, routed)          0.134     0.275    ram_inst/Q[0]
    SLICE_X52Y21         FDRE                                         r  ram_inst/regs_reg[18][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_in_b_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_inst/regs_reg[28][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.128ns (44.997%)  route 0.156ns (55.003%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE                         0.000     0.000 r  mem_in_b_reg[7]/C
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mem_in_b_reg[7]/Q
                         net (fo=88, routed)          0.156     0.284    ram_inst/Q[7]
    SLICE_X49Y20         FDRE                                         r  ram_inst/regs_reg[28][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_in_b_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ram_inst/regs_reg[234][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.518%)  route 0.144ns (50.482%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y14         FDRE                         0.000     0.000 r  mem_in_b_reg[4]_rep__0/C
    SLICE_X48Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mem_in_b_reg[4]_rep__0/Q
                         net (fo=86, routed)          0.144     0.285    ram_inst/regs_reg[165][7]_0[1]
    SLICE_X51Y14         FDRE                                         r  ram_inst/regs_reg[234][4]/D
  -------------------------------------------------------------------    -------------------





