0|10000|Public
25|$|Processor chip (microprocessor or <b>central</b> <b>processing</b> <b>unit).</b>|$|R
5000|$|... 4569017 Duplex <b>central</b> <b>processing</b> <b>unit</b> {{synchronization}} circuit ...|$|R
5000|$|OpenRISC - {{a highly}} {{configurable}} RISC <b>central</b> <b>processing</b> <b>unit</b> ...|$|R
5000|$|Amber (processor core) - an ARM-compatible RISC <b>central</b> <b>processing</b> <b>unit</b> ...|$|R
5000|$|P5 (microarchitecture), a {{fifth-generation}} <b>central</b> <b>processing</b> <b>unit</b> {{introduced in}} 1993 ...|$|R
5000|$|Thermal Monitoring 1, a {{computer}} <b>central</b> <b>processing</b> <b>unit</b> thermal control ...|$|R
30|$|An 8 or 16 bit {{microprocessor}} as <b>central</b> <b>processing</b> <b>unit</b> (CPU).|$|R
5000|$|REX520 <b>central</b> <b>processing</b> <b>unit</b> (also {{known as}} the DC520 or [...] "P-chip") ...|$|R
40|$|A {{method and}} {{apparatus}} for achieving fault tolerance {{in a computer}} system having at least a first <b>central</b> <b>processing</b> <b>unit</b> and a second <b>central</b> <b>processing</b> <b>unit.</b> The method comprises the steps of first executing a first algorithm in the first <b>central</b> <b>processing</b> <b>unit</b> on input which produces a first output {{as well as a}} certification trail. Next, executing a second algorithm in the second <b>central</b> <b>processing</b> <b>unit</b> on the input and on at least a portion of the certification trail which produces a second output. The second algorithm has a faster execution time than the first algorithm for a given input. Then, comparing the first and second outputs such that an error result is produced if the first and second outputs are not the same. The step of executing a first algorithm and the step of executing a second algorithm preferably takes place over essentially the same time period...|$|R
50|$|Cloud {{computing}} {{can involve}} subdividing CPU operation into virtual <b>central</b> <b>processing</b> <b>units</b> (vCPUs).|$|R
50|$|The {{hardware}} registers {{inside a}} <b>central</b> <b>processing</b> <b>unit</b> (CPU) are called processor registers.|$|R
5000|$|R800 (CPU), the <b>central</b> <b>processing</b> <b>unit</b> {{used in the}} MSX Turbo-R home {{computer}} ...|$|R
5000|$|VIA C4, {{a planned}} design of <b>central</b> <b>processing</b> <b>unit</b> for a {{personal}} computer ...|$|R
5000|$|CoreMark - {{measures}} {{the performance of}} <b>central</b> <b>processing</b> <b>units</b> (CPU) used in embedded systems ...|$|R
50|$|<b>Central</b> <b>processing</b> <b>unit</b> power {{dissipation}} or CPU {{power dissipation}} {{is the process}} in which <b>central</b> <b>processing</b> <b>units</b> (CPUs) consume electrical energy, and dissipate this energy both {{by the action of}} the switching devices contained in the CPU (such as transistors or vacuum tubes) and by the energy lost in the form of heat due to the impedance of the electronic circuits.|$|R
5000|$|... #Caption: A {{part of an}} IBM T42 laptop motherboard. CPU: <b>Central</b> <b>processing</b> <b>unit.</b> NB: Northbridge. GPU: Graphics <b>processing</b> <b>unit.</b> SB: Southbridge.|$|R
50|$|Apple {{designed}} 32-bit ARMv7 based {{application processor}} APL0778 as the <b>central</b> <b>processing</b> <b>unit</b> (CPU), with an integrated PowerVR SGX543 graphics <b>processing</b> <b>unit</b> (GPU).|$|R
50|$|This {{reduced the}} {{processing}} {{load on the}} host computer's <b>central</b> <b>processing</b> <b>unit</b> and dramatically increased system throughput.|$|R
5000|$|Machine {{language}} or machine code, {{a set of}} instructions executed directly by a computer's <b>central</b> <b>processing</b> <b>unit</b> ...|$|R
5000|$|... <b>central</b> <b>processing</b> <b>unit</b> - {{ranging from}} small and simple 4-bit {{processors}} to complex 32-bit or 64-bit processors ...|$|R
40|$|This paper {{presents}} the parallel computing {{implementation of the}} MitISEM algorithm, labeled Parallel MitISEM. The basic MitISEM algorithm provides an automatic and flexible method to approximate a non-elliptical target density using adaptive mixtures of Student-t densities, where only a kernel of the target density is required. The approximation {{can be used as}} a candidate density in Importance Sampling or Metropolis Hastings methods for Bayesian inference on model parameters and probabilities. We present and discuss four canonical econometric models using a Graphics <b>Processing</b> <b>Unit</b> and a multi-core <b>Central</b> <b>Processing</b> <b>Unit</b> version of the MitISEM algorithm. The results show that the parallelization of the MitISEM algorithm on Graphics <b>Processing</b> <b>Units</b> and multi-core <b>Central</b> <b>Processing</b> <b>Units</b> is straightforward and fast to program using MATLAB. Moreover the speed performance of the Graphics <b>Processing</b> <b>Unit</b> version is much higher than the <b>Central</b> <b>Processing</b> <b>Unit</b> one...|$|R
50|$|The VIA C7 is an x86 <b>central</b> <b>processing</b> <b>unit</b> {{designed}} by Centaur Technology and sold by VIA Technologies.|$|R
50|$|The ND-100 series had a microcoded <b>central</b> <b>processing</b> <b>unit,</b> with {{downloadable}} microcode, and {{was considered}} a CISC processor.|$|R
5000|$|The <b>central</b> <b>processing</b> <b>unit</b> (CPU), {{which is}} the most {{important}} because it controls the other computer system components ...|$|R
50|$|Desmond is also {{available}} in a graphics <b>processing</b> <b>unit</b> (GPU) accelerated version that is about 60-80 {{times faster than the}} <b>central</b> <b>processing</b> <b>unit</b> (CPU) version.|$|R
3000|$|... [...]. The module is {{equipped}} with a low-power 32 -bit reduced instruction set computer (RISC) <b>central</b> <b>processing</b> <b>unit</b> (CPU)[25].|$|R
5000|$|Direct {{connection}} to the 1131 <b>Central</b> <b>Processing</b> <b>Unit</b> {{by means of the}} 1132 Printer Attachment and an Expansion Adapter.|$|R
5000|$|... #Caption: A {{part of an}} IBM T42 laptop motherboard, {{with the}} {{following}} labels: CPU (<b>central</b> <b>processing</b> <b>unit),</b> NB (northbridge), GPU (graphics <b>processing</b> <b>unit),</b> and SB (southbridge).|$|R
50|$|FeiTeng (飞腾, fēiténg) is {{the name}} of several {{computer}} <b>central</b> <b>processing</b> <b>units</b> designed and produced in China for supercomputing applications.|$|R
50|$|Mobile phones have <b>central</b> <b>processing</b> <b>units</b> (CPUs), {{similar to}} those in computers, but {{optimised}} to operate in low power environments.|$|R
40|$|Processor, {{also known}} as <b>Central</b> <b>Processing</b> <b>Unit,</b> is a portion of {{computer}} system that carries specific instructions of a computer program to perform basic operations. The CPU is {{heart and soul of}} any design. MIPS is an instruction set which stands for Million Instructions Per Second, is a rating of a <b>Central</b> <b>Processing</b> <b>Unit</b> (CPU) that represents number of low-level machine code instructions a processor executes in one second. (See more in text. ...|$|R
5000|$|In a computer's <b>central</b> <b>processing</b> <b>unit</b> (CPU), an {{accumulator}} is {{a register}} in which intermediate arithmetic and logic results are stored.|$|R
25|$|For its <b>central</b> <b>processing</b> <b>unit</b> (CPU), the NES uses an 8-bit {{microprocessor}} {{produced by}} Ricoh {{based on a}} MOS Technology 6502 core.|$|R
50|$|Order Code Processor (OCP) is a {{term used}} in ICL 2900 Series and ICL Series 39 {{machines}} for <b>central</b> <b>processing</b> <b>unit</b> (CPU).|$|R
50|$|The Central Control Complex {{comprises}} the <b>Central</b> <b>Processing</b> <b>Unit</b> (CPU), Program Store (PS), Data Store (DS) and the Central Message Controller (CMC).|$|R
5000|$|HD64180, the Hitachi {{variant of}} the Z80 <b>central</b> <b>processing</b> <b>unit</b> (CPU), and is an {{embedded}} microprocessor with built-in memory management unit (MMU).|$|R
