read_verilog ../top.v
synth_intel -family u
write_verilog synth.v
