<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RegisterOperands Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegisterOperands.html">RegisterOperands</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1RegisterOperands-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::RegisterOperands Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>List of registers defined and used by a machine instruction.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="RegisterPressure_8h_source.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a74e0a918c9705f23a1e5b66f68cc97e9" id="r_a74e0a918c9705f23a1e5b66f68cc97e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a74e0a918c9705f23a1e5b66f68cc97e9">collect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classbool.html">bool</a> TrackLaneMasks, <a class="el" href="classbool.html">bool</a> IgnoreDead)</td></tr>
<tr class="memdesc:a74e0a918c9705f23a1e5b66f68cc97e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the given instruction <code>MI</code> and fill in the Uses, Defs and DeadDefs list based on the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a> flags.  <br /></td></tr>
<tr class="separator:a74e0a918c9705f23a1e5b66f68cc97e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee6dacd4d30da478f3ad67f7fc27142" id="r_acee6dacd4d30da478f3ad67f7fc27142"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acee6dacd4d30da478f3ad67f7fc27142">detectDeadDefs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS)</td></tr>
<tr class="memdesc:acee6dacd4d30da478f3ad67f7fc27142"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> liveness information to find dead defs not marked with a dead flag and move them to the DeadDefs vector.  <br /></td></tr>
<tr class="separator:acee6dacd4d30da478f3ad67f7fc27142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8affa4b2a934ff08aa04e63253a00126" id="r_a8affa4b2a934ff08aa04e63253a00126"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8affa4b2a934ff08aa04e63253a00126">adjustLaneLiveness</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Pos, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AddFlagsMI=nullptr)</td></tr>
<tr class="memdesc:a8affa4b2a934ff08aa04e63253a00126"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> liveness information to find out which uses/defs are partially undefined/dead and adjust the RegisterMaskPairs accordingly.  <br /></td></tr>
<tr class="separator:a8affa4b2a934ff08aa04e63253a00126"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af93b1da9a838f4c845d1a521c3729ae2" id="r_af93b1da9a838f4c845d1a521c3729ae2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af93b1da9a838f4c845d1a521c3729ae2">Uses</a></td></tr>
<tr class="memdesc:af93b1da9a838f4c845d1a521c3729ae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of virtual registers and register units read by the instruction.  <br /></td></tr>
<tr class="separator:af93b1da9a838f4c845d1a521c3729ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff67cb6e7389e1858b0120c7c4faf463" id="r_aff67cb6e7389e1858b0120c7c4faf463"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aff67cb6e7389e1858b0120c7c4faf463">Defs</a></td></tr>
<tr class="memdesc:aff67cb6e7389e1858b0120c7c4faf463"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of virtual registers and register units defined by the instruction which are not dead.  <br /></td></tr>
<tr class="separator:aff67cb6e7389e1858b0120c7c4faf463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b1b1163b44b46b447527ace4d519d8" id="r_aa4b1b1163b44b46b447527ace4d519d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa4b1b1163b44b46b447527ace4d519d8">DeadDefs</a></td></tr>
<tr class="memdesc:aa4b1b1163b44b46b447527ace4d519d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of virtual registers and register units defined by the instruction but dead.  <br /></td></tr>
<tr class="separator:aa4b1b1163b44b46b447527ace4d519d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>List of registers defined and used by a machine instruction. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8h_source.html#l00166">166</a> of file <a class="el" href="RegisterPressure_8h_source.html">RegisterPressure.h</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="a8affa4b2a934ff08aa04e63253a00126" name="a8affa4b2a934ff08aa04e63253a00126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8affa4b2a934ff08aa04e63253a00126">&#9670;&#160;</a></span>adjustLaneLiveness()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterOperands::adjustLaneLiveness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LIS</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SlotIndex.html">SlotIndex</a></td>          <td class="paramname"><span class="paramname"><em>Pos</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</td>          <td class="paramname"><span class="paramname"><em>AddFlagsMI</em></span><span class="paramdefsep"> = </span><span class="paramdefval">nullptr</span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> liveness information to find out which uses/defs are partially undefined/dead and adjust the RegisterMaskPairs accordingly. </p>
<p>If <code>AddFlagsMI</code> is given then missing read-undef and dead flags will be added to the instruction. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8cpp_source.html#l00598">598</a> of file <a class="el" href="RegisterPressure_8cpp_source.html">RegisterPressure.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterPressure_8h_source.html#l00175">DeadDefs</a>, <a class="el" href="RegisterPressure_8h_source.html#l00172">Defs</a>, <a class="el" href="SlotIndexes_8h_source.html#l00224">llvm::SlotIndex::getBaseIndex()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00242">llvm::SlotIndex::getDeadSlot()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00449">getLiveLanesAt()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LaneBitmask_8h_source.html#l00052">llvm::LaneBitmask::none()</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02135">llvm::MachineInstr::setRegisterDefReadUndef()</a>, and <a class="el" href="RegisterPressure_8h_source.html#l00169">Uses</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00939">llvm::RegPressureTracker::advance()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00739">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01284">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01034">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00865">llvm::RegPressureTracker::recede()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01303">llvm::GCNSchedStage::revertScheduling()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01651">llvm::ScheduleDAGMILive::scheduleMI()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00351">llvm::GCNIterativeScheduler::scheduleRegion()</a>.</p>

</div>
</div>
<a id="a74e0a918c9705f23a1e5b66f68cc97e9" name="a74e0a918c9705f23a1e5b66f68cc97e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e0a918c9705f23a1e5b66f68cc97e9">&#9670;&#160;</a></span>collect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterOperands::collect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>TrackLaneMasks</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IgnoreDead</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analyze the given instruction <code>MI</code> and fill in the Uses, Defs and DeadDefs list based on the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a> flags. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8cpp_source.html#l00567">567</a> of file <a class="el" href="RegisterPressure_8cpp_source.html">RegisterPressure.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegUsageInfoCollector_8cpp_source.html#l00073">Collector</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01928">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00939">llvm::RegPressureTracker::advance()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00739">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01284">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01034">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00865">llvm::RegPressureTracker::recede()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01303">llvm::GCNSchedStage::revertScheduling()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01651">llvm::ScheduleDAGMILive::scheduleMI()</a>, <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00351">llvm::GCNIterativeScheduler::scheduleRegion()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l00596">llvm::PPCInstrInfo::shouldReduceRegisterPressure()</a>.</p>

</div>
</div>
<a id="acee6dacd4d30da478f3ad67f7fc27142" name="acee6dacd4d30da478f3ad67f7fc27142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee6dacd4d30da478f3ad67f7fc27142">&#9670;&#160;</a></span>detectDeadDefs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterOperands::detectDeadDefs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LIS</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users.">Use</a> liveness information to find dead defs not marked with a dead flag and move them to the DeadDefs vector. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8cpp_source.html#l00578">578</a> of file <a class="el" href="RegisterPressure_8cpp_source.html">RegisterPressure.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterPressure_8h_source.html#l00175">DeadDefs</a>, <a class="el" href="RegisterPressure_8h_source.html#l00172">Defs</a>, <a class="el" href="LiveIntervals_8h_source.html#l00237">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00237">getLiveRange()</a>, <a class="el" href="LiveInterval_8h_source.html#l00117">llvm::LiveQueryResult::isDeadDef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00113">MI</a>, and <a class="el" href="LiveInterval_8h_source.html#l00542">llvm::LiveRange::Query()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l01034">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00865">llvm::RegPressureTracker::recede()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l01303">llvm::GCNSchedStage::revertScheduling()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01651">llvm::ScheduleDAGMILive::scheduleMI()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="aa4b1b1163b44b46b447527ace4d519d8" name="aa4b1b1163b44b46b447527ace4d519d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b1b1163b44b46b447527ace4d519d8">&#9670;&#160;</a></span>DeadDefs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8&gt; llvm::RegisterOperands::DeadDefs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of virtual registers and register units defined by the instruction but dead. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8h_source.html#l00175">175</a> of file <a class="el" href="RegisterPressure_8h_source.html">RegisterPressure.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00598">adjustLaneLiveness()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00888">llvm::RegPressureTracker::advance()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01284">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01034">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00578">detectDeadDefs()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00756">llvm::RegPressureTracker::recede()</a>.</p>

</div>
</div>
<a id="aff67cb6e7389e1858b0120c7c4faf463" name="aff67cb6e7389e1858b0120c7c4faf463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff67cb6e7389e1858b0120c7c4faf463">&#9670;&#160;</a></span>Defs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8&gt; llvm::RegisterOperands::Defs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of virtual registers and register units defined by the instruction which are not dead. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8h_source.html#l00172">172</a> of file <a class="el" href="RegisterPressure_8h_source.html">RegisterPressure.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00650">llvm::PressureDiffs::addInstruction()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00598">adjustLaneLiveness()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00888">llvm::RegPressureTracker::advance()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01284">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01034">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00578">detectDeadDefs()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00756">llvm::RegPressureTracker::recede()</a>.</p>

</div>
</div>
<a id="af93b1da9a838f4c845d1a521c3729ae2" name="af93b1da9a838f4c845d1a521c3729ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93b1da9a838f4c845d1a521c3729ae2">&#9670;&#160;</a></span>Uses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8&gt; llvm::RegisterOperands::Uses</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of virtual registers and register units read by the instruction. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8h_source.html#l00169">169</a> of file <a class="el" href="RegisterPressure_8h_source.html">RegisterPressure.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00650">llvm::PressureDiffs::addInstruction()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00598">adjustLaneLiveness()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00888">llvm::RegPressureTracker::advance()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01284">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01034">llvm::RegPressureTracker::bumpUpwardPressure()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00756">llvm::RegPressureTracker::recede()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="RegisterPressure_8h_source.html">RegisterPressure.h</a></li>
<li>lib/CodeGen/<a class="el" href="RegisterPressure_8cpp_source.html">RegisterPressure.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:58:50 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
