

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Dec  3 04:38:42 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.724 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    27935|    27935| 0.279 ms | 0.279 ms |  27935|  27935|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+------+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolve_40_40_5_s_fu_249  |convolve_40_40_5_s  |     2425|     2425| 24.250 us | 24.250 us |  2425|  2425|   none  |
        |grp_relu_40_40_s_fu_256        |relu_40_40_s        |     1641|     1641| 16.410 us | 16.410 us |  1641|  1641|   none  |
        |grp_upsample_20_20_2_s_fu_263  |upsample_20_20_2_s  |      802|      802|  8.020 us |  8.020 us |   802|   802|   none  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     2040|     2040|       102|          -|          -|    20|    no    |
        | + Loop 1.1      |      100|      100|         5|          -|          -|    20|    no    |
        |  ++ Loop 1.1.1  |        3|        3|         1|          -|          -|     3|    no    |
        |- Loop 2         |    12880|    12880|       322|          -|          -|    40|    no    |
        | + Loop 2.1      |      320|      320|         8|          -|          -|    40|    no    |
        |  ++ Loop 2.1.1  |        6|        6|         2|          -|          -|     3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     194|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|     18|   64277|  235046|    0|
|Memory           |       15|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     834|    -|
|Register         |        -|      -|     151|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       15|     18|   64428|  236074|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      280|    220|  106400|   53200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        5|      8|      60|     443|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+-------+-------+--------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-------------------------------+--------------------+---------+-------+-------+--------+-----+
    |grp_convolve_40_40_5_s_fu_249  |convolve_40_40_5_s  |        0|     18|  60232|  229588|    0|
    |dut_mux_32_20_1_1_U17          |dut_mux_32_20_1_1   |        0|      0|      0|      15|    0|
    |grp_relu_40_40_s_fu_256        |relu_40_40_s        |        0|      0|   3391|    3172|    0|
    |grp_upsample_20_20_2_s_fu_263  |upsample_20_20_2_s  |        0|      0|    654|    2271|    0|
    +-------------------------------+--------------------+---------+-------+-------+--------+-----+
    |Total                          |                    |        0|     18|  64277|  235046|    0|
    +-------------------------------+--------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_image_0_V_U      |dut_input_image_0_V   |        2|  0|   0|    0|   400|   20|     1|         8000|
    |input_image_1_V_U      |dut_input_image_0_V   |        2|  0|   0|    0|   400|   20|     1|         8000|
    |input_image_2_V_U      |dut_input_image_0_V   |        2|  0|   0|    0|   400|   20|     1|         8000|
    |output_image_0_V_as_U  |dut_output_image_b7t  |        3|  0|   0|    0|  1600|   20|     1|        32000|
    |output_image_1_V_as_U  |dut_output_image_b7t  |        3|  0|   0|    0|  1600|   20|     1|        32000|
    |output_image_2_V_as_U  |dut_output_image_b7t  |        3|  0|   0|    0|  1600|   20|     1|        32000|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                      |       15|  0|   0|    0|  6000|  120|     6|       120000|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln176_1_fu_413_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln176_fu_391_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln203_50_fu_331_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln203_fu_309_p2     |     +    |      0|  0|  14|          10|          10|
    |c_1_fu_403_p2           |     +    |      0|  0|  15|           6|           1|
    |c_fu_321_p2             |     +    |      0|  0|  15|           5|           1|
    |chan_1_fu_349_p2        |     +    |      0|  0|  10|           2|           1|
    |chan_fu_431_p2          |     +    |      0|  0|  10|           2|           1|
    |r_1_fu_361_p2           |     +    |      0|  0|  15|           6|           1|
    |r_fu_279_p2             |     +    |      0|  0|  15|           5|           1|
    |ap_block_state4         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_1_fu_315_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln22_2_fu_343_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln22_fu_273_p2     |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln28_1_fu_397_p2   |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln28_2_fu_425_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln28_fu_355_p2     |   icmp   |      0|  0|  11|           6|           6|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 194|          97|          77|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  105|         22|    1|         22|
    |c15_0_reg_226                 |    9|          2|    6|         12|
    |c_0_reg_193                   |    9|          2|    5|         10|
    |chan16_0_reg_237              |    9|          2|    2|          4|
    |chan_0_reg_204                |    9|          2|    2|          4|
    |input_image_0_V_address0      |   15|          3|    9|         27|
    |input_image_0_V_ce0           |   15|          3|    1|          3|
    |input_image_0_V_ce1           |    9|          2|    1|          2|
    |input_image_1_V_address0      |   15|          3|    9|         27|
    |input_image_1_V_ce0           |   15|          3|    1|          3|
    |input_image_1_V_ce1           |    9|          2|    1|          2|
    |input_image_2_V_address0      |   15|          3|    9|         27|
    |input_image_2_V_ce0           |   15|          3|    1|          3|
    |input_image_2_V_ce1           |    9|          2|    1|          2|
    |output_image_0_V_as_address0  |   27|          5|   11|         55|
    |output_image_0_V_as_address1  |   21|          4|   11|         44|
    |output_image_0_V_as_ce0       |   27|          5|    1|          5|
    |output_image_0_V_as_ce1       |   21|          4|    1|          4|
    |output_image_0_V_as_d0        |   21|          4|   20|         80|
    |output_image_0_V_as_d1        |   21|          4|   20|         80|
    |output_image_0_V_as_we0       |   21|          4|    1|          4|
    |output_image_0_V_as_we1       |   21|          4|    1|          4|
    |output_image_1_V_as_address0  |   27|          5|   11|         55|
    |output_image_1_V_as_address1  |   21|          4|   11|         44|
    |output_image_1_V_as_ce0       |   27|          5|    1|          5|
    |output_image_1_V_as_ce1       |   21|          4|    1|          4|
    |output_image_1_V_as_d0        |   21|          4|   20|         80|
    |output_image_1_V_as_d1        |   21|          4|   20|         80|
    |output_image_1_V_as_we0       |   21|          4|    1|          4|
    |output_image_1_V_as_we1       |   21|          4|    1|          4|
    |output_image_2_V_as_address0  |   27|          5|   11|         55|
    |output_image_2_V_as_address1  |   21|          4|   11|         44|
    |output_image_2_V_as_ce0       |   27|          5|    1|          5|
    |output_image_2_V_as_ce1       |   21|          4|    1|          4|
    |output_image_2_V_as_d0        |   21|          4|   20|         80|
    |output_image_2_V_as_d1        |   21|          4|   20|         80|
    |output_image_2_V_as_we0       |   21|          4|    1|          4|
    |output_image_2_V_as_we1       |   21|          4|    1|          4|
    |r14_0_reg_215                 |    9|          2|    6|         12|
    |r_0_reg_182                   |    9|          2|    5|         10|
    |strm_in_V_V_blk_n             |    9|          2|    1|          2|
    |strm_out_V_V_blk_n            |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  834|        164|  260|       1002|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add_ln176_reg_502                           |   9|   0|   12|          3|
    |add_ln203_reg_458                           |   8|   0|   10|          2|
    |ap_CS_fsm                                   |  21|   0|   21|          0|
    |c15_0_reg_226                               |   6|   0|    6|          0|
    |c_0_reg_193                                 |   5|   0|    5|          0|
    |c_1_reg_510                                 |   6|   0|    6|          0|
    |c_reg_466                                   |   5|   0|    5|          0|
    |chan16_0_reg_237                            |   2|   0|    2|          0|
    |chan_0_reg_204                              |   2|   0|    2|          0|
    |chan_reg_533                                |   2|   0|    2|          0|
    |grp_convolve_40_40_5_s_fu_249_ap_start_reg  |   1|   0|    1|          0|
    |grp_relu_40_40_s_fu_256_ap_start_reg        |   1|   0|    1|          0|
    |grp_upsample_20_20_2_s_fu_263_ap_start_reg  |   1|   0|    1|          0|
    |input_image_0_V_add_reg_471                 |   9|   0|    9|          0|
    |input_image_1_V_add_reg_476                 |   9|   0|    9|          0|
    |input_image_2_V_add_reg_481                 |   9|   0|    9|          0|
    |output_image_0_V_as_1_reg_515               |  11|   0|   11|          0|
    |output_image_1_V_as_1_reg_520               |  11|   0|   11|          0|
    |output_image_2_V_as_1_reg_525               |  11|   0|   11|          0|
    |r14_0_reg_215                               |   6|   0|    6|          0|
    |r_0_reg_182                                 |   5|   0|    5|          0|
    |r_1_reg_497                                 |   6|   0|    6|          0|
    |r_reg_453                                   |   5|   0|    5|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 151|   0|  156|          5|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   20|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   20|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

