// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fft2DKernel_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_inData_0_0_0_0_0_dout,
        p_inData_0_0_0_0_0_empty_n,
        p_inData_0_0_0_0_0_read,
        p_inData_0_0_0_0_01_dout,
        p_inData_0_0_0_0_01_empty_n,
        p_inData_0_0_0_0_01_read,
        p_inData_0_0_0_0_02_dout,
        p_inData_0_0_0_0_02_empty_n,
        p_inData_0_0_0_0_02_read,
        p_inData_0_0_0_0_03_dout,
        p_inData_0_0_0_0_03_empty_n,
        p_inData_0_0_0_0_03_read,
        p_inData_0_1_0_0_0_dout,
        p_inData_0_1_0_0_0_empty_n,
        p_inData_0_1_0_0_0_read,
        p_inData_0_1_0_0_04_dout,
        p_inData_0_1_0_0_04_empty_n,
        p_inData_0_1_0_0_04_read,
        p_inData_0_1_0_0_05_dout,
        p_inData_0_1_0_0_05_empty_n,
        p_inData_0_1_0_0_05_read,
        p_inData_0_1_0_0_06_dout,
        p_inData_0_1_0_0_06_empty_n,
        p_inData_0_1_0_0_06_read,
        p_outData_0_0_0_0_0_din,
        p_outData_0_0_0_0_0_full_n,
        p_outData_0_0_0_0_0_write,
        p_outData_0_0_0_0_07_din,
        p_outData_0_0_0_0_07_full_n,
        p_outData_0_0_0_0_07_write,
        p_outData_0_0_0_0_08_din,
        p_outData_0_0_0_0_08_full_n,
        p_outData_0_0_0_0_08_write,
        p_outData_0_0_0_0_09_din,
        p_outData_0_0_0_0_09_full_n,
        p_outData_0_0_0_0_09_write,
        p_outData_0_1_0_0_0_din,
        p_outData_0_1_0_0_0_full_n,
        p_outData_0_1_0_0_0_write,
        p_outData_0_1_0_0_010_din,
        p_outData_0_1_0_0_010_full_n,
        p_outData_0_1_0_0_010_write,
        p_outData_0_1_0_0_011_din,
        p_outData_0_1_0_0_011_full_n,
        p_outData_0_1_0_0_011_write,
        p_outData_0_1_0_0_012_din,
        p_outData_0_1_0_0_012_full_n,
        p_outData_0_1_0_0_012_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] p_inData_0_0_0_0_0_dout;
input   p_inData_0_0_0_0_0_empty_n;
output   p_inData_0_0_0_0_0_read;
input  [31:0] p_inData_0_0_0_0_01_dout;
input   p_inData_0_0_0_0_01_empty_n;
output   p_inData_0_0_0_0_01_read;
input  [31:0] p_inData_0_0_0_0_02_dout;
input   p_inData_0_0_0_0_02_empty_n;
output   p_inData_0_0_0_0_02_read;
input  [31:0] p_inData_0_0_0_0_03_dout;
input   p_inData_0_0_0_0_03_empty_n;
output   p_inData_0_0_0_0_03_read;
input  [31:0] p_inData_0_1_0_0_0_dout;
input   p_inData_0_1_0_0_0_empty_n;
output   p_inData_0_1_0_0_0_read;
input  [31:0] p_inData_0_1_0_0_04_dout;
input   p_inData_0_1_0_0_04_empty_n;
output   p_inData_0_1_0_0_04_read;
input  [31:0] p_inData_0_1_0_0_05_dout;
input   p_inData_0_1_0_0_05_empty_n;
output   p_inData_0_1_0_0_05_read;
input  [31:0] p_inData_0_1_0_0_06_dout;
input   p_inData_0_1_0_0_06_empty_n;
output   p_inData_0_1_0_0_06_read;
output  [31:0] p_outData_0_0_0_0_0_din;
input   p_outData_0_0_0_0_0_full_n;
output   p_outData_0_0_0_0_0_write;
output  [31:0] p_outData_0_0_0_0_07_din;
input   p_outData_0_0_0_0_07_full_n;
output   p_outData_0_0_0_0_07_write;
output  [31:0] p_outData_0_0_0_0_08_din;
input   p_outData_0_0_0_0_08_full_n;
output   p_outData_0_0_0_0_08_write;
output  [31:0] p_outData_0_0_0_0_09_din;
input   p_outData_0_0_0_0_09_full_n;
output   p_outData_0_0_0_0_09_write;
output  [31:0] p_outData_0_1_0_0_0_din;
input   p_outData_0_1_0_0_0_full_n;
output   p_outData_0_1_0_0_0_write;
output  [31:0] p_outData_0_1_0_0_010_din;
input   p_outData_0_1_0_0_010_full_n;
output   p_outData_0_1_0_0_010_write;
output  [31:0] p_outData_0_1_0_0_011_din;
input   p_outData_0_1_0_0_011_full_n;
output   p_outData_0_1_0_0_011_write;
output  [31:0] p_outData_0_1_0_0_012_din;
input   p_outData_0_1_0_0_012_full_n;
output   p_outData_0_1_0_0_012_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_inData_0_0_0_0_0_read;
reg p_inData_0_0_0_0_01_read;
reg p_inData_0_0_0_0_02_read;
reg p_inData_0_0_0_0_03_read;
reg p_inData_0_1_0_0_0_read;
reg p_inData_0_1_0_0_04_read;
reg p_inData_0_1_0_0_05_read;
reg p_inData_0_1_0_0_06_read;
reg p_outData_0_0_0_0_0_write;
reg p_outData_0_0_0_0_07_write;
reg p_outData_0_0_0_0_08_write;
reg p_outData_0_0_0_0_09_write;
reg p_outData_0_1_0_0_0_write;
reg p_outData_0_1_0_0_010_write;
reg p_outData_0_1_0_0_011_write;
reg p_outData_0_1_0_0_012_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [1:0] digitReverseBuff_M_real_V_0_address0;
reg    digitReverseBuff_M_real_V_0_ce0;
reg    digitReverseBuff_M_real_V_0_we0;
wire   [31:0] digitReverseBuff_M_real_V_0_q0;
reg   [1:0] digitReverseBuff_M_real_V_1_address0;
reg    digitReverseBuff_M_real_V_1_ce0;
reg    digitReverseBuff_M_real_V_1_we0;
wire   [31:0] digitReverseBuff_M_real_V_1_q0;
reg   [1:0] digitReverseBuff_M_real_V_2_address0;
reg    digitReverseBuff_M_real_V_2_ce0;
reg    digitReverseBuff_M_real_V_2_we0;
wire   [31:0] digitReverseBuff_M_real_V_2_q0;
reg   [1:0] digitReverseBuff_M_real_V_3_address0;
reg    digitReverseBuff_M_real_V_3_ce0;
reg    digitReverseBuff_M_real_V_3_we0;
wire   [31:0] digitReverseBuff_M_real_V_3_q0;
reg   [1:0] digitReverseBuff_M_imag_V_0_address0;
reg    digitReverseBuff_M_imag_V_0_ce0;
reg    digitReverseBuff_M_imag_V_0_we0;
wire   [31:0] digitReverseBuff_M_imag_V_0_q0;
reg   [1:0] digitReverseBuff_M_imag_V_1_address0;
reg    digitReverseBuff_M_imag_V_1_ce0;
reg    digitReverseBuff_M_imag_V_1_we0;
wire   [31:0] digitReverseBuff_M_imag_V_1_q0;
reg   [1:0] digitReverseBuff_M_imag_V_2_address0;
reg    digitReverseBuff_M_imag_V_2_ce0;
reg    digitReverseBuff_M_imag_V_2_we0;
wire   [31:0] digitReverseBuff_M_imag_V_2_q0;
reg   [1:0] digitReverseBuff_M_imag_V_3_address0;
reg    digitReverseBuff_M_imag_V_3_ce0;
reg    digitReverseBuff_M_imag_V_3_we0;
wire   [31:0] digitReverseBuff_M_imag_V_3_q0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_start;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_done;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_idle;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_ready;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_0_read;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_0_read;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_01_read;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_04_read;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_02_read;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_05_read;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_03_read;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_06_read;
wire   [1:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_address0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_ce0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_we0;
wire   [31:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_d0;
wire   [1:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_address0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_ce0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_we0;
wire   [31:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_d0;
wire   [1:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_address0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_ce0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_we0;
wire   [31:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_d0;
wire   [1:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_address0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_ce0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_we0;
wire   [31:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_d0;
wire   [1:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_address0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_ce0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_we0;
wire   [31:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_d0;
wire   [1:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_address0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_ce0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_we0;
wire   [31:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_d0;
wire   [1:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_address0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_ce0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_we0;
wire   [31:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_d0;
wire   [1:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_address0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_ce0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_we0;
wire   [31:0] grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_d0;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_ext_blocking_n;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_str_blocking_n;
wire    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_int_blocking_n;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_start;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_done;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_idle;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_ready;
wire   [31:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_0_din;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_0_write;
wire   [31:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_0_din;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_0_write;
wire   [31:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_07_din;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_07_write;
wire   [31:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_010_din;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_010_write;
wire   [31:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_08_din;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_08_write;
wire   [31:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_011_din;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_011_write;
wire   [31:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_09_din;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_09_write;
wire   [31:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_012_din;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_012_write;
wire   [1:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real_address0;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real_ce0;
wire   [1:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real1_address0;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real1_ce0;
wire   [1:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real2_address0;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real2_ce0;
wire   [1:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real3_address0;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real3_ce0;
wire   [1:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag_address0;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag_ce0;
wire   [1:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag4_address0;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag4_ce0;
wire   [1:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag5_address0;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag5_ce0;
wire   [1:0] grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag6_address0;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag6_ce0;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_ext_blocking_n;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_str_blocking_n;
wire    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_int_blocking_n;
reg    grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_start_reg;
reg    ap_block_state1_ignore_call26;
wire    ap_CS_fsm_state2;
reg    grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [3:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_wait_1;
reg    ap_sub_ext_blocking_1;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_sub_str_blocking_1;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
reg    ap_sub_int_blocking_1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_start_reg = 1'b0;
#0 grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_start_reg = 1'b0;
end

fft2DKernel_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_dibml #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
digitReverseBuff_M_real_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_real_V_0_address0),
    .ce0(digitReverseBuff_M_real_V_0_ce0),
    .we0(digitReverseBuff_M_real_V_0_we0),
    .d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_d0),
    .q0(digitReverseBuff_M_real_V_0_q0)
);

fft2DKernel_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_dibml #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
digitReverseBuff_M_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_real_V_1_address0),
    .ce0(digitReverseBuff_M_real_V_1_ce0),
    .we0(digitReverseBuff_M_real_V_1_we0),
    .d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_d0),
    .q0(digitReverseBuff_M_real_V_1_q0)
);

fft2DKernel_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_dibml #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
digitReverseBuff_M_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_real_V_2_address0),
    .ce0(digitReverseBuff_M_real_V_2_ce0),
    .we0(digitReverseBuff_M_real_V_2_we0),
    .d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_d0),
    .q0(digitReverseBuff_M_real_V_2_q0)
);

fft2DKernel_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_dibml #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
digitReverseBuff_M_real_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_real_V_3_address0),
    .ce0(digitReverseBuff_M_real_V_3_ce0),
    .we0(digitReverseBuff_M_real_V_3_we0),
    .d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_d0),
    .q0(digitReverseBuff_M_real_V_3_q0)
);

fft2DKernel_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_dibml #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
digitReverseBuff_M_imag_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_imag_V_0_address0),
    .ce0(digitReverseBuff_M_imag_V_0_ce0),
    .we0(digitReverseBuff_M_imag_V_0_we0),
    .d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_d0),
    .q0(digitReverseBuff_M_imag_V_0_q0)
);

fft2DKernel_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_dibml #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
digitReverseBuff_M_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_imag_V_1_address0),
    .ce0(digitReverseBuff_M_imag_V_1_ce0),
    .we0(digitReverseBuff_M_imag_V_1_we0),
    .d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_d0),
    .q0(digitReverseBuff_M_imag_V_1_q0)
);

fft2DKernel_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_dibml #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
digitReverseBuff_M_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_imag_V_2_address0),
    .ce0(digitReverseBuff_M_imag_V_2_ce0),
    .we0(digitReverseBuff_M_imag_V_2_we0),
    .d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_d0),
    .q0(digitReverseBuff_M_imag_V_2_q0)
);

fft2DKernel_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_dibml #(
    .DataWidth( 32 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
digitReverseBuff_M_imag_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(digitReverseBuff_M_imag_V_3_address0),
    .ce0(digitReverseBuff_M_imag_V_3_ce0),
    .we0(digitReverseBuff_M_imag_V_3_we0),
    .d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_d0),
    .q0(digitReverseBuff_M_imag_V_3_q0)
);

fft2DKernel_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_start),
    .ap_done(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_done),
    .ap_idle(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_idle),
    .ap_ready(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_ready),
    .p_inData_0_0_0_0_0_dout(p_inData_0_0_0_0_0_dout),
    .p_inData_0_0_0_0_0_empty_n(p_inData_0_0_0_0_0_empty_n),
    .p_inData_0_0_0_0_0_read(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_0_read),
    .p_inData_0_1_0_0_0_dout(p_inData_0_1_0_0_0_dout),
    .p_inData_0_1_0_0_0_empty_n(p_inData_0_1_0_0_0_empty_n),
    .p_inData_0_1_0_0_0_read(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_0_read),
    .p_inData_0_0_0_0_01_dout(p_inData_0_0_0_0_01_dout),
    .p_inData_0_0_0_0_01_empty_n(p_inData_0_0_0_0_01_empty_n),
    .p_inData_0_0_0_0_01_read(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_01_read),
    .p_inData_0_1_0_0_04_dout(p_inData_0_1_0_0_04_dout),
    .p_inData_0_1_0_0_04_empty_n(p_inData_0_1_0_0_04_empty_n),
    .p_inData_0_1_0_0_04_read(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_04_read),
    .p_inData_0_0_0_0_02_dout(p_inData_0_0_0_0_02_dout),
    .p_inData_0_0_0_0_02_empty_n(p_inData_0_0_0_0_02_empty_n),
    .p_inData_0_0_0_0_02_read(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_02_read),
    .p_inData_0_1_0_0_05_dout(p_inData_0_1_0_0_05_dout),
    .p_inData_0_1_0_0_05_empty_n(p_inData_0_1_0_0_05_empty_n),
    .p_inData_0_1_0_0_05_read(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_05_read),
    .p_inData_0_0_0_0_03_dout(p_inData_0_0_0_0_03_dout),
    .p_inData_0_0_0_0_03_empty_n(p_inData_0_0_0_0_03_empty_n),
    .p_inData_0_0_0_0_03_read(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_03_read),
    .p_inData_0_1_0_0_06_dout(p_inData_0_1_0_0_06_dout),
    .p_inData_0_1_0_0_06_empty_n(p_inData_0_1_0_0_06_empty_n),
    .p_inData_0_1_0_0_06_read(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_06_read),
    .p_digitReseversedOutputBuff_M_real_address0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_address0),
    .p_digitReseversedOutputBuff_M_real_ce0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_ce0),
    .p_digitReseversedOutputBuff_M_real_we0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_we0),
    .p_digitReseversedOutputBuff_M_real_d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_d0),
    .p_digitReseversedOutputBuff_M_real7_address0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_address0),
    .p_digitReseversedOutputBuff_M_real7_ce0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_ce0),
    .p_digitReseversedOutputBuff_M_real7_we0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_we0),
    .p_digitReseversedOutputBuff_M_real7_d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_d0),
    .p_digitReseversedOutputBuff_M_real8_address0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_address0),
    .p_digitReseversedOutputBuff_M_real8_ce0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_ce0),
    .p_digitReseversedOutputBuff_M_real8_we0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_we0),
    .p_digitReseversedOutputBuff_M_real8_d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_d0),
    .p_digitReseversedOutputBuff_M_real9_address0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_address0),
    .p_digitReseversedOutputBuff_M_real9_ce0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_ce0),
    .p_digitReseversedOutputBuff_M_real9_we0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_we0),
    .p_digitReseversedOutputBuff_M_real9_d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_d0),
    .p_digitReseversedOutputBuff_M_imag_address0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_address0),
    .p_digitReseversedOutputBuff_M_imag_ce0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_ce0),
    .p_digitReseversedOutputBuff_M_imag_we0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_we0),
    .p_digitReseversedOutputBuff_M_imag_d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_d0),
    .p_digitReseversedOutputBuff_M_imag10_address0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_address0),
    .p_digitReseversedOutputBuff_M_imag10_ce0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_ce0),
    .p_digitReseversedOutputBuff_M_imag10_we0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_we0),
    .p_digitReseversedOutputBuff_M_imag10_d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_d0),
    .p_digitReseversedOutputBuff_M_imag11_address0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_address0),
    .p_digitReseversedOutputBuff_M_imag11_ce0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_ce0),
    .p_digitReseversedOutputBuff_M_imag11_we0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_we0),
    .p_digitReseversedOutputBuff_M_imag11_d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_d0),
    .p_digitReseversedOutputBuff_M_imag12_address0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_address0),
    .p_digitReseversedOutputBuff_M_imag12_ce0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_ce0),
    .p_digitReseversedOutputBuff_M_imag12_we0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_we0),
    .p_digitReseversedOutputBuff_M_imag12_d0(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_d0),
    .ap_ext_blocking_n(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_str_blocking_n),
    .ap_int_blocking_n(grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_int_blocking_n)
);

fft2DKernel_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_start),
    .ap_done(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_done),
    .ap_idle(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_idle),
    .ap_ready(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_ready),
    .p_outData_0_0_0_0_0_din(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_0_din),
    .p_outData_0_0_0_0_0_full_n(p_outData_0_0_0_0_0_full_n),
    .p_outData_0_0_0_0_0_write(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_0_write),
    .p_outData_0_1_0_0_0_din(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_0_din),
    .p_outData_0_1_0_0_0_full_n(p_outData_0_1_0_0_0_full_n),
    .p_outData_0_1_0_0_0_write(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_0_write),
    .p_outData_0_0_0_0_07_din(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_07_din),
    .p_outData_0_0_0_0_07_full_n(p_outData_0_0_0_0_07_full_n),
    .p_outData_0_0_0_0_07_write(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_07_write),
    .p_outData_0_1_0_0_010_din(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_010_din),
    .p_outData_0_1_0_0_010_full_n(p_outData_0_1_0_0_010_full_n),
    .p_outData_0_1_0_0_010_write(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_010_write),
    .p_outData_0_0_0_0_08_din(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_08_din),
    .p_outData_0_0_0_0_08_full_n(p_outData_0_0_0_0_08_full_n),
    .p_outData_0_0_0_0_08_write(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_08_write),
    .p_outData_0_1_0_0_011_din(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_011_din),
    .p_outData_0_1_0_0_011_full_n(p_outData_0_1_0_0_011_full_n),
    .p_outData_0_1_0_0_011_write(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_011_write),
    .p_outData_0_0_0_0_09_din(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_09_din),
    .p_outData_0_0_0_0_09_full_n(p_outData_0_0_0_0_09_full_n),
    .p_outData_0_0_0_0_09_write(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_09_write),
    .p_outData_0_1_0_0_012_din(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_012_din),
    .p_outData_0_1_0_0_012_full_n(p_outData_0_1_0_0_012_full_n),
    .p_outData_0_1_0_0_012_write(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_012_write),
    .p_digitReseversedOutputBuff_M_real_address0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real_address0),
    .p_digitReseversedOutputBuff_M_real_ce0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real_ce0),
    .p_digitReseversedOutputBuff_M_real_q0(digitReverseBuff_M_real_V_0_q0),
    .p_digitReseversedOutputBuff_M_real1_address0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real1_address0),
    .p_digitReseversedOutputBuff_M_real1_ce0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real1_ce0),
    .p_digitReseversedOutputBuff_M_real1_q0(digitReverseBuff_M_real_V_1_q0),
    .p_digitReseversedOutputBuff_M_real2_address0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real2_address0),
    .p_digitReseversedOutputBuff_M_real2_ce0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real2_ce0),
    .p_digitReseversedOutputBuff_M_real2_q0(digitReverseBuff_M_real_V_2_q0),
    .p_digitReseversedOutputBuff_M_real3_address0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real3_address0),
    .p_digitReseversedOutputBuff_M_real3_ce0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real3_ce0),
    .p_digitReseversedOutputBuff_M_real3_q0(digitReverseBuff_M_real_V_3_q0),
    .p_digitReseversedOutputBuff_M_imag_address0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag_address0),
    .p_digitReseversedOutputBuff_M_imag_ce0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag_ce0),
    .p_digitReseversedOutputBuff_M_imag_q0(digitReverseBuff_M_imag_V_0_q0),
    .p_digitReseversedOutputBuff_M_imag4_address0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag4_address0),
    .p_digitReseversedOutputBuff_M_imag4_ce0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag4_ce0),
    .p_digitReseversedOutputBuff_M_imag4_q0(digitReverseBuff_M_imag_V_1_q0),
    .p_digitReseversedOutputBuff_M_imag5_address0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag5_address0),
    .p_digitReseversedOutputBuff_M_imag5_ce0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag5_ce0),
    .p_digitReseversedOutputBuff_M_imag5_q0(digitReverseBuff_M_imag_V_2_q0),
    .p_digitReseversedOutputBuff_M_imag6_address0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag6_address0),
    .p_digitReseversedOutputBuff_M_imag6_ce0(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag6_ce0),
    .p_digitReseversedOutputBuff_M_imag6_q0(digitReverseBuff_M_imag_V_3_q0),
    .ap_ext_blocking_n(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_str_blocking_n),
    .ap_int_blocking_n(grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_int_blocking_n)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_start_reg <= 1'b1;
        end else if ((grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_ready == 1'b1)) begin
            grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_start_reg <= 1'b1;
        end else if ((grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_ready == 1'b1)) begin
            grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_ext_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1))) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_int_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1))) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_1 & ap_sub_str_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1))) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_1 = 1'b1;
    end else begin
        ap_sub_ext_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_1 = 1'b1;
    end else begin
        ap_sub_int_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_1 = 1'b1;
    end else begin
        ap_sub_str_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state2 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state4 == ap_CS_fsm)) begin
        ap_wait_1 = 1'b1;
    end else begin
        ap_wait_1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_V_0_address0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_0_address0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_address0;
    end else begin
        digitReverseBuff_M_imag_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_V_0_ce0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_0_ce0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_ce0;
    end else begin
        digitReverseBuff_M_imag_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_0_we0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag_we0;
    end else begin
        digitReverseBuff_M_imag_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_V_1_address0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag4_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_1_address0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_address0;
    end else begin
        digitReverseBuff_M_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_V_1_ce0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_1_ce0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_ce0;
    end else begin
        digitReverseBuff_M_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_1_we0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag10_we0;
    end else begin
        digitReverseBuff_M_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_V_2_address0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag5_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_2_address0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_address0;
    end else begin
        digitReverseBuff_M_imag_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_V_2_ce0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_2_ce0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_ce0;
    end else begin
        digitReverseBuff_M_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_2_we0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag11_we0;
    end else begin
        digitReverseBuff_M_imag_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_V_3_address0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag6_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_3_address0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_address0;
    end else begin
        digitReverseBuff_M_imag_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_imag_V_3_ce0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_imag6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_3_ce0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_ce0;
    end else begin
        digitReverseBuff_M_imag_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_imag_V_3_we0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_imag12_we0;
    end else begin
        digitReverseBuff_M_imag_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_V_0_address0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_0_address0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_address0;
    end else begin
        digitReverseBuff_M_real_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_V_0_ce0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_0_ce0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_ce0;
    end else begin
        digitReverseBuff_M_real_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_0_we0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real_we0;
    end else begin
        digitReverseBuff_M_real_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_V_1_address0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_1_address0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_address0;
    end else begin
        digitReverseBuff_M_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_V_1_ce0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_1_ce0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_ce0;
    end else begin
        digitReverseBuff_M_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_1_we0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real7_we0;
    end else begin
        digitReverseBuff_M_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_V_2_address0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_2_address0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_address0;
    end else begin
        digitReverseBuff_M_real_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_V_2_ce0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_2_ce0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_ce0;
    end else begin
        digitReverseBuff_M_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_2_we0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real8_we0;
    end else begin
        digitReverseBuff_M_real_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_V_3_address0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_3_address0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_address0;
    end else begin
        digitReverseBuff_M_real_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        digitReverseBuff_M_real_V_3_ce0 = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_digitReseversedOutputBuff_M_real3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_3_ce0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_ce0;
    end else begin
        digitReverseBuff_M_real_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        digitReverseBuff_M_real_V_3_we0 = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_digitReseversedOutputBuff_M_real9_we0;
    end else begin
        digitReverseBuff_M_real_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_inData_0_0_0_0_01_read = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_01_read;
    end else begin
        p_inData_0_0_0_0_01_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_inData_0_0_0_0_02_read = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_02_read;
    end else begin
        p_inData_0_0_0_0_02_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_inData_0_0_0_0_03_read = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_03_read;
    end else begin
        p_inData_0_0_0_0_03_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_inData_0_0_0_0_0_read = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_0_0_0_0_read;
    end else begin
        p_inData_0_0_0_0_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_inData_0_1_0_0_04_read = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_04_read;
    end else begin
        p_inData_0_1_0_0_04_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_inData_0_1_0_0_05_read = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_05_read;
    end else begin
        p_inData_0_1_0_0_05_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_inData_0_1_0_0_06_read = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_06_read;
    end else begin
        p_inData_0_1_0_0_06_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_inData_0_1_0_0_0_read = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_p_inData_0_1_0_0_0_read;
    end else begin
        p_inData_0_1_0_0_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_outData_0_0_0_0_07_write = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_07_write;
    end else begin
        p_outData_0_0_0_0_07_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_outData_0_0_0_0_08_write = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_08_write;
    end else begin
        p_outData_0_0_0_0_08_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_outData_0_0_0_0_09_write = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_09_write;
    end else begin
        p_outData_0_0_0_0_09_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_outData_0_0_0_0_0_write = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_0_write;
    end else begin
        p_outData_0_0_0_0_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_outData_0_1_0_0_010_write = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_010_write;
    end else begin
        p_outData_0_1_0_0_010_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_outData_0_1_0_0_011_write = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_011_write;
    end else begin
        p_outData_0_1_0_0_011_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_outData_0_1_0_0_012_write = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_012_write;
    end else begin
        p_outData_0_1_0_0_012_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_outData_0_1_0_0_0_write = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_0_write;
    end else begin
        p_outData_0_1_0_0_0_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call26 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & 1'b1);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & 1'b1);

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_start = grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90_ap_start_reg;

assign grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_start = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_ap_start_reg;

assign p_outData_0_0_0_0_07_din = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_07_din;

assign p_outData_0_0_0_0_08_din = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_08_din;

assign p_outData_0_0_0_0_09_din = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_09_din;

assign p_outData_0_0_0_0_0_din = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_0_0_0_0_din;

assign p_outData_0_1_0_0_010_din = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_010_din;

assign p_outData_0_1_0_0_011_din = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_011_din;

assign p_outData_0_1_0_0_012_din = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_012_din;

assign p_outData_0_1_0_0_0_din = grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126_p_outData_0_1_0_0_0_din;

endmodule //fft2DKernel_digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86
