
*** Running vivado
    with args -log design_1_axi_gpio_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_gpio_0_0.tcl

WARNING: [Common 17-306] Update version (2017.4_AR70530) does not match product version (2017.3).

****** Vivado v2017.3_AR70530 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axi_gpio_0_0.tcl -notrace
CRITICAL WARNING: [Board 49-63] Problem parsing preset file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zcu102/3.0/preset.xml,
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 734.461 ; gain = 0.000
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (8#1) [c:/hdl_projects/avnet_paper/avnet_paper.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:85]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 734.461 ; gain = 0.000
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 734.461 ; gain = 0.000
INFO: [Device 21-403] Loading part xczu3eg-sfva625-1-i
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1253.859 ; gain = 0.004
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:26 . Memory (MB): peak = 1253.859 ; gain = 519.398
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:26 . Memory (MB): peak = 1253.859 ; gain = 519.398
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:26 . Memory (MB): peak = 1253.859 ; gain = 519.398
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:27 . Memory (MB): peak = 1253.859 ; gain = 519.398
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 1253.859 ; gain = 519.398
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:24 . Memory (MB): peak = 2057.172 ; gain = 1322.711
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:24 . Memory (MB): peak = 2076.707 ; gain = 1342.246
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:24 . Memory (MB): peak = 2077.988 ; gain = 1343.527
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 2077.988 ; gain = 1343.527
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 2077.988 ; gain = 1343.527
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 2077.988 ; gain = 1343.527
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 2077.988 ; gain = 1343.527
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 2077.988 ; gain = 1343.527
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 2077.988 ; gain = 1343.527

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    10|
|3     |LUT3 |     8|
|4     |LUT4 |     4|
|5     |LUT5 |    30|
|6     |LUT6 |     3|
|7     |FDR  |    32|
|8     |FDRE |    84|
|9     |FDSE |    16|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:27 . Memory (MB): peak = 2077.988 ; gain = 1343.527
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:30 . Memory (MB): peak = 2094.605 ; gain = 1360.145
