import{b as a,o as s,w as u,g as e,ac as l,v as i,x as m,C as t}from"./modules/vue-BiwMqzBv.js";import{I as c}from"./slidev/default-yGexhThf.js";import{u as p,f as d}from"./slidev/context-CLgY44DS.js";import"./index-CkmoxE0J.js";import"./modules/shiki-AFTa2M7U.js";const k={__name:"slides.md__slidev_38",setup(f){const{$clicksContext:n,$frontmatter:o}=p();return n.setup(),(_,r)=>(s(),a(c,i(m(t(d)(t(o),37))),{default:u(()=>r[0]||(r[0]=[e("h1",null,"Bibliography",-1),e("p",null,"Reference manuals",-1),e("p",null,[e("strong",null,"STMicroelectronics"),l(", "),e("em",null,[e("a",{href:"https://www.st.com/resource/en/reference_manual/rm0456-stm32u5-series-armbased-32bit-mcus-stmicroelectronics.pdf",target:"_blank"},"STM32U5 Series based on ArmÂ®-based 32-bit MCUs")])],-1),e("ul",null,[e("li",null,[l("Chapter 2 - "),e("em",null,"Memory and Bus architecture"),e("ul",null,[e("li",null,[l("Section 2.3 - "),e("em",null,"Memory organization")])])]),e("li",null,[l("Chapter 11 - "),e("em",null,"Reset and Clock Control"),e("ul",null,[e("li",null,[l("Subsection 11.4.24 - "),e("em",null,"Peripherals clock gating and autonomous mode")])])]),e("li",null,[l("Chapter 13 - "),e("em",null,"General-purpose I/Os (GPIO)")])],-1)])),_:1},16))}};export{k as default};
