INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Finger_Leader/Desktop/hardware/hardwareSynthesisDesign/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/hazard_57inst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_57inst
