
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//look_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400e20 <.init>:
  400e20:	stp	x29, x30, [sp, #-16]!
  400e24:	mov	x29, sp
  400e28:	bl	401100 <ferror@plt+0x60>
  400e2c:	ldp	x29, x30, [sp], #16
  400e30:	ret

Disassembly of section .plt:

0000000000400e40 <_exit@plt-0x20>:
  400e40:	stp	x16, x30, [sp, #-16]!
  400e44:	adrp	x16, 412000 <ferror@plt+0x10f60>
  400e48:	ldr	x17, [x16, #4088]
  400e4c:	add	x16, x16, #0xff8
  400e50:	br	x17
  400e54:	nop
  400e58:	nop
  400e5c:	nop

0000000000400e60 <_exit@plt>:
  400e60:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400e64:	ldr	x17, [x16]
  400e68:	add	x16, x16, #0x0
  400e6c:	br	x17

0000000000400e70 <strlen@plt>:
  400e70:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400e74:	ldr	x17, [x16, #8]
  400e78:	add	x16, x16, #0x8
  400e7c:	br	x17

0000000000400e80 <fputs@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400e84:	ldr	x17, [x16, #16]
  400e88:	add	x16, x16, #0x10
  400e8c:	br	x17

0000000000400e90 <exit@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400e94:	ldr	x17, [x16, #24]
  400e98:	add	x16, x16, #0x18
  400e9c:	br	x17

0000000000400ea0 <dup@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ea4:	ldr	x17, [x16, #32]
  400ea8:	add	x16, x16, #0x20
  400eac:	br	x17

0000000000400eb0 <__cxa_atexit@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400eb4:	ldr	x17, [x16, #40]
  400eb8:	add	x16, x16, #0x28
  400ebc:	br	x17

0000000000400ec0 <fputc@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ec4:	ldr	x17, [x16, #48]
  400ec8:	add	x16, x16, #0x30
  400ecc:	br	x17

0000000000400ed0 <fileno@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ed4:	ldr	x17, [x16, #56]
  400ed8:	add	x16, x16, #0x38
  400edc:	br	x17

0000000000400ee0 <malloc@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ee4:	ldr	x17, [x16, #64]
  400ee8:	add	x16, x16, #0x40
  400eec:	br	x17

0000000000400ef0 <open@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ef4:	ldr	x17, [x16, #72]
  400ef8:	add	x16, x16, #0x48
  400efc:	br	x17

0000000000400f00 <strncmp@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f04:	ldr	x17, [x16, #80]
  400f08:	add	x16, x16, #0x50
  400f0c:	br	x17

0000000000400f10 <bindtextdomain@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f14:	ldr	x17, [x16, #88]
  400f18:	add	x16, x16, #0x58
  400f1c:	br	x17

0000000000400f20 <__libc_start_main@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f24:	ldr	x17, [x16, #96]
  400f28:	add	x16, x16, #0x60
  400f2c:	br	x17

0000000000400f30 <close@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f34:	ldr	x17, [x16, #104]
  400f38:	add	x16, x16, #0x68
  400f3c:	br	x17

0000000000400f40 <__gmon_start__@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f44:	ldr	x17, [x16, #112]
  400f48:	add	x16, x16, #0x70
  400f4c:	br	x17

0000000000400f50 <abort@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f54:	ldr	x17, [x16, #120]
  400f58:	add	x16, x16, #0x78
  400f5c:	br	x17

0000000000400f60 <access@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f64:	ldr	x17, [x16, #128]
  400f68:	add	x16, x16, #0x80
  400f6c:	br	x17

0000000000400f70 <textdomain@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f74:	ldr	x17, [x16, #136]
  400f78:	add	x16, x16, #0x88
  400f7c:	br	x17

0000000000400f80 <getopt_long@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f84:	ldr	x17, [x16, #144]
  400f88:	add	x16, x16, #0x90
  400f8c:	br	x17

0000000000400f90 <warn@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f94:	ldr	x17, [x16, #152]
  400f98:	add	x16, x16, #0x98
  400f9c:	br	x17

0000000000400fa0 <__ctype_b_loc@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400fa4:	ldr	x17, [x16, #160]
  400fa8:	add	x16, x16, #0xa0
  400fac:	br	x17

0000000000400fb0 <mmap@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400fb4:	ldr	x17, [x16, #168]
  400fb8:	add	x16, x16, #0xa8
  400fbc:	br	x17

0000000000400fc0 <free@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400fc4:	ldr	x17, [x16, #176]
  400fc8:	add	x16, x16, #0xb0
  400fcc:	br	x17

0000000000400fd0 <strncasecmp@plt>:
  400fd0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400fd4:	ldr	x17, [x16, #184]
  400fd8:	add	x16, x16, #0xb8
  400fdc:	br	x17

0000000000400fe0 <strchr@plt>:
  400fe0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400fe4:	ldr	x17, [x16, #192]
  400fe8:	add	x16, x16, #0xc0
  400fec:	br	x17

0000000000400ff0 <fflush@plt>:
  400ff0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ff4:	ldr	x17, [x16, #200]
  400ff8:	add	x16, x16, #0xc8
  400ffc:	br	x17

0000000000401000 <warnx@plt>:
  401000:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401004:	ldr	x17, [x16, #208]
  401008:	add	x16, x16, #0xd0
  40100c:	br	x17

0000000000401010 <__fxstat@plt>:
  401010:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401014:	ldr	x17, [x16, #216]
  401018:	add	x16, x16, #0xd8
  40101c:	br	x17

0000000000401020 <dcgettext@plt>:
  401020:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401024:	ldr	x17, [x16, #224]
  401028:	add	x16, x16, #0xe0
  40102c:	br	x17

0000000000401030 <printf@plt>:
  401030:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401034:	ldr	x17, [x16, #232]
  401038:	add	x16, x16, #0xe8
  40103c:	br	x17

0000000000401040 <__errno_location@plt>:
  401040:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401044:	ldr	x17, [x16, #240]
  401048:	add	x16, x16, #0xf0
  40104c:	br	x17

0000000000401050 <getenv@plt>:
  401050:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401054:	ldr	x17, [x16, #248]
  401058:	add	x16, x16, #0xf8
  40105c:	br	x17

0000000000401060 <putchar@plt>:
  401060:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401064:	ldr	x17, [x16, #256]
  401068:	add	x16, x16, #0x100
  40106c:	br	x17

0000000000401070 <fprintf@plt>:
  401070:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401074:	ldr	x17, [x16, #264]
  401078:	add	x16, x16, #0x108
  40107c:	br	x17

0000000000401080 <err@plt>:
  401080:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401084:	ldr	x17, [x16, #272]
  401088:	add	x16, x16, #0x110
  40108c:	br	x17

0000000000401090 <setlocale@plt>:
  401090:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401094:	ldr	x17, [x16, #280]
  401098:	add	x16, x16, #0x118
  40109c:	br	x17

00000000004010a0 <ferror@plt>:
  4010a0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  4010a4:	ldr	x17, [x16, #288]
  4010a8:	add	x16, x16, #0x120
  4010ac:	br	x17

Disassembly of section .text:

00000000004010b0 <.text>:
  4010b0:	mov	x29, #0x0                   	// #0
  4010b4:	mov	x30, #0x0                   	// #0
  4010b8:	mov	x5, x0
  4010bc:	ldr	x1, [sp]
  4010c0:	add	x2, sp, #0x8
  4010c4:	mov	x6, sp
  4010c8:	movz	x0, #0x0, lsl #48
  4010cc:	movk	x0, #0x0, lsl #32
  4010d0:	movk	x0, #0x40, lsl #16
  4010d4:	movk	x0, #0x1200
  4010d8:	movz	x3, #0x0, lsl #48
  4010dc:	movk	x3, #0x0, lsl #32
  4010e0:	movk	x3, #0x40, lsl #16
  4010e4:	movk	x3, #0x1b28
  4010e8:	movz	x4, #0x0, lsl #48
  4010ec:	movk	x4, #0x0, lsl #32
  4010f0:	movk	x4, #0x40, lsl #16
  4010f4:	movk	x4, #0x1ba8
  4010f8:	bl	400f20 <__libc_start_main@plt>
  4010fc:	bl	400f50 <abort@plt>
  401100:	adrp	x0, 412000 <ferror@plt+0x10f60>
  401104:	ldr	x0, [x0, #4064]
  401108:	cbz	x0, 401110 <ferror@plt+0x70>
  40110c:	b	400f40 <__gmon_start__@plt>
  401110:	ret
  401114:	adrp	x0, 413000 <ferror@plt+0x11f60>
  401118:	add	x0, x0, #0x138
  40111c:	adrp	x1, 413000 <ferror@plt+0x11f60>
  401120:	add	x1, x1, #0x138
  401124:	cmp	x0, x1
  401128:	b.eq	40115c <ferror@plt+0xbc>  // b.none
  40112c:	stp	x29, x30, [sp, #-32]!
  401130:	mov	x29, sp
  401134:	adrp	x0, 401000 <warnx@plt>
  401138:	ldr	x0, [x0, #3048]
  40113c:	str	x0, [sp, #24]
  401140:	mov	x1, x0
  401144:	cbz	x1, 401154 <ferror@plt+0xb4>
  401148:	adrp	x0, 413000 <ferror@plt+0x11f60>
  40114c:	add	x0, x0, #0x138
  401150:	blr	x1
  401154:	ldp	x29, x30, [sp], #32
  401158:	ret
  40115c:	ret
  401160:	adrp	x0, 413000 <ferror@plt+0x11f60>
  401164:	add	x0, x0, #0x138
  401168:	adrp	x1, 413000 <ferror@plt+0x11f60>
  40116c:	add	x1, x1, #0x138
  401170:	sub	x0, x0, x1
  401174:	lsr	x1, x0, #63
  401178:	add	x0, x1, x0, asr #3
  40117c:	cmp	xzr, x0, asr #1
  401180:	b.eq	4011b8 <ferror@plt+0x118>  // b.none
  401184:	stp	x29, x30, [sp, #-32]!
  401188:	mov	x29, sp
  40118c:	asr	x1, x0, #1
  401190:	adrp	x0, 401000 <warnx@plt>
  401194:	ldr	x0, [x0, #3056]
  401198:	str	x0, [sp, #24]
  40119c:	mov	x2, x0
  4011a0:	cbz	x2, 4011b0 <ferror@plt+0x110>
  4011a4:	adrp	x0, 413000 <ferror@plt+0x11f60>
  4011a8:	add	x0, x0, #0x138
  4011ac:	blr	x2
  4011b0:	ldp	x29, x30, [sp], #32
  4011b4:	ret
  4011b8:	ret
  4011bc:	adrp	x0, 413000 <ferror@plt+0x11f60>
  4011c0:	ldrb	w0, [x0, #352]
  4011c4:	cbnz	w0, 4011e8 <ferror@plt+0x148>
  4011c8:	stp	x29, x30, [sp, #-16]!
  4011cc:	mov	x29, sp
  4011d0:	bl	401114 <ferror@plt+0x74>
  4011d4:	adrp	x0, 413000 <ferror@plt+0x11f60>
  4011d8:	mov	w1, #0x1                   	// #1
  4011dc:	strb	w1, [x0, #352]
  4011e0:	ldp	x29, x30, [sp], #16
  4011e4:	ret
  4011e8:	ret
  4011ec:	stp	x29, x30, [sp, #-16]!
  4011f0:	mov	x29, sp
  4011f4:	bl	401160 <ferror@plt+0xc0>
  4011f8:	ldp	x29, x30, [sp], #16
  4011fc:	ret
  401200:	sub	sp, sp, #0xe0
  401204:	stp	x20, x19, [sp, #208]
  401208:	adrp	x19, 401000 <warnx@plt>
  40120c:	add	x19, x19, #0xe59
  401210:	stp	x22, x21, [sp, #192]
  401214:	mov	x20, x1
  401218:	mov	w21, w0
  40121c:	mov	w0, #0x6                   	// #6
  401220:	mov	x1, x19
  401224:	stp	x29, x30, [sp, #128]
  401228:	stp	x28, x27, [sp, #144]
  40122c:	stp	x26, x25, [sp, #160]
  401230:	stp	x24, x23, [sp, #176]
  401234:	add	x29, sp, #0x80
  401238:	bl	401090 <setlocale@plt>
  40123c:	adrp	x22, 401000 <warnx@plt>
  401240:	add	x22, x22, #0xd23
  401244:	adrp	x1, 401000 <warnx@plt>
  401248:	add	x1, x1, #0xd2e
  40124c:	mov	x0, x22
  401250:	bl	400f10 <bindtextdomain@plt>
  401254:	mov	x0, x22
  401258:	bl	400f70 <textdomain@plt>
  40125c:	bl	4014a4 <ferror@plt+0x404>
  401260:	mov	w0, #0x6                   	// #6
  401264:	mov	x1, x19
  401268:	bl	401090 <setlocale@plt>
  40126c:	adrp	x0, 401000 <warnx@plt>
  401270:	add	x0, x0, #0xd40
  401274:	bl	401050 <getenv@plt>
  401278:	cbz	x0, 40128c <ferror@plt+0x1ec>
  40127c:	mov	w1, #0x4                   	// #4
  401280:	mov	x19, x0
  401284:	bl	400f60 <access@plt>
  401288:	cbz	w0, 401294 <ferror@plt+0x1f4>
  40128c:	adrp	x19, 401000 <warnx@plt>
  401290:	add	x19, x19, #0xd49
  401294:	adrp	x25, 413000 <ferror@plt+0x11f60>
  401298:	adrp	x23, 401000 <warnx@plt>
  40129c:	adrp	x24, 401000 <warnx@plt>
  4012a0:	adrp	x26, 413000 <ferror@plt+0x11f60>
  4012a4:	adrp	x27, 401000 <warnx@plt>
  4012a8:	mov	w22, wzr
  4012ac:	add	x23, x23, #0xd5f
  4012b0:	add	x24, x24, #0xc18
  4012b4:	add	x26, x26, #0x170
  4012b8:	add	x27, x27, #0xbf8
  4012bc:	mov	w28, #0x1                   	// #1
  4012c0:	str	xzr, [x25, #360]
  4012c4:	mov	w0, w21
  4012c8:	mov	x1, x20
  4012cc:	mov	x2, x23
  4012d0:	mov	x3, x24
  4012d4:	mov	x4, xzr
  4012d8:	bl	400f80 <getopt_long@plt>
  4012dc:	sub	w8, w0, #0x56
  4012e0:	cmp	w8, #0x1e
  4012e4:	b.hi	401328 <ferror@plt+0x288>  // b.pmore
  4012e8:	adr	x9, 4012fc <ferror@plt+0x25c>
  4012ec:	ldrb	w10, [x27, x8]
  4012f0:	add	x9, x9, x10, lsl #2
  4012f4:	mov	x8, x26
  4012f8:	br	x9
  4012fc:	adrp	x19, 401000 <warnx@plt>
  401300:	add	x19, x19, #0xd67
  401304:	b	4012c4 <ferror@plt+0x224>
  401308:	adrp	x8, 413000 <ferror@plt+0x11f60>
  40130c:	add	x8, x8, #0x174
  401310:	strb	w28, [x8]
  401314:	b	4012c4 <ferror@plt+0x224>
  401318:	adrp	x8, 413000 <ferror@plt+0x11f60>
  40131c:	ldr	x8, [x8, #320]
  401320:	ldrsb	w22, [x8]
  401324:	b	4012c4 <ferror@plt+0x224>
  401328:	cmn	w0, #0x1
  40132c:	b.ne	40146c <ferror@plt+0x3cc>  // b.any
  401330:	adrp	x8, 413000 <ferror@plt+0x11f60>
  401334:	ldrsw	x8, [x8, #328]
  401338:	sub	w9, w21, w8
  40133c:	cmp	w9, #0x1
  401340:	add	x8, x20, x8, lsl #3
  401344:	b.eq	401364 <ferror@plt+0x2c4>  // b.none
  401348:	cmp	w9, #0x2
  40134c:	b.ne	401454 <ferror@plt+0x3b4>  // b.any
  401350:	ldr	x9, [x8]
  401354:	str	x9, [x25, #360]
  401358:	ldr	x19, [x8, #8]
  40135c:	cbnz	w22, 401384 <ferror@plt+0x2e4>
  401360:	b	401398 <ferror@plt+0x2f8>
  401364:	adrp	x9, 413000 <ferror@plt+0x11f60>
  401368:	mov	w10, #0x1                   	// #1
  40136c:	adrp	x11, 413000 <ferror@plt+0x11f60>
  401370:	strb	w10, [x9, #372]
  401374:	strb	w10, [x11, #368]
  401378:	ldr	x8, [x8]
  40137c:	str	x8, [x25, #360]
  401380:	cbz	w22, 401398 <ferror@plt+0x2f8>
  401384:	ldr	x0, [x25, #360]
  401388:	mov	w1, w22
  40138c:	bl	400fe0 <strchr@plt>
  401390:	cbz	x0, 401398 <ferror@plt+0x2f8>
  401394:	strb	wzr, [x0, #1]
  401398:	mov	x0, x19
  40139c:	mov	w1, wzr
  4013a0:	mov	w2, wzr
  4013a4:	bl	400ef0 <open@plt>
  4013a8:	tbnz	w0, #31, 40143c <ferror@plt+0x39c>
  4013ac:	mov	x1, sp
  4013b0:	mov	w20, w0
  4013b4:	bl	401bc0 <ferror@plt+0xb20>
  4013b8:	cbnz	w0, 40143c <ferror@plt+0x39c>
  4013bc:	ldr	x1, [sp, #48]
  4013c0:	mov	w2, #0x1                   	// #1
  4013c4:	mov	w3, #0x1                   	// #1
  4013c8:	mov	x0, xzr
  4013cc:	mov	w4, w20
  4013d0:	mov	x5, xzr
  4013d4:	bl	400fb0 <mmap@plt>
  4013d8:	cmn	x0, #0x1
  4013dc:	b.eq	40143c <ferror@plt+0x39c>  // b.none
  4013e0:	ldr	x8, [sp, #48]
  4013e4:	add	x1, x0, x8
  4013e8:	bl	401650 <ferror@plt+0x5b0>
  4013ec:	ldp	x20, x19, [sp, #208]
  4013f0:	ldp	x22, x21, [sp, #192]
  4013f4:	ldp	x24, x23, [sp, #176]
  4013f8:	ldp	x26, x25, [sp, #160]
  4013fc:	ldp	x28, x27, [sp, #144]
  401400:	ldp	x29, x30, [sp, #128]
  401404:	add	sp, sp, #0xe0
  401408:	ret
  40140c:	adrp	x1, 401000 <warnx@plt>
  401410:	add	x1, x1, #0xd7c
  401414:	mov	w2, #0x5                   	// #5
  401418:	mov	x0, xzr
  40141c:	bl	401020 <dcgettext@plt>
  401420:	adrp	x8, 413000 <ferror@plt+0x11f60>
  401424:	ldr	x1, [x8, #344]
  401428:	adrp	x2, 401000 <warnx@plt>
  40142c:	add	x2, x2, #0xd88
  401430:	bl	401030 <printf@plt>
  401434:	mov	w0, wzr
  401438:	bl	400e90 <exit@plt>
  40143c:	adrp	x1, 401000 <warnx@plt>
  401440:	add	x1, x1, #0xdcb
  401444:	mov	w0, #0x1                   	// #1
  401448:	mov	x2, x19
  40144c:	bl	401080 <err@plt>
  401450:	bl	4014c0 <ferror@plt+0x420>
  401454:	adrp	x1, 401000 <warnx@plt>
  401458:	add	x1, x1, #0xdc1
  40145c:	mov	w2, #0x5                   	// #5
  401460:	mov	x0, xzr
  401464:	bl	401020 <dcgettext@plt>
  401468:	bl	401000 <warnx@plt>
  40146c:	adrp	x8, 413000 <ferror@plt+0x11f60>
  401470:	ldr	x19, [x8, #312]
  401474:	adrp	x1, 401000 <warnx@plt>
  401478:	add	x1, x1, #0xd9a
  40147c:	mov	w2, #0x5                   	// #5
  401480:	mov	x0, xzr
  401484:	bl	401020 <dcgettext@plt>
  401488:	adrp	x8, 413000 <ferror@plt+0x11f60>
  40148c:	ldr	x2, [x8, #344]
  401490:	mov	x1, x0
  401494:	mov	x0, x19
  401498:	bl	401070 <fprintf@plt>
  40149c:	mov	w0, #0x1                   	// #1
  4014a0:	bl	400e90 <exit@plt>
  4014a4:	stp	x29, x30, [sp, #-16]!
  4014a8:	adrp	x0, 401000 <warnx@plt>
  4014ac:	add	x0, x0, #0x744
  4014b0:	mov	x29, sp
  4014b4:	bl	401bb0 <ferror@plt+0xb10>
  4014b8:	ldp	x29, x30, [sp], #16
  4014bc:	ret
  4014c0:	stp	x29, x30, [sp, #-32]!
  4014c4:	adrp	x8, 413000 <ferror@plt+0x11f60>
  4014c8:	str	x19, [sp, #16]
  4014cc:	ldr	x19, [x8, #336]
  4014d0:	adrp	x1, 401000 <warnx@plt>
  4014d4:	add	x1, x1, #0xdfb
  4014d8:	mov	w2, #0x5                   	// #5
  4014dc:	mov	x0, xzr
  4014e0:	mov	x29, sp
  4014e4:	bl	401020 <dcgettext@plt>
  4014e8:	mov	x1, x19
  4014ec:	bl	400e80 <fputs@plt>
  4014f0:	adrp	x1, 401000 <warnx@plt>
  4014f4:	add	x1, x1, #0xe04
  4014f8:	mov	w2, #0x5                   	// #5
  4014fc:	mov	x0, xzr
  401500:	bl	401020 <dcgettext@plt>
  401504:	adrp	x8, 413000 <ferror@plt+0x11f60>
  401508:	ldr	x2, [x8, #344]
  40150c:	mov	x1, x0
  401510:	mov	x0, x19
  401514:	bl	401070 <fprintf@plt>
  401518:	mov	w0, #0xa                   	// #10
  40151c:	mov	x1, x19
  401520:	bl	400ec0 <fputc@plt>
  401524:	adrp	x1, 401000 <warnx@plt>
  401528:	add	x1, x1, #0xe28
  40152c:	mov	w2, #0x5                   	// #5
  401530:	mov	x0, xzr
  401534:	bl	401020 <dcgettext@plt>
  401538:	mov	x1, x19
  40153c:	bl	400e80 <fputs@plt>
  401540:	adrp	x1, 401000 <warnx@plt>
  401544:	add	x1, x1, #0xe5a
  401548:	mov	w2, #0x5                   	// #5
  40154c:	mov	x0, xzr
  401550:	bl	401020 <dcgettext@plt>
  401554:	mov	x1, x19
  401558:	bl	400e80 <fputs@plt>
  40155c:	adrp	x1, 401000 <warnx@plt>
  401560:	add	x1, x1, #0xe65
  401564:	mov	w2, #0x5                   	// #5
  401568:	mov	x0, xzr
  40156c:	bl	401020 <dcgettext@plt>
  401570:	mov	x1, x19
  401574:	bl	400e80 <fputs@plt>
  401578:	adrp	x1, 401000 <warnx@plt>
  40157c:	add	x1, x1, #0xe9f
  401580:	mov	w2, #0x5                   	// #5
  401584:	mov	x0, xzr
  401588:	bl	401020 <dcgettext@plt>
  40158c:	mov	x1, x19
  401590:	bl	400e80 <fputs@plt>
  401594:	adrp	x1, 401000 <warnx@plt>
  401598:	add	x1, x1, #0xeea
  40159c:	mov	w2, #0x5                   	// #5
  4015a0:	mov	x0, xzr
  4015a4:	bl	401020 <dcgettext@plt>
  4015a8:	mov	x1, x19
  4015ac:	bl	400e80 <fputs@plt>
  4015b0:	adrp	x1, 401000 <warnx@plt>
  4015b4:	add	x1, x1, #0xf2c
  4015b8:	mov	w2, #0x5                   	// #5
  4015bc:	mov	x0, xzr
  4015c0:	bl	401020 <dcgettext@plt>
  4015c4:	mov	x1, x19
  4015c8:	bl	400e80 <fputs@plt>
  4015cc:	mov	w0, #0xa                   	// #10
  4015d0:	mov	x1, x19
  4015d4:	bl	400ec0 <fputc@plt>
  4015d8:	adrp	x1, 401000 <warnx@plt>
  4015dc:	add	x1, x1, #0xf8c
  4015e0:	mov	w2, #0x5                   	// #5
  4015e4:	mov	x0, xzr
  4015e8:	bl	401020 <dcgettext@plt>
  4015ec:	adrp	x1, 401000 <warnx@plt>
  4015f0:	mov	x19, x0
  4015f4:	add	x1, x1, #0xfad
  4015f8:	mov	w2, #0x5                   	// #5
  4015fc:	mov	x0, xzr
  401600:	bl	401020 <dcgettext@plt>
  401604:	mov	x4, x0
  401608:	adrp	x0, 401000 <warnx@plt>
  40160c:	adrp	x1, 401000 <warnx@plt>
  401610:	adrp	x3, 401000 <warnx@plt>
  401614:	add	x0, x0, #0xf6f
  401618:	add	x1, x1, #0xf80
  40161c:	add	x3, x3, #0xf9e
  401620:	mov	x2, x19
  401624:	bl	401030 <printf@plt>
  401628:	adrp	x1, 401000 <warnx@plt>
  40162c:	add	x1, x1, #0xfbd
  401630:	mov	w2, #0x5                   	// #5
  401634:	mov	x0, xzr
  401638:	bl	401020 <dcgettext@plt>
  40163c:	adrp	x1, 401000 <warnx@plt>
  401640:	add	x1, x1, #0xfd8
  401644:	bl	401030 <printf@plt>
  401648:	mov	w0, wzr
  40164c:	bl	400e90 <exit@plt>
  401650:	stp	x29, x30, [sp, #-64]!
  401654:	adrp	x8, 413000 <ferror@plt+0x11f60>
  401658:	stp	x22, x21, [sp, #32]
  40165c:	ldrb	w8, [x8, #368]
  401660:	adrp	x22, 413000 <ferror@plt+0x11f60>
  401664:	ldr	x21, [x22, #360]
  401668:	stp	x20, x19, [sp, #48]
  40166c:	mov	x19, x1
  401670:	cmp	w8, #0x1
  401674:	mov	x20, x0
  401678:	str	x23, [sp, #16]
  40167c:	mov	x29, sp
  401680:	b.ne	4016c0 <ferror@plt+0x620>  // b.any
  401684:	ldrb	w23, [x21]
  401688:	cbz	w23, 4016cc <ferror@plt+0x62c>
  40168c:	bl	400fa0 <__ctype_b_loc@plt>
  401690:	add	x8, x21, #0x1
  401694:	mov	w9, #0x9                   	// #9
  401698:	b	4016a4 <ferror@plt+0x604>
  40169c:	ldrb	w23, [x8], #1
  4016a0:	cbz	w23, 4016cc <ferror@plt+0x62c>
  4016a4:	ldr	x10, [x0]
  4016a8:	sxtb	x11, w23
  4016ac:	ldrh	w10, [x10, x11, lsl #1]
  4016b0:	tst	w10, w9
  4016b4:	b.eq	40169c <ferror@plt+0x5fc>  // b.none
  4016b8:	strb	w23, [x21], #1
  4016bc:	b	40169c <ferror@plt+0x5fc>
  4016c0:	mov	x0, x21
  4016c4:	bl	400e70 <strlen@plt>
  4016c8:	b	4016d8 <ferror@plt+0x638>
  4016cc:	strb	wzr, [x21]
  4016d0:	ldr	x8, [x22, #360]
  4016d4:	sub	x0, x21, x8
  4016d8:	adrp	x8, 413000 <ferror@plt+0x11f60>
  4016dc:	add	w9, w0, #0x1
  4016e0:	str	w0, [x8, #376]
  4016e4:	sxtw	x0, w9
  4016e8:	bl	40182c <ferror@plt+0x78c>
  4016ec:	adrp	x21, 413000 <ferror@plt+0x11f60>
  4016f0:	str	x0, [x21, #384]
  4016f4:	mov	x0, x20
  4016f8:	mov	x1, x19
  4016fc:	bl	401868 <ferror@plt+0x7c8>
  401700:	mov	x1, x19
  401704:	bl	401908 <ferror@plt+0x868>
  401708:	mov	x20, x0
  40170c:	cbz	x0, 40171c <ferror@plt+0x67c>
  401710:	mov	x0, x20
  401714:	mov	x1, x19
  401718:	bl	401974 <ferror@plt+0x8d4>
  40171c:	ldr	x0, [x21, #384]
  401720:	cmp	x20, #0x0
  401724:	cset	w19, eq  // eq = none
  401728:	bl	400fc0 <free@plt>
  40172c:	mov	w0, w19
  401730:	ldp	x20, x19, [sp, #48]
  401734:	ldp	x22, x21, [sp, #32]
  401738:	ldr	x23, [sp, #16]
  40173c:	ldp	x29, x30, [sp], #64
  401740:	ret
  401744:	stp	x29, x30, [sp, #-32]!
  401748:	adrp	x8, 413000 <ferror@plt+0x11f60>
  40174c:	ldr	x0, [x8, #336]
  401750:	str	x19, [sp, #16]
  401754:	mov	x29, sp
  401758:	bl	4017c0 <ferror@plt+0x720>
  40175c:	cbz	w0, 401770 <ferror@plt+0x6d0>
  401760:	bl	401040 <__errno_location@plt>
  401764:	ldr	w8, [x0]
  401768:	cmp	w8, #0x20
  40176c:	b.ne	40178c <ferror@plt+0x6ec>  // b.any
  401770:	adrp	x8, 413000 <ferror@plt+0x11f60>
  401774:	ldr	x0, [x8, #312]
  401778:	bl	4017c0 <ferror@plt+0x720>
  40177c:	cbnz	w0, 4017ac <ferror@plt+0x70c>
  401780:	ldr	x19, [sp, #16]
  401784:	ldp	x29, x30, [sp], #32
  401788:	ret
  40178c:	adrp	x1, 401000 <warnx@plt>
  401790:	add	x1, x1, #0xdce
  401794:	mov	w2, #0x5                   	// #5
  401798:	mov	x0, xzr
  40179c:	mov	w19, w8
  4017a0:	bl	401020 <dcgettext@plt>
  4017a4:	cbnz	w19, 4017b4 <ferror@plt+0x714>
  4017a8:	bl	401000 <warnx@plt>
  4017ac:	mov	w0, #0x1                   	// #1
  4017b0:	bl	400e60 <_exit@plt>
  4017b4:	bl	400f90 <warn@plt>
  4017b8:	mov	w0, #0x1                   	// #1
  4017bc:	bl	400e60 <_exit@plt>
  4017c0:	stp	x29, x30, [sp, #-32]!
  4017c4:	stp	x20, x19, [sp, #16]
  4017c8:	mov	x29, sp
  4017cc:	mov	x20, x0
  4017d0:	bl	401040 <__errno_location@plt>
  4017d4:	mov	x19, x0
  4017d8:	str	wzr, [x0]
  4017dc:	mov	x0, x20
  4017e0:	bl	4010a0 <ferror@plt>
  4017e4:	cbnz	w0, 4017f4 <ferror@plt+0x754>
  4017e8:	mov	x0, x20
  4017ec:	bl	400ff0 <fflush@plt>
  4017f0:	cbz	w0, 40180c <ferror@plt+0x76c>
  4017f4:	ldr	w8, [x19]
  4017f8:	cmp	w8, #0x9
  4017fc:	csetm	w0, ne  // ne = any
  401800:	ldp	x20, x19, [sp, #16]
  401804:	ldp	x29, x30, [sp], #32
  401808:	ret
  40180c:	mov	x0, x20
  401810:	bl	400ed0 <fileno@plt>
  401814:	tbnz	w0, #31, 4017f4 <ferror@plt+0x754>
  401818:	bl	400ea0 <dup@plt>
  40181c:	tbnz	w0, #31, 4017f4 <ferror@plt+0x754>
  401820:	bl	400f30 <close@plt>
  401824:	cbnz	w0, 4017f4 <ferror@plt+0x754>
  401828:	b	401800 <ferror@plt+0x760>
  40182c:	stp	x29, x30, [sp, #-32]!
  401830:	str	x19, [sp, #16]
  401834:	mov	x29, sp
  401838:	mov	x19, x0
  40183c:	bl	400ee0 <malloc@plt>
  401840:	cbz	x19, 401848 <ferror@plt+0x7a8>
  401844:	cbz	x0, 401854 <ferror@plt+0x7b4>
  401848:	ldr	x19, [sp, #16]
  40184c:	ldp	x29, x30, [sp], #32
  401850:	ret
  401854:	adrp	x1, 401000 <warnx@plt>
  401858:	add	x1, x1, #0xdda
  40185c:	mov	w0, #0x1                   	// #1
  401860:	mov	x2, x19
  401864:	bl	401080 <err@plt>
  401868:	stp	x29, x30, [sp, #-48]!
  40186c:	sub	x8, x1, x0
  401870:	cmp	x8, #0x0
  401874:	cinc	x8, x8, lt  // lt = tstop
  401878:	str	x21, [sp, #16]
  40187c:	stp	x20, x19, [sp, #32]
  401880:	mov	x20, x1
  401884:	mov	x19, x0
  401888:	add	x21, x0, x8, asr #1
  40188c:	mov	x29, sp
  401890:	cmp	x21, x20
  401894:	b.cs	4018ec <ferror@plt+0x84c>  // b.hs, b.nlast
  401898:	ldrb	w8, [x21], #1
  40189c:	cmp	w8, #0xa
  4018a0:	b.ne	401890 <ferror@plt+0x7f0>  // b.any
  4018a4:	b	4018ec <ferror@plt+0x84c>
  4018a8:	cmp	x21, x20
  4018ac:	b.cs	4018f4 <ferror@plt+0x854>  // b.hs, b.nlast
  4018b0:	mov	x0, x21
  4018b4:	mov	x1, x20
  4018b8:	bl	401a30 <ferror@plt+0x990>
  4018bc:	cmp	w0, #0x1
  4018c0:	csel	x19, x21, x19, eq  // eq = none
  4018c4:	csel	x20, x20, x21, eq  // eq = none
  4018c8:	sub	x8, x20, x19
  4018cc:	cmp	x8, #0x0
  4018d0:	cinc	x8, x8, lt  // lt = tstop
  4018d4:	add	x21, x19, x8, asr #1
  4018d8:	cmp	x21, x20
  4018dc:	b.cs	4018ec <ferror@plt+0x84c>  // b.hs, b.nlast
  4018e0:	ldrb	w8, [x21], #1
  4018e4:	cmp	w8, #0xa
  4018e8:	b.ne	4018d8 <ferror@plt+0x838>  // b.any
  4018ec:	cmp	x20, x19
  4018f0:	b.hi	4018a8 <ferror@plt+0x808>  // b.pmore
  4018f4:	mov	x0, x19
  4018f8:	ldp	x20, x19, [sp, #32]
  4018fc:	ldr	x21, [sp, #16]
  401900:	ldp	x29, x30, [sp], #48
  401904:	ret
  401908:	stp	x29, x30, [sp, #-32]!
  40190c:	cmp	x0, x1
  401910:	stp	x20, x19, [sp, #16]
  401914:	mov	x29, sp
  401918:	b.cs	401960 <ferror@plt+0x8c0>  // b.hs, b.nlast
  40191c:	mov	x20, x1
  401920:	mov	x19, x0
  401924:	b	401930 <ferror@plt+0x890>
  401928:	cmp	x19, x20
  40192c:	b.cs	401960 <ferror@plt+0x8c0>  // b.hs, b.nlast
  401930:	mov	x0, x19
  401934:	mov	x1, x20
  401938:	bl	401a30 <ferror@plt+0x990>
  40193c:	cmn	w0, #0x1
  401940:	b.eq	401960 <ferror@plt+0x8c0>  // b.none
  401944:	cbz	w0, 401964 <ferror@plt+0x8c4>
  401948:	cmp	x19, x20
  40194c:	b.cs	401928 <ferror@plt+0x888>  // b.hs, b.nlast
  401950:	ldrb	w8, [x19], #1
  401954:	cmp	w8, #0xa
  401958:	b.ne	401948 <ferror@plt+0x8a8>  // b.any
  40195c:	b	401928 <ferror@plt+0x888>
  401960:	mov	x19, xzr
  401964:	mov	x0, x19
  401968:	ldp	x20, x19, [sp, #16]
  40196c:	ldp	x29, x30, [sp], #32
  401970:	ret
  401974:	stp	x29, x30, [sp, #-48]!
  401978:	cmp	x0, x1
  40197c:	str	x21, [sp, #16]
  401980:	stp	x20, x19, [sp, #32]
  401984:	mov	x29, sp
  401988:	b.cs	401a10 <ferror@plt+0x970>  // b.hs, b.nlast
  40198c:	mov	x19, x1
  401990:	mov	x20, x0
  401994:	b	4019a0 <ferror@plt+0x900>
  401998:	cmp	x20, x19
  40199c:	b.cs	401a10 <ferror@plt+0x970>  // b.hs, b.nlast
  4019a0:	mov	x0, x20
  4019a4:	mov	x1, x19
  4019a8:	bl	401a30 <ferror@plt+0x990>
  4019ac:	cbnz	w0, 401a10 <ferror@plt+0x970>
  4019b0:	mov	x0, x20
  4019b4:	mov	x1, x19
  4019b8:	bl	401a30 <ferror@plt+0x990>
  4019bc:	cbz	w0, 4019d8 <ferror@plt+0x938>
  4019c0:	cmp	x20, x19
  4019c4:	b.cs	401998 <ferror@plt+0x8f8>  // b.hs, b.nlast
  4019c8:	ldrb	w8, [x20], #1
  4019cc:	cmp	w8, #0xa
  4019d0:	b.ne	4019c0 <ferror@plt+0x920>  // b.any
  4019d4:	b	401998 <ferror@plt+0x8f8>
  4019d8:	cmp	x20, x19
  4019dc:	b.cs	401998 <ferror@plt+0x8f8>  // b.hs, b.nlast
  4019e0:	mov	w21, wzr
  4019e4:	ldrsb	w0, [x20]
  4019e8:	bl	401060 <putchar@plt>
  4019ec:	cmn	w0, #0x1
  4019f0:	b.eq	401a20 <ferror@plt+0x980>  // b.none
  4019f4:	ldrb	w8, [x20], #1
  4019f8:	cmp	w8, #0xa
  4019fc:	csinc	w21, w21, wzr, ne  // ne = any
  401a00:	cmp	x20, x19
  401a04:	b.cs	401998 <ferror@plt+0x8f8>  // b.hs, b.nlast
  401a08:	cbz	w21, 4019e4 <ferror@plt+0x944>
  401a0c:	b	401998 <ferror@plt+0x8f8>
  401a10:	ldp	x20, x19, [sp, #32]
  401a14:	ldr	x21, [sp, #16]
  401a18:	ldp	x29, x30, [sp], #48
  401a1c:	ret
  401a20:	adrp	x1, 401000 <warnx@plt>
  401a24:	add	x1, x1, #0xdf4
  401a28:	mov	w0, #0x1                   	// #1
  401a2c:	bl	401080 <err@plt>
  401a30:	stp	x29, x30, [sp, #-96]!
  401a34:	adrp	x8, 413000 <ferror@plt+0x11f60>
  401a38:	adrp	x9, 413000 <ferror@plt+0x11f60>
  401a3c:	stp	x24, x23, [sp, #48]
  401a40:	stp	x20, x19, [sp, #80]
  401a44:	ldr	x19, [x8, #384]
  401a48:	ldr	w24, [x9, #376]
  401a4c:	cmp	x0, x1
  401a50:	stp	x28, x27, [sp, #16]
  401a54:	mov	x23, x19
  401a58:	sxtw	x20, w24
  401a5c:	stp	x26, x25, [sp, #32]
  401a60:	stp	x22, x21, [sp, #64]
  401a64:	mov	x29, sp
  401a68:	b.cs	401acc <ferror@plt+0xa2c>  // b.hs, b.nlast
  401a6c:	adrp	x8, 413000 <ferror@plt+0x11f60>
  401a70:	ldrb	w25, [x8, #368]
  401a74:	mov	x21, x1
  401a78:	mov	x22, x0
  401a7c:	mov	w26, #0x9                   	// #9
  401a80:	mov	x23, x19
  401a84:	b	401a9c <ferror@plt+0x9fc>
  401a88:	strb	w27, [x23], #1
  401a8c:	sub	w24, w24, #0x1
  401a90:	add	x22, x22, #0x1
  401a94:	cmp	x21, x22
  401a98:	b.eq	401acc <ferror@plt+0xa2c>  // b.none
  401a9c:	cbz	w24, 401acc <ferror@plt+0xa2c>
  401aa0:	ldrsb	x28, [x22]
  401aa4:	and	w27, w28, #0xff
  401aa8:	cmp	w27, #0xa
  401aac:	b.eq	401acc <ferror@plt+0xa2c>  // b.none
  401ab0:	cbz	w25, 401a88 <ferror@plt+0x9e8>
  401ab4:	bl	400fa0 <__ctype_b_loc@plt>
  401ab8:	ldr	x8, [x0]
  401abc:	ldrh	w8, [x8, x28, lsl #1]
  401ac0:	tst	w8, w26
  401ac4:	b.ne	401a88 <ferror@plt+0x9e8>  // b.any
  401ac8:	b	401a90 <ferror@plt+0x9f0>
  401acc:	strb	wzr, [x23]
  401ad0:	adrp	x8, 413000 <ferror@plt+0x11f60>
  401ad4:	ldrb	w8, [x8, #372]
  401ad8:	adrp	x9, 413000 <ferror@plt+0x11f60>
  401adc:	ldr	x1, [x9, #360]
  401ae0:	mov	x0, x19
  401ae4:	mov	x2, x20
  401ae8:	cmp	w8, #0x1
  401aec:	b.ne	401af8 <ferror@plt+0xa58>  // b.any
  401af0:	bl	400fd0 <strncasecmp@plt>
  401af4:	b	401afc <ferror@plt+0xa5c>
  401af8:	bl	400f00 <strncmp@plt>
  401afc:	ldp	x20, x19, [sp, #80]
  401b00:	ldp	x22, x21, [sp, #64]
  401b04:	ldp	x24, x23, [sp, #48]
  401b08:	ldp	x26, x25, [sp, #32]
  401b0c:	ldp	x28, x27, [sp, #16]
  401b10:	cmp	w0, #0x0
  401b14:	cset	w8, ne  // ne = any
  401b18:	csinv	w0, w8, wzr, le
  401b1c:	ldp	x29, x30, [sp], #96
  401b20:	ret
  401b24:	nop
  401b28:	stp	x29, x30, [sp, #-64]!
  401b2c:	mov	x29, sp
  401b30:	stp	x19, x20, [sp, #16]
  401b34:	adrp	x20, 412000 <ferror@plt+0x10f60>
  401b38:	add	x20, x20, #0xdf0
  401b3c:	stp	x21, x22, [sp, #32]
  401b40:	adrp	x21, 412000 <ferror@plt+0x10f60>
  401b44:	add	x21, x21, #0xde8
  401b48:	sub	x20, x20, x21
  401b4c:	mov	w22, w0
  401b50:	stp	x23, x24, [sp, #48]
  401b54:	mov	x23, x1
  401b58:	mov	x24, x2
  401b5c:	bl	400e20 <_exit@plt-0x40>
  401b60:	cmp	xzr, x20, asr #3
  401b64:	b.eq	401b90 <ferror@plt+0xaf0>  // b.none
  401b68:	asr	x20, x20, #3
  401b6c:	mov	x19, #0x0                   	// #0
  401b70:	ldr	x3, [x21, x19, lsl #3]
  401b74:	mov	x2, x24
  401b78:	add	x19, x19, #0x1
  401b7c:	mov	x1, x23
  401b80:	mov	w0, w22
  401b84:	blr	x3
  401b88:	cmp	x20, x19
  401b8c:	b.ne	401b70 <ferror@plt+0xad0>  // b.any
  401b90:	ldp	x19, x20, [sp, #16]
  401b94:	ldp	x21, x22, [sp, #32]
  401b98:	ldp	x23, x24, [sp, #48]
  401b9c:	ldp	x29, x30, [sp], #64
  401ba0:	ret
  401ba4:	nop
  401ba8:	ret
  401bac:	nop
  401bb0:	adrp	x2, 413000 <ferror@plt+0x11f60>
  401bb4:	mov	x1, #0x0                   	// #0
  401bb8:	ldr	x2, [x2, #304]
  401bbc:	b	400eb0 <__cxa_atexit@plt>
  401bc0:	mov	x2, x1
  401bc4:	mov	w1, w0
  401bc8:	mov	w0, #0x0                   	// #0
  401bcc:	b	401010 <__fxstat@plt>

Disassembly of section .fini:

0000000000401bd0 <.fini>:
  401bd0:	stp	x29, x30, [sp, #-16]!
  401bd4:	mov	x29, sp
  401bd8:	ldp	x29, x30, [sp], #16
  401bdc:	ret
