Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  1 15:58:12 2023
| Host         : DESKTOP-HL6DT46 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_loopback_timing_summary_routed.rpt -pb uart_loopback_timing_summary_routed.pb -rpx uart_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_loopback
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.207        0.000                      0                   81        0.191        0.000                      0                   81        9.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.207        0.000                      0                   81        0.191        0.000                      0                   81        9.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.207ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.810ns  (logic 1.194ns (31.340%)  route 2.616ns (68.660%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.419     5.878 f  u_uart_rx/baud_cnt_reg[3]/Q
                         net (fo=8, routed)           1.228     7.106    u_uart_rx/baud_cnt[3]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.299     7.405 f  u_uart_rx/baud_cnt[8]_i_5/O
                         net (fo=1, routed)           0.520     7.926    u_uart_rx/baud_cnt[8]_i_5_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.148     8.074 r  u_uart_rx/baud_cnt[8]_i_4/O
                         net (fo=9, routed)           0.867     8.941    u_uart_rx/baud_cnt[8]_i_4_n_0
    SLICE_X38Y43         LUT2 (Prop_lut2_I1_O)        0.328     9.269 r  u_uart_rx/baud_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.269    u_uart_rx/baud_cnt[0]_i_1__0_n_0
    SLICE_X38Y43         FDCE                                         r  u_uart_rx/baud_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    25.005    u_uart_rx/CLK
    SLICE_X38Y43         FDCE                                         r  u_uart_rx/baud_cnt_reg[0]/C
                         clock pessimism              0.429    25.434    
                         clock uncertainty           -0.035    25.399    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.077    25.476    u_uart_rx/baud_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.476    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                 16.207    

Slack (MET) :             16.221ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.194ns (31.423%)  route 2.606ns (68.577%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.419     5.878 f  u_uart_rx/baud_cnt_reg[3]/Q
                         net (fo=8, routed)           1.228     7.106    u_uart_rx/baud_cnt[3]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.299     7.405 f  u_uart_rx/baud_cnt[8]_i_5/O
                         net (fo=1, routed)           0.520     7.926    u_uart_rx/baud_cnt[8]_i_5_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.148     8.074 r  u_uart_rx/baud_cnt[8]_i_4/O
                         net (fo=9, routed)           0.857     8.931    u_uart_rx/baud_cnt[8]_i_4_n_0
    SLICE_X38Y43         LUT4 (Prop_lut4_I0_O)        0.328     9.259 r  u_uart_rx/baud_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.259    u_uart_rx/p_0_in[7]
    SLICE_X38Y43         FDCE                                         r  u_uart_rx/baud_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    25.005    u_uart_rx/CLK
    SLICE_X38Y43         FDCE                                         r  u_uart_rx/baud_cnt_reg[7]/C
                         clock pessimism              0.429    25.434    
                         clock uncertainty           -0.035    25.399    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.081    25.480    u_uart_rx/baud_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         25.480    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                 16.221    

Slack (MET) :             16.222ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.836ns  (logic 1.220ns (31.806%)  route 2.616ns (68.194%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.419     5.878 f  u_uart_rx/baud_cnt_reg[3]/Q
                         net (fo=8, routed)           1.228     7.106    u_uart_rx/baud_cnt[3]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.299     7.405 f  u_uart_rx/baud_cnt[8]_i_5/O
                         net (fo=1, routed)           0.520     7.926    u_uart_rx/baud_cnt[8]_i_5_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.148     8.074 r  u_uart_rx/baud_cnt[8]_i_4/O
                         net (fo=9, routed)           0.867     8.941    u_uart_rx/baud_cnt[8]_i_4_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.354     9.295 r  u_uart_rx/baud_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.295    u_uart_rx/p_0_in[1]
    SLICE_X38Y43         FDCE                                         r  u_uart_rx/baud_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    25.005    u_uart_rx/CLK
    SLICE_X38Y43         FDCE                                         r  u_uart_rx/baud_cnt_reg[1]/C
                         clock pessimism              0.429    25.434    
                         clock uncertainty           -0.035    25.399    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.118    25.517    u_uart_rx/baud_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.517    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                 16.222    

Slack (MET) :             16.225ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.194ns (31.681%)  route 2.575ns (68.319%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.419     5.878 f  u_uart_rx/baud_cnt_reg[3]/Q
                         net (fo=8, routed)           1.228     7.106    u_uart_rx/baud_cnt[3]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.299     7.405 f  u_uart_rx/baud_cnt[8]_i_5/O
                         net (fo=1, routed)           0.520     7.926    u_uart_rx/baud_cnt[8]_i_5_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.148     8.074 r  u_uart_rx/baud_cnt[8]_i_4/O
                         net (fo=9, routed)           0.826     8.900    u_uart_rx/baud_cnt[8]_i_4_n_0
    SLICE_X37Y44         LUT4 (Prop_lut4_I0_O)        0.328     9.228 r  u_uart_rx/baud_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.228    u_uart_rx/p_0_in[2]
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    25.005    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[2]/C
                         clock pessimism              0.454    25.459    
                         clock uncertainty           -0.035    25.424    
    SLICE_X37Y44         FDCE (Setup_fdce_C_D)        0.029    25.453    u_uart_rx/baud_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.453    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                 16.225    

Slack (MET) :             16.230ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.222ns (31.924%)  route 2.606ns (68.076%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.419     5.878 f  u_uart_rx/baud_cnt_reg[3]/Q
                         net (fo=8, routed)           1.228     7.106    u_uart_rx/baud_cnt[3]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.299     7.405 f  u_uart_rx/baud_cnt[8]_i_5/O
                         net (fo=1, routed)           0.520     7.926    u_uart_rx/baud_cnt[8]_i_5_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.148     8.074 r  u_uart_rx/baud_cnt[8]_i_4/O
                         net (fo=9, routed)           0.857     8.931    u_uart_rx/baud_cnt[8]_i_4_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I4_O)        0.356     9.287 r  u_uart_rx/baud_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.287    u_uart_rx/p_0_in[8]
    SLICE_X38Y43         FDCE                                         r  u_uart_rx/baud_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    25.005    u_uart_rx/CLK
    SLICE_X38Y43         FDCE                                         r  u_uart_rx/baud_cnt_reg[8]/C
                         clock pessimism              0.429    25.434    
                         clock uncertainty           -0.035    25.399    
    SLICE_X38Y43         FDCE (Setup_fdce_C_D)        0.118    25.517    u_uart_rx/baud_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         25.517    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 16.230    

Slack (MET) :             16.243ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.222ns (32.185%)  route 2.575ns (67.815%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.419     5.878 f  u_uart_rx/baud_cnt_reg[3]/Q
                         net (fo=8, routed)           1.228     7.106    u_uart_rx/baud_cnt[3]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.299     7.405 f  u_uart_rx/baud_cnt[8]_i_5/O
                         net (fo=1, routed)           0.520     7.926    u_uart_rx/baud_cnt[8]_i_5_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.148     8.074 r  u_uart_rx/baud_cnt[8]_i_4/O
                         net (fo=9, routed)           0.826     8.900    u_uart_rx/baud_cnt[8]_i_4_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.356     9.256 r  u_uart_rx/baud_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.256    u_uart_rx/p_0_in[3]
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    25.005    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
                         clock pessimism              0.454    25.459    
                         clock uncertainty           -0.035    25.424    
    SLICE_X37Y44         FDCE (Setup_fdce_C_D)        0.075    25.499    u_uart_rx/baud_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.499    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                 16.243    

Slack (MET) :             16.452ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 1.194ns (33.693%)  route 2.350ns (66.307%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.419     5.878 f  u_uart_rx/baud_cnt_reg[3]/Q
                         net (fo=8, routed)           1.228     7.106    u_uart_rx/baud_cnt[3]
    SLICE_X39Y44         LUT6 (Prop_lut6_I3_O)        0.299     7.405 f  u_uart_rx/baud_cnt[8]_i_5/O
                         net (fo=1, routed)           0.520     7.926    u_uart_rx/baud_cnt[8]_i_5_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.148     8.074 r  u_uart_rx/baud_cnt[8]_i_4/O
                         net (fo=9, routed)           0.601     8.675    u_uart_rx/baud_cnt[8]_i_4_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.328     9.003 r  u_uart_rx/baud_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.003    u_uart_rx/p_0_in[4]
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    25.005    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[4]/C
                         clock pessimism              0.454    25.459    
                         clock uncertainty           -0.035    25.424    
    SLICE_X37Y44         FDCE (Setup_fdce_C_D)        0.031    25.455    u_uart_rx/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         25.455    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                 16.452    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_rx_done_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.890ns (26.396%)  route 2.482ns (73.604%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X38Y43         FDCE                                         r  u_uart_rx/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.518     5.977 r  u_uart_rx/baud_cnt_reg[7]/Q
                         net (fo=8, routed)           0.841     6.818    u_uart_rx/baud_cnt[7]
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.942 r  u_uart_rx/uart_rx_done_i_4/O
                         net (fo=1, routed)           0.689     7.632    u_uart_rx/uart_rx_done_i_4_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.756 r  u_uart_rx/uart_rx_done_i_2/O
                         net (fo=2, routed)           0.423     8.178    u_uart_rx/uart_rx_done_i_2_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.302 r  u_uart_rx/uart_rx_done_i_1/O
                         net (fo=9, routed)           0.529     8.831    u_uart_rx/rx_flag0
    SLICE_X39Y46         FDCE                                         r  u_uart_rx/uart_rx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    25.005    u_uart_rx/CLK
    SLICE_X39Y46         FDCE                                         r  u_uart_rx/uart_rx_done_reg/C
                         clock pessimism              0.429    25.434    
                         clock uncertainty           -0.035    25.399    
    SLICE_X39Y46         FDCE (Setup_fdce_C_D)       -0.047    25.352    u_uart_rx/uart_rx_done_reg
  -------------------------------------------------------------------
                         required time                         25.352    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.588ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.890ns (27.965%)  route 2.293ns (72.035%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X38Y43         FDCE                                         r  u_uart_rx/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.518     5.977 r  u_uart_rx/baud_cnt_reg[7]/Q
                         net (fo=8, routed)           0.841     6.818    u_uart_rx/baud_cnt[7]
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.942 r  u_uart_rx/uart_rx_done_i_4/O
                         net (fo=1, routed)           0.689     7.632    u_uart_rx/uart_rx_done_i_4_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.756 r  u_uart_rx/uart_rx_done_i_2/O
                         net (fo=2, routed)           0.423     8.178    u_uart_rx/uart_rx_done_i_2_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.302 r  u_uart_rx/uart_rx_done_i_1/O
                         net (fo=9, routed)           0.339     8.642    u_uart_rx/rx_flag0
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    25.005    u_uart_rx/CLK
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[0]/C
                         clock pessimism              0.429    25.434    
                         clock uncertainty           -0.035    25.399    
    SLICE_X38Y46         FDCE (Setup_fdce_C_CE)      -0.169    25.230    u_uart_rx/uart_rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         25.230    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 16.588    

Slack (MET) :             16.588ns  (required time - arrival time)
  Source:                 u_uart_rx/baud_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.890ns (27.965%)  route 2.293ns (72.035%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 25.005 - 20.000 ) 
    Source Clock Delay      (SCD):    5.459ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.752     5.459    u_uart_rx/CLK
    SLICE_X38Y43         FDCE                                         r  u_uart_rx/baud_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.518     5.977 r  u_uart_rx/baud_cnt_reg[7]/Q
                         net (fo=8, routed)           0.841     6.818    u_uart_rx/baud_cnt[7]
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.942 r  u_uart_rx/uart_rx_done_i_4/O
                         net (fo=1, routed)           0.689     7.632    u_uart_rx/uart_rx_done_i_4_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.756 r  u_uart_rx/uart_rx_done_i_2/O
                         net (fo=2, routed)           0.423     8.178    u_uart_rx/uart_rx_done_i_2_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.302 r  u_uart_rx/uart_rx_done_i_1/O
                         net (fo=9, routed)           0.339     8.642    u_uart_rx/rx_flag0
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575    25.005    u_uart_rx/CLK
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[1]/C
                         clock pessimism              0.429    25.434    
                         clock uncertainty           -0.035    25.399    
    SLICE_X38Y46         FDCE (Setup_fdce_C_CE)      -0.169    25.230    u_uart_rx/uart_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         25.230    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 16.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_t_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.540    u_uart_rx/CLK
    SLICE_X39Y46         FDCE                                         r  u_uart_rx/rx_data_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  u_uart_rx/rx_data_t_reg[7]/Q
                         net (fo=2, routed)           0.127     1.808    u_uart_rx/rx_data_t_reg_n_0_[7]
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.057    u_uart_rx/CLK
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[7]/C
                         clock pessimism             -0.504     1.553    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.064     1.617    u_uart_rx/uart_rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_t_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.540    u_uart_rx/CLK
    SLICE_X39Y45         FDCE                                         r  u_uart_rx/rx_data_t_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  u_uart_rx/rx_data_t_reg[5]/Q
                         net (fo=2, routed)           0.121     1.802    u_uart_rx/rx_data_t_reg_n_0_[5]
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.057    u_uart_rx/CLK
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[5]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.053     1.609    u_uart_rx/uart_rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_t_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.540    u_uart_rx/CLK
    SLICE_X38Y45         FDCE                                         r  u_uart_rx/rx_data_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164     1.704 r  u_uart_rx/rx_data_t_reg[6]/Q
                         net (fo=2, routed)           0.123     1.827    u_uart_rx/rx_data_t_reg_n_0_[6]
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.057    u_uart_rx/CLK
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[6]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.064     1.620    u_uart_rx/uart_rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_t_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/rx_data_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.540    u_uart_rx/CLK
    SLICE_X39Y46         FDCE                                         r  u_uart_rx/rx_data_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  u_uart_rx/rx_data_t_reg[4]/Q
                         net (fo=2, routed)           0.114     1.795    u_uart_rx/rx_data_t_reg_n_0_[4]
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  u_uart_rx/rx_data_t[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    u_uart_rx/rx_data_t[4]_i_1_n_0
    SLICE_X39Y46         FDCE                                         r  u_uart_rx/rx_data_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.057    u_uart_rx/CLK
    SLICE_X39Y46         FDCE                                         r  u_uart_rx/rx_data_t_reg[4]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X39Y46         FDCE (Hold_fdce_C_D)         0.091     1.631    u_uart_rx/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/rx_data_t_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.527%)  route 0.137ns (42.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.540    u_uart_rx/CLK
    SLICE_X37Y45         FDCE                                         r  u_uart_rx/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  u_uart_rx/rx_flag_reg/Q
                         net (fo=15, routed)          0.137     1.818    u_uart_rx/rx_flag
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.863 r  u_uart_rx/rx_data_t[5]_i_1/O
                         net (fo=1, routed)           0.000     1.863    u_uart_rx/rx_data_t[5]_i_1_n_0
    SLICE_X39Y45         FDCE                                         r  u_uart_rx/rx_data_t_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.057    u_uart_rx/CLK
    SLICE_X39Y45         FDCE                                         r  u_uart_rx/rx_data_t_reg[5]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X39Y45         FDCE (Hold_fdce_C_D)         0.092     1.648    u_uart_rx/rx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_uart_rx/baud_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.891%)  route 0.098ns (30.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.540    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.128     1.668 r  u_uart_rx/baud_cnt_reg[3]/Q
                         net (fo=8, routed)           0.098     1.766    u_uart_rx/baud_cnt[3]
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.099     1.865 r  u_uart_rx/baud_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.865    u_uart_rx/p_0_in[4]
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.057    u_uart_rx/CLK
    SLICE_X37Y44         FDCE                                         r  u_uart_rx/baud_cnt_reg[4]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.092     1.632    u_uart_rx/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_uart_tx/baud_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/baud_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.696%)  route 0.188ns (50.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.543    u_uart_tx/CLK
    SLICE_X40Y47         FDCE                                         r  u_uart_tx/baud_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141     1.684 r  u_uart_tx/baud_cnt_reg[6]/Q
                         net (fo=6, routed)           0.188     1.872    u_uart_tx/baud_cnt[6]
    SLICE_X42Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.917 r  u_uart_tx/baud_cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.917    u_uart_tx/baud_cnt[7]_i_1__0_n_0
    SLICE_X42Y47         FDCE                                         r  u_uart_tx/baud_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     2.060    u_uart_tx/CLK
    SLICE_X42Y47         FDCE                                         r  u_uart_tx/baud_cnt_reg[7]/C
                         clock pessimism             -0.501     1.559    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.120     1.679    u_uart_tx/baud_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_uart_tx/uart_tx_busy_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/baud_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.352%)  route 0.191ns (50.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.542    u_uart_tx/CLK
    SLICE_X40Y46         FDCE                                         r  u_uart_tx/uart_tx_busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141     1.683 r  u_uart_tx/uart_tx_busy_reg/Q
                         net (fo=15, routed)          0.191     1.874    u_uart_tx/uart_tx_busy_reg_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.919 r  u_uart_tx/baud_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.919    u_uart_tx/baud_cnt[3]_i_1__0_n_0
    SLICE_X42Y46         FDCE                                         r  u_uart_tx/baud_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     2.059    u_uart_tx/CLK
    SLICE_X42Y46         FDCE                                         r  u_uart_tx/baud_cnt_reg[3]/C
                         clock pessimism             -0.501     1.558    
    SLICE_X42Y46         FDCE (Hold_fdce_C_D)         0.121     1.679    u_uart_tx/baud_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_uart_tx/baud_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_tx/baud_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.170%)  route 0.192ns (50.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.593     1.543    u_uart_tx/CLK
    SLICE_X40Y47         FDCE                                         r  u_uart_tx/baud_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141     1.684 r  u_uart_tx/baud_cnt_reg[6]/Q
                         net (fo=6, routed)           0.192     1.876    u_uart_tx/baud_cnt[6]
    SLICE_X42Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.921 r  u_uart_tx/baud_cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.921    u_uart_tx/baud_cnt[8]_i_1__0_n_0
    SLICE_X42Y47         FDCE                                         r  u_uart_tx/baud_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     2.060    u_uart_tx/CLK
    SLICE_X42Y47         FDCE                                         r  u_uart_tx/baud_cnt_reg[8]/C
                         clock pessimism             -0.501     1.559    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.121     1.680    u_uart_tx/baud_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 u_uart_rx/rx_data_t_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/uart_rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.242%)  route 0.193ns (57.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.590     1.540    u_uart_rx/CLK
    SLICE_X39Y45         FDCE                                         r  u_uart_rx/rx_data_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     1.681 r  u_uart_rx/rx_data_t_reg[1]/Q
                         net (fo=2, routed)           0.193     1.874    u_uart_rx/rx_data_t_reg_n_0_[1]
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.859     2.057    u_uart_rx/CLK
    SLICE_X38Y46         FDCE                                         r  u_uart_rx/uart_rx_data_reg[1]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.076     1.632    u_uart_rx/uart_rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y43   u_uart_rx/baud_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y43   u_uart_rx/baud_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y44   u_uart_rx/baud_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y44   u_uart_rx/baud_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y44   u_uart_rx/baud_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X37Y44   u_uart_rx/baud_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y43   u_uart_rx/baud_cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y43   u_uart_rx/baud_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y43   u_uart_rx/baud_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y43   u_uart_rx/baud_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y43   u_uart_rx/baud_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y43   u_uart_rx/baud_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y43   u_uart_rx/baud_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y44   u_uart_rx/baud_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y44   u_uart_rx/baud_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y44   u_uart_rx/baud_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y44   u_uart_rx/baud_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y44   u_uart_rx/baud_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y44   u_uart_rx/baud_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y43   u_uart_rx/baud_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y43   u_uart_rx/baud_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y44   u_uart_rx/baud_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y44   u_uart_rx/baud_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y44   u_uart_rx/baud_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X37Y44   u_uart_rx/baud_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y43   u_uart_rx/baud_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y43   u_uart_rx/baud_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y43   u_uart_rx/baud_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X40Y45   u_uart_rx/rx_cnt_reg[0]/C



