INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GITHUB/P1/riscv_verification/single_stage_processor/single_stage_procesor.srcs/sim_1/new/tb_control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_control_unit
