Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  7 16:53:08 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/sigmoid_plan_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.502ns (18.708%)  route 2.181ns (81.292%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.780     1.540    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y154        LUT3 (Prop_lut3_I2_O)        0.051     1.591 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2/O
                         net (fo=2, routed)           0.320     1.911    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2_n_0
    SLICE_X41Y155        LUT6 (Prop_lut6_I1_O)        0.136     2.047 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.466     2.513    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4_n_0
    SLICE_X42Y155        LUT6 (Prop_lut6_I5_O)        0.043     2.556 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.329     2.885    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2_n_0
    SLICE_X47Y156        LUT5 (Prop_lut5_I2_O)        0.049     2.934 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_1/O
                         net (fo=1, routed)           0.286     3.220    bd_0_i/hls_inst/inst/p_0_in[39]
    SLICE_X46Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y159        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.124     5.351    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2
  -------------------------------------------------------------------
                         required time                          5.351    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.496ns (17.946%)  route 2.268ns (82.054%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.780     1.540    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y154        LUT3 (Prop_lut3_I2_O)        0.051     1.591 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2/O
                         net (fo=2, routed)           0.320     1.911    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2_n_0
    SLICE_X41Y155        LUT6 (Prop_lut6_I1_O)        0.136     2.047 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.466     2.513    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4_n_0
    SLICE_X42Y155        LUT6 (Prop_lut6_I5_O)        0.043     2.556 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.329     2.885    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2_n_0
    SLICE_X47Y156        LUT5 (Prop_lut5_I0_O)        0.043     2.928 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[23]_srl2_i_1/O
                         net (fo=1, routed)           0.373     3.301    bd_0_i/hls_inst/inst/p_0_in[23]
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[23]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y160        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     5.444    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[21]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.352ns (13.517%)  route 2.252ns (86.483%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/Q
                         net (fo=28, routed)          0.965     1.725    bd_0_i/hls_inst/inst/sub_ln962_reg_649[1]
    SLICE_X41Y154        LUT5 (Prop_lut5_I1_O)        0.043     1.768 r  bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_4/O
                         net (fo=1, routed)           0.360     2.128    bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_4_n_0
    SLICE_X41Y155        LUT5 (Prop_lut5_I4_O)        0.043     2.171 r  bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_1/O
                         net (fo=7, routed)           0.564     2.736    bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_1_n_0
    SLICE_X47Y158        LUT6 (Prop_lut6_I1_O)        0.043     2.779 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[21]_srl2_i_1/O
                         net (fo=1, routed)           0.363     3.141    bd_0_i/hls_inst/inst/p_0_in[21]
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[21]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[21]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y155        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     5.439    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[21]_srl2
  -------------------------------------------------------------------
                         required time                          5.439    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.459ns (18.206%)  route 2.062ns (81.794%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.669     1.429    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y155        LUT3 (Prop_lut3_I1_O)        0.049     1.478 r  bd_0_i/hls_inst/inst/m_4_reg_671[4]_i_3/O
                         net (fo=3, routed)           0.387     1.864    bd_0_i/hls_inst/inst/m_4_reg_671[4]_i_3_n_0
    SLICE_X42Y155        LUT5 (Prop_lut5_I4_O)        0.136     2.000 r  bd_0_i/hls_inst/inst/m_4_reg_671[4]_i_1/O
                         net (fo=6, routed)           0.646     2.646    bd_0_i/hls_inst/inst/m_4_reg_671[4]_i_1_n_0
    SLICE_X48Y155        LUT5 (Prop_lut5_I0_O)        0.051     2.697 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[12]_srl2_i_1/O
                         net (fo=1, routed)           0.361     3.058    bd_0_i/hls_inst/inst/p_0_in[12]
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[12]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y154        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.119     5.356    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[12]_srl2
  -------------------------------------------------------------------
                         required time                          5.356    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[24]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.404ns (15.522%)  route 2.199ns (84.478%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/Q
                         net (fo=24, routed)          1.070     1.830    bd_0_i/hls_inst/inst/sub_ln962_reg_649[2]
    SLICE_X42Y154        LUT5 (Prop_lut5_I1_O)        0.047     1.877 r  bd_0_i/hls_inst/inst/m_4_reg_671[0]_i_1/O
                         net (fo=7, routed)           0.751     2.629    bd_0_i/hls_inst/inst/m_4_reg_671[0]_i_1_n_0
    SLICE_X47Y157        LUT6 (Prop_lut6_I5_O)        0.134     2.763 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[24]_srl2_i_1/O
                         net (fo=1, routed)           0.377     3.140    bd_0_i/hls_inst/inst/p_0_in[24]
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[24]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[24]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y160        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[24]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[45]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.352ns (13.582%)  route 2.240ns (86.418%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[1]/Q
                         net (fo=28, routed)          0.965     1.725    bd_0_i/hls_inst/inst/sub_ln962_reg_649[1]
    SLICE_X41Y154        LUT5 (Prop_lut5_I1_O)        0.043     1.768 r  bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_4/O
                         net (fo=1, routed)           0.360     2.128    bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_4_n_0
    SLICE_X41Y155        LUT5 (Prop_lut5_I4_O)        0.043     2.171 r  bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_1/O
                         net (fo=7, routed)           0.600     2.771    bd_0_i/hls_inst/inst/m_4_reg_671[5]_i_1_n_0
    SLICE_X47Y159        LUT6 (Prop_lut6_I1_O)        0.043     2.814 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[45]_srl2_i_1/O
                         net (fo=1, routed)           0.314     3.129    bd_0_i/hls_inst/inst/p_0_in[45]
    SLICE_X46Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[45]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y159        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[45]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y159        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     5.439    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[45]_srl2
  -------------------------------------------------------------------
                         required time                          5.439    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.588ns  (logic 0.496ns (19.167%)  route 2.092ns (80.833%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.780     1.540    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y154        LUT3 (Prop_lut3_I2_O)        0.051     1.591 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2/O
                         net (fo=2, routed)           0.320     1.911    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2_n_0
    SLICE_X41Y155        LUT6 (Prop_lut6_I1_O)        0.136     2.047 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4/O
                         net (fo=4, routed)           0.466     2.513    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[47]_srl2_i_4_n_0
    SLICE_X42Y155        LUT6 (Prop_lut6_I5_O)        0.043     2.556 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2/O
                         net (fo=3, routed)           0.333     2.889    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[39]_srl2_i_2_n_0
    SLICE_X47Y154        LUT3 (Prop_lut3_I2_O)        0.043     2.932 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[7]_srl2_i_1/O
                         net (fo=1, routed)           0.193     3.125    bd_0_i/hls_inst/inst/p_0_in[7]
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y154        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[7]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y154        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     5.444    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                          5.444    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[27]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.453ns (17.770%)  route 2.096ns (82.230%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.780     1.540    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y154        LUT3 (Prop_lut3_I2_O)        0.051     1.591 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2/O
                         net (fo=2, routed)           0.350     1.941    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2_n_0
    SLICE_X42Y155        LUT6 (Prop_lut6_I5_O)        0.136     2.077 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_1/O
                         net (fo=7, routed)           0.644     2.721    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_1_n_0
    SLICE_X48Y156        LUT6 (Prop_lut6_I2_O)        0.043     2.764 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[27]_srl2_i_1/O
                         net (fo=1, routed)           0.322     3.086    bd_0_i/hls_inst/inst/p_0_in[27]
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[27]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y160        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[27]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y160        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[27]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[19]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.453ns (17.915%)  route 2.076ns (82.085%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X41Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[0]/Q
                         net (fo=31, routed)          0.780     1.540    bd_0_i/hls_inst/inst/sub_ln962_reg_649[0]
    SLICE_X41Y154        LUT3 (Prop_lut3_I2_O)        0.051     1.591 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2/O
                         net (fo=2, routed)           0.350     1.941    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_2_n_0
    SLICE_X42Y155        LUT6 (Prop_lut6_I5_O)        0.136     2.077 r  bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_1/O
                         net (fo=7, routed)           0.639     2.716    bd_0_i/hls_inst/inst/m_4_reg_671[3]_i_1_n_0
    SLICE_X48Y156        LUT6 (Prop_lut6_I1_O)        0.043     2.759 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[19]_srl2_i_1/O
                         net (fo=1, routed)           0.307     3.066    bd_0_i/hls_inst/inst/p_0_in[19]
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[19]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y155        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[19]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X46Y155        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     5.453    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[19]_srl2
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -3.066    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.404ns (16.152%)  route 2.097ns (83.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 5.510 - 5.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.537     0.537    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y160        FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDRE (Prop_fdre_C_Q)         0.223     0.760 f  bd_0_i/hls_inst/inst/sub_ln962_reg_649_reg[2]/Q
                         net (fo=24, routed)          1.070     1.830    bd_0_i/hls_inst/inst/sub_ln962_reg_649[2]
    SLICE_X42Y154        LUT5 (Prop_lut5_I1_O)        0.047     1.877 r  bd_0_i/hls_inst/inst/m_4_reg_671[0]_i_1/O
                         net (fo=7, routed)           0.726     2.603    bd_0_i/hls_inst/inst/m_4_reg_671[0]_i_1_n_0
    SLICE_X43Y156        LUT6 (Prop_lut6_I0_O)        0.134     2.737 r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[32]_srl2_i_1/O
                         net (fo=1, routed)           0.301     3.038    bd_0_i/hls_inst/inst/p_0_in[32]
    SLICE_X42Y156        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=208, unset)          0.510     5.510    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y156        SRL16E                                       r  bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[32]_srl2/CLK
                         clock pessimism              0.000     5.510    
                         clock uncertainty           -0.035     5.475    
    SLICE_X42Y156        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     5.445    bd_0_i/hls_inst/inst/p_Result_7_reg_686_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                  2.406    




