

================================================================
== Vitis HLS Report for 'delete_patch_patches_parameters'
================================================================
* Date:           Thu Aug  1 23:30:57 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.124 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                               Loop Name                                              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_454_1_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0                 |        ?|        ?|         5|          1|          1|     ?|       yes|
        |- delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1  |      121|      121|         3|          1|          1|   120|       yes|
        +------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
  Pipeline-1 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches"   --->   Operation 13 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%index_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %index"   --->   Operation 14 'read' 'index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln454 = add i8 %n_patches_read, i8 255" [patchMaker.cpp:454]   --->   Operation 15 'add' 'add_ln454' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 16 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%sub_ln454 = sub i8 %add_ln454, i8 %index_read" [patchMaker.cpp:454]   --->   Operation 16 'sub' 'sub_ln454' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 17 [1/1] (0.58ns)   --->   "%empty = icmp_ugt  i8 %sub_ln454, i8 2" [patchMaker.cpp:454]   --->   Operation 17 'icmp' 'empty' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node add_ln454_1)   --->   "%umax16 = select i1 %empty, i8 %sub_ln454, i8 2" [patchMaker.cpp:454]   --->   Operation 18 'select' 'umax16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln454_1 = add i8 %umax16, i8 %index_read" [patchMaker.cpp:454]   --->   Operation 19 'add' 'add_ln454_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln453 = sub i8 %n_patches_read, i8 %index_read" [patchMaker.cpp:453]   --->   Operation 20 'sub' 'sub_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 21 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%i = add i8 %sub_ln453, i8 255" [patchMaker.cpp:454]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln454_2 = add i8 %add_ln454_1, i8 1" [patchMaker.cpp:454]   --->   Operation 22 'add' 'add_ln454_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 23 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%sub_ln454_1 = sub i8 %add_ln454_2, i8 %n_patches_read" [patchMaker.cpp:454]   --->   Operation 23 'sub' 'sub_ln454_1' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %sub_ln454_1, i7 0" [patchMaker.cpp:454]   --->   Operation 24 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %sub_ln454_1, i3 0" [patchMaker.cpp:454]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl2 = zext i11 %tmp" [patchMaker.cpp:454]   --->   Operation 26 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.77ns)   --->   "%bound19 = sub i15 %p_shl, i15 %p_shl2" [patchMaker.cpp:454]   --->   Operation 27 'sub' 'bound19' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln454 = br void" [patchMaker.cpp:454]   --->   Operation 28 'br' 'br_ln454' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.70>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i15 0, void %.lr.ph, i15 %add_ln454_5, void %.split12" [patchMaker.cpp:454]   --->   Operation 29 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i_10 = phi i8 %i, void %.lr.ph, i8 %select_ln454_1, void %.split12"   --->   Operation 30 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i8 0, void %.lr.ph, i8 %select_ln457_2, void %.split12" [patchMaker.cpp:457]   --->   Operation 31 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%a = phi i3 0, void %.lr.ph, i3 %select_ln457_1, void %.split12" [patchMaker.cpp:457]   --->   Operation 32 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void %.lr.ph, i6 %select_ln463_2, void %.split12" [patchMaker.cpp:463]   --->   Operation 33 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%b = phi i3 0, void %.lr.ph, i3 %select_ln463_1, void %.split12" [patchMaker.cpp:463]   --->   Operation 34 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c = phi i3 0, void %.lr.ph, i3 %add_ln469, void %.split12" [patchMaker.cpp:469]   --->   Operation 35 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.77ns)   --->   "%add_ln454_5 = add i15 %indvar_flatten38, i15 1" [patchMaker.cpp:454]   --->   Operation 36 'add' 'add_ln454_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 37 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.66ns)   --->   "%icmp_ln454 = icmp_eq  i15 %indvar_flatten38, i15 %bound19" [patchMaker.cpp:454]   --->   Operation 38 'icmp' 'icmp_ln454' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln454 = br i1 %icmp_ln454, void %.split12, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:454]   --->   Operation 39 'br' 'br_ln454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.70ns)   --->   "%i_12 = add i8 %i_10, i8 1" [patchMaker.cpp:454]   --->   Operation 40 'add' 'i_12' <Predicate = (!icmp_ln454)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.58ns)   --->   "%icmp_ln457 = icmp_eq  i8 %indvar_flatten13, i8 120" [patchMaker.cpp:457]   --->   Operation 41 'icmp' 'icmp_ln457' <Predicate = (!icmp_ln454)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.27ns)   --->   "%select_ln454 = select i1 %icmp_ln457, i3 0, i3 %a" [patchMaker.cpp:454]   --->   Operation 42 'select' 'select_ln454' <Predicate = (!icmp_ln454)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.30ns)   --->   "%select_ln454_1 = select i1 %icmp_ln457, i8 %i_12, i8 %i_10" [patchMaker.cpp:454]   --->   Operation 43 'select' 'select_ln454_1' <Predicate = (!icmp_ln454)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln454 = trunc i8 %select_ln454_1" [patchMaker.cpp:454]   --->   Operation 44 'trunc' 'trunc_ln454' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.12ns)   --->   "%xor_ln454 = xor i1 %icmp_ln457, i1 1" [patchMaker.cpp:454]   --->   Operation 45 'xor' 'xor_ln454' <Predicate = (!icmp_ln454)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.61ns)   --->   "%icmp_ln463 = icmp_eq  i6 %indvar_flatten, i6 24" [patchMaker.cpp:463]   --->   Operation 46 'icmp' 'icmp_ln463' <Predicate = (!icmp_ln454)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.12ns)   --->   "%and_ln454_1 = and i1 %icmp_ln463, i1 %xor_ln454" [patchMaker.cpp:454]   --->   Operation 47 'and' 'and_ln454_1' <Predicate = (!icmp_ln454)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.57ns)   --->   "%add_ln457 = add i3 %select_ln454, i3 1" [patchMaker.cpp:457]   --->   Operation 48 'add' 'add_ln457' <Predicate = (!icmp_ln454)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.12ns)   --->   "%or_ln457 = or i1 %and_ln454_1, i1 %icmp_ln457" [patchMaker.cpp:457]   --->   Operation 49 'or' 'or_ln457' <Predicate = (!icmp_ln454)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln457_1 = select i1 %and_ln454_1, i3 %add_ln457, i3 %select_ln454" [patchMaker.cpp:457]   --->   Operation 50 'select' 'select_ln457_1' <Predicate = (!icmp_ln454)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.70ns)   --->   "%add_ln463_1 = add i6 %indvar_flatten, i6 1" [patchMaker.cpp:463]   --->   Operation 51 'add' 'add_ln463_1' <Predicate = (!icmp_ln454)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.29ns)   --->   "%select_ln463_2 = select i1 %or_ln457, i6 1, i6 %add_ln463_1" [patchMaker.cpp:463]   --->   Operation 52 'select' 'select_ln463_2' <Predicate = (!icmp_ln454)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln457_1 = add i8 %indvar_flatten13, i8 1" [patchMaker.cpp:457]   --->   Operation 53 'add' 'add_ln457_1' <Predicate = (!icmp_ln454)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.30ns)   --->   "%select_ln457_2 = select i1 %icmp_ln457, i8 1, i8 %add_ln457_1" [patchMaker.cpp:457]   --->   Operation 54 'select' 'select_ln457_2' <Predicate = (!icmp_ln454)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 55 [1/1] (0.43ns)   --->   "%add_ln454_4 = add i2 %trunc_ln454, i2 1" [patchMaker.cpp:454]   --->   Operation 55 'add' 'add_ln454_4' <Predicate = (!icmp_ln454)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln474 = zext i2 %add_ln454_4" [patchMaker.cpp:474]   --->   Operation 56 'zext' 'zext_ln474' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %add_ln454_4, i2 0" [patchMaker.cpp:474]   --->   Operation 57 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln474_1 = zext i4 %tmp_s" [patchMaker.cpp:474]   --->   Operation 58 'zext' 'zext_ln474_1' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln474 = add i5 %zext_ln474_1, i5 %zext_ln474" [patchMaker.cpp:474]   --->   Operation 59 'add' 'add_ln474' <Predicate = (!icmp_ln454)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln474_2 = zext i8 %select_ln454_1" [patchMaker.cpp:474]   --->   Operation 60 'zext' 'zext_ln474_2' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln454_1, i2 0" [patchMaker.cpp:474]   --->   Operation 61 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln474_3 = zext i10 %tmp_5" [patchMaker.cpp:474]   --->   Operation 62 'zext' 'zext_ln474_3' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln474_1 = add i11 %zext_ln474_3, i11 %zext_ln474_2" [patchMaker.cpp:474]   --->   Operation 63 'add' 'add_ln474_1' <Predicate = (!icmp_ln454)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 64 [1/1] (0.49ns)   --->   "%icmp_ln469 = icmp_eq  i3 %c, i3 6" [patchMaker.cpp:469]   --->   Operation 64 'icmp' 'icmp_ln469' <Predicate = (!icmp_ln454)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln457)   --->   "%and_ln454 = and i1 %icmp_ln469, i1 %xor_ln454" [patchMaker.cpp:454]   --->   Operation 65 'and' 'and_ln454' <Predicate = (!icmp_ln454)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.27ns)   --->   "%select_ln457 = select i1 %or_ln457, i3 0, i3 %b" [patchMaker.cpp:457]   --->   Operation 66 'select' 'select_ln457' <Predicate = (!icmp_ln454)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln474_4 = zext i3 %select_ln457_1" [patchMaker.cpp:474]   --->   Operation 67 'zext' 'zext_ln474_4' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln474_5 = zext i3 %select_ln457_1" [patchMaker.cpp:474]   --->   Operation 68 'zext' 'zext_ln474_5' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.49ns) (root node of TernaryAdder)   --->   "%add_ln474_2 = add i5 %add_ln474, i5 %zext_ln474_5" [patchMaker.cpp:474]   --->   Operation 69 'add' 'add_ln474_2' <Predicate = (!icmp_ln454)> <Delay = 0.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln474_2, i2 0" [patchMaker.cpp:474]   --->   Operation 70 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln474_6 = zext i7 %tmp_35" [patchMaker.cpp:474]   --->   Operation 71 'zext' 'zext_ln474_6' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln474_3 = add i11 %add_ln474_1, i11 %zext_ln474_4" [patchMaker.cpp:474]   --->   Operation 72 'add' 'add_ln474_3' <Predicate = (!icmp_ln454)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln474_3, i2 0" [patchMaker.cpp:463]   --->   Operation 73 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln463 = zext i13 %tmp_36" [patchMaker.cpp:463]   --->   Operation 74 'zext' 'zext_ln463' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln457)   --->   "%xor_ln457 = xor i1 %icmp_ln463, i1 1" [patchMaker.cpp:457]   --->   Operation 75 'xor' 'xor_ln457' <Predicate = (!icmp_ln454)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln457)   --->   "%or_ln457_1 = or i1 %icmp_ln457, i1 %xor_ln457" [patchMaker.cpp:457]   --->   Operation 76 'or' 'or_ln457_1' <Predicate = (!icmp_ln454)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln457 = and i1 %and_ln454, i1 %or_ln457_1" [patchMaker.cpp:457]   --->   Operation 77 'and' 'and_ln457' <Predicate = (!icmp_ln454)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.57ns)   --->   "%add_ln463 = add i3 %select_ln457, i3 1" [patchMaker.cpp:463]   --->   Operation 78 'add' 'add_ln463' <Predicate = (!icmp_ln454)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln463)   --->   "%or_ln463 = or i1 %and_ln457, i1 %and_ln454_1" [patchMaker.cpp:463]   --->   Operation 79 'or' 'or_ln463' <Predicate = (!icmp_ln454)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln463)   --->   "%or_ln463_1 = or i1 %or_ln463, i1 %icmp_ln457" [patchMaker.cpp:463]   --->   Operation 80 'or' 'or_ln463_1' <Predicate = (!icmp_ln454)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln463 = select i1 %or_ln463_1, i3 0, i3 %c" [patchMaker.cpp:463]   --->   Operation 81 'select' 'select_ln463' <Predicate = (!icmp_ln454)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.27ns)   --->   "%select_ln463_1 = select i1 %and_ln457, i3 %add_ln463, i3 %select_ln457" [patchMaker.cpp:463]   --->   Operation 82 'select' 'select_ln463_1' <Predicate = (!icmp_ln454)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln474_7 = zext i3 %select_ln463_1" [patchMaker.cpp:474]   --->   Operation 83 'zext' 'zext_ln474_7' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.70ns)   --->   "%add_ln474_4 = add i63 %zext_ln474_6, i63 %zext_ln474_7" [patchMaker.cpp:474]   --->   Operation 84 'add' 'add_ln474_4' <Predicate = (!icmp_ln454)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln474 = trunc i63 %add_ln474_4" [patchMaker.cpp:474]   --->   Operation 85 'trunc' 'trunc_ln474' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln474_1 = trunc i63 %add_ln474_4" [patchMaker.cpp:474]   --->   Operation 86 'trunc' 'trunc_ln474_1' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.75ns)   --->   "%add_ln474_5 = add i63 %zext_ln463, i63 %zext_ln474_7" [patchMaker.cpp:474]   --->   Operation 87 'add' 'add_ln474_5' <Predicate = (!icmp_ln454)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln474_2 = trunc i63 %add_ln474_5" [patchMaker.cpp:474]   --->   Operation 88 'trunc' 'trunc_ln474_2' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln474_3 = trunc i63 %add_ln474_5" [patchMaker.cpp:474]   --->   Operation 89 'trunc' 'trunc_ln474_3' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.57ns)   --->   "%add_ln469 = add i3 %select_ln463, i3 1" [patchMaker.cpp:469]   --->   Operation 90 'add' 'add_ln469' <Predicate = (!icmp_ln454)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl5_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln474, i3 0" [patchMaker.cpp:474]   --->   Operation 91 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl6_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln474_1, i1 0" [patchMaker.cpp:474]   --->   Operation 92 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln474 = sub i9 %p_shl5_cast, i9 %p_shl6_cast" [patchMaker.cpp:474]   --->   Operation 93 'sub' 'sub_ln474' <Predicate = (!icmp_ln454)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln474_2, i3 0" [patchMaker.cpp:474]   --->   Operation 94 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln474_3, i1 0" [patchMaker.cpp:474]   --->   Operation 95 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln474_1 = sub i9 %p_shl3_cast, i9 %p_shl4_cast" [patchMaker.cpp:474]   --->   Operation 96 'sub' 'sub_ln474_1' <Predicate = (!icmp_ln454)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln474_8 = zext i3 %select_ln463" [patchMaker.cpp:474]   --->   Operation 97 'zext' 'zext_ln474_8' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln474_6 = add i9 %sub_ln474, i9 %zext_ln474_8" [patchMaker.cpp:474]   --->   Operation 98 'add' 'add_ln474_6' <Predicate = (!icmp_ln454)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln474_9 = zext i9 %add_ln474_6" [patchMaker.cpp:474]   --->   Operation 99 'zext' 'zext_ln474_9' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln474_9" [patchMaker.cpp:474]   --->   Operation 100 'getelementptr' 'patches_parameters_addr' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln474_7 = add i9 %sub_ln474_1, i9 %zext_ln474_8" [patchMaker.cpp:474]   --->   Operation 101 'add' 'add_ln474_7' <Predicate = (!icmp_ln454)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 102 [2/2] (1.19ns)   --->   "%patches_parameters_load = load i9 %patches_parameters_addr" [patchMaker.cpp:474]   --->   Operation 102 'load' 'patches_parameters_load' <Predicate = (!icmp_ln454)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 6 <SV = 5> <Delay = 1.19>
ST_6 : Operation 103 [1/2] (1.19ns)   --->   "%patches_parameters_load = load i9 %patches_parameters_addr" [patchMaker.cpp:474]   --->   Operation 103 'load' 'patches_parameters_load' <Predicate = (!icmp_ln454)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>

State 7 <SV = 6> <Delay = 1.19>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_454_1_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"   --->   Operation 104 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePP0_delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"   --->   Operation 106 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 107 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPP0_delete_patch_perPropertyLengthPP0_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln474_10 = zext i9 %add_ln474_7" [patchMaker.cpp:474]   --->   Operation 110 'zext' 'zext_ln474_10' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%patches_parameters_addr_16 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln474_10" [patchMaker.cpp:474]   --->   Operation 111 'getelementptr' 'patches_parameters_addr_16' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln469 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [patchMaker.cpp:469]   --->   Operation 112 'specloopname' 'specloopname_ln469' <Predicate = (!icmp_ln454)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.19ns)   --->   "%store_ln474 = store i32 %patches_parameters_load, i9 %patches_parameters_addr_16" [patchMaker.cpp:474]   --->   Operation 113 'store' 'store_ln474' <Predicate = (!icmp_ln454)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln454)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.38>
ST_8 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln481 = br void %._crit_edge.loopexit.preheader" [patchMaker.cpp:481]   --->   Operation 115 'br' 'br_ln481' <Predicate = true> <Delay = 0.38>

State 9 <SV = 4> <Delay = 1.74>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten60 = phi i7 %add_ln481_1, void %._crit_edge.loopexit, i7 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:481]   --->   Operation 116 'phi' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%a_2 = phi i3 %select_ln481_1, void %._crit_edge.loopexit, i3 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:481]   --->   Operation 117 'phi' 'a_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%indvar_flatten46 = phi i6 %select_ln487_2, void %._crit_edge.loopexit, i6 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:487]   --->   Operation 118 'phi' 'indvar_flatten46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%b_4 = phi i3 %select_ln487_1, void %._crit_edge.loopexit, i3 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:487]   --->   Operation 119 'phi' 'b_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%c_4 = phi i3 %add_ln493, void %._crit_edge.loopexit, i3 0, void %._crit_edge.loopexit.preheader.preheader" [patchMaker.cpp:493]   --->   Operation 120 'phi' 'c_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.70ns)   --->   "%add_ln481_1 = add i7 %indvar_flatten60, i7 1" [patchMaker.cpp:481]   --->   Operation 121 'add' 'add_ln481_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 122 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.59ns)   --->   "%icmp_ln481 = icmp_eq  i7 %indvar_flatten60, i7 120" [patchMaker.cpp:481]   --->   Operation 123 'icmp' 'icmp_ln481' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln481 = br i1 %icmp_ln481, void %._crit_edge.loopexit, void" [patchMaker.cpp:481]   --->   Operation 124 'br' 'br_ln481' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.57ns)   --->   "%add_ln481 = add i3 %a_2, i3 1" [patchMaker.cpp:481]   --->   Operation 125 'add' 'add_ln481' <Predicate = (!icmp_ln481)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.61ns)   --->   "%icmp_ln487 = icmp_eq  i6 %indvar_flatten46, i6 24" [patchMaker.cpp:487]   --->   Operation 126 'icmp' 'icmp_ln487' <Predicate = (!icmp_ln481)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.27ns)   --->   "%select_ln481 = select i1 %icmp_ln487, i3 0, i3 %b_4" [patchMaker.cpp:481]   --->   Operation 127 'select' 'select_ln481' <Predicate = (!icmp_ln481)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.27ns)   --->   "%select_ln481_1 = select i1 %icmp_ln487, i3 %add_ln481, i3 %a_2" [patchMaker.cpp:481]   --->   Operation 128 'select' 'select_ln481_1' <Predicate = (!icmp_ln481)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln481)   --->   "%xor_ln481 = xor i1 %icmp_ln487, i1 1" [patchMaker.cpp:481]   --->   Operation 129 'xor' 'xor_ln481' <Predicate = (!icmp_ln481)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.49ns)   --->   "%icmp_ln493 = icmp_eq  i3 %c_4, i3 6" [patchMaker.cpp:493]   --->   Operation 130 'icmp' 'icmp_ln493' <Predicate = (!icmp_ln481)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln481 = and i1 %icmp_ln493, i1 %xor_ln481" [patchMaker.cpp:481]   --->   Operation 131 'and' 'and_ln481' <Predicate = (!icmp_ln481)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.57ns)   --->   "%add_ln487 = add i3 %select_ln481, i3 1" [patchMaker.cpp:487]   --->   Operation 132 'add' 'add_ln487' <Predicate = (!icmp_ln481)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln487)   --->   "%or_ln487 = or i1 %and_ln481, i1 %icmp_ln487" [patchMaker.cpp:487]   --->   Operation 133 'or' 'or_ln487' <Predicate = (!icmp_ln481)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln487 = select i1 %or_ln487, i3 0, i3 %c_4" [patchMaker.cpp:487]   --->   Operation 134 'select' 'select_ln487' <Predicate = (!icmp_ln481)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.27ns)   --->   "%select_ln487_1 = select i1 %and_ln481, i3 %add_ln487, i3 %select_ln481" [patchMaker.cpp:487]   --->   Operation 135 'select' 'select_ln487_1' <Predicate = (!icmp_ln481)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.57ns)   --->   "%add_ln493 = add i3 %select_ln487, i3 1" [patchMaker.cpp:493]   --->   Operation 136 'add' 'add_ln493' <Predicate = (!icmp_ln481)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (0.70ns)   --->   "%add_ln487_1 = add i6 %indvar_flatten46, i6 1" [patchMaker.cpp:487]   --->   Operation 137 'add' 'add_ln487_1' <Predicate = (!icmp_ln481)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.29ns)   --->   "%select_ln487_2 = select i1 %icmp_ln487, i6 1, i6 %add_ln487_1" [patchMaker.cpp:487]   --->   Operation 138 'select' 'select_ln487_2' <Predicate = (!icmp_ln481)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 5> <Delay = 1.54>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln481_1, i2 0" [patchMaker.cpp:498]   --->   Operation 139 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i5 %tmp_6" [patchMaker.cpp:498]   --->   Operation 140 'zext' 'zext_ln498' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln498 = add i7 %zext_ln498, i7 40" [patchMaker.cpp:498]   --->   Operation 141 'add' 'add_ln498' <Predicate = (!icmp_ln481)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln498_1 = zext i3 %select_ln487_1" [patchMaker.cpp:498]   --->   Operation 142 'zext' 'zext_ln498_1' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln498_1 = add i7 %add_ln498, i7 %zext_ln498_1" [patchMaker.cpp:498]   --->   Operation 143 'add' 'add_ln498_1' <Predicate = (!icmp_ln481)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln498 = trunc i7 %add_ln498_1" [patchMaker.cpp:498]   --->   Operation 144 'trunc' 'trunc_ln498' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl9_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln498, i3 0" [patchMaker.cpp:498]   --->   Operation 145 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %add_ln498_1, i1 0" [patchMaker.cpp:498]   --->   Operation 146 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln498_2 = zext i8 %tmp_37" [patchMaker.cpp:498]   --->   Operation 147 'zext' 'zext_ln498_2' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln498 = sub i9 %p_shl9_cast, i9 %zext_ln498_2" [patchMaker.cpp:498]   --->   Operation 148 'sub' 'sub_ln498' <Predicate = (!icmp_ln481)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln498_3 = zext i3 %select_ln487" [patchMaker.cpp:498]   --->   Operation 149 'zext' 'zext_ln498_3' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln498_2 = add i9 %sub_ln498, i9 %zext_ln498_3" [patchMaker.cpp:498]   --->   Operation 150 'add' 'add_ln498_2' <Predicate = (!icmp_ln481)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 11 <SV = 6> <Delay = 1.19>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePP1_delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 152 'speclooptripcount' 'empty_86' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 153 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPP1_delete_patch_perPropertyLengthPP1_str"   --->   Operation 154 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 155 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln498_4 = zext i9 %add_ln498_2" [patchMaker.cpp:498]   --->   Operation 156 'zext' 'zext_ln498_4' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%patches_parameters_addr_17 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln498_4" [patchMaker.cpp:498]   --->   Operation 157 'getelementptr' 'patches_parameters_addr_17' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln493 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [patchMaker.cpp:493]   --->   Operation 158 'specloopname' 'specloopname_ln493' <Predicate = (!icmp_ln481)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.19ns)   --->   "%store_ln498 = store i32 0, i9 %patches_parameters_addr_17" [patchMaker.cpp:498]   --->   Operation 159 'store' 'store_ln498' <Predicate = (!icmp_ln481)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit.preheader"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!icmp_ln481)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%ret_ln502 = ret" [patchMaker.cpp:502]   --->   Operation 161 'ret' 'ret_ln502' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 2.12ns
The critical path consists of the following:
	wire read on port 'n_patches' [4]  (0 ns)
	'add' operation ('add_ln454', patchMaker.cpp:454) [8]  (0 ns)
	'sub' operation ('sub_ln454', patchMaker.cpp:454) [9]  (0.838 ns)
	'icmp' operation ('empty', patchMaker.cpp:454) [10]  (0.581 ns)
	'select' operation ('umax16', patchMaker.cpp:454) [11]  (0 ns)
	'add' operation ('add_ln454_1', patchMaker.cpp:454) [12]  (0.705 ns)

 <State 2>: 1.61ns
The critical path consists of the following:
	'add' operation ('add_ln454_2', patchMaker.cpp:454) [13]  (0 ns)
	'sub' operation ('sub_ln454_1', patchMaker.cpp:454) [14]  (0.838 ns)
	'sub' operation ('bound19', patchMaker.cpp:454) [18]  (0.775 ns)

 <State 3>: 1.71ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten13', patchMaker.cpp:457) with incoming values : ('select_ln457_2', patchMaker.cpp:457) [23]  (0 ns)
	'icmp' operation ('icmp_ln457', patchMaker.cpp:457) [35]  (0.581 ns)
	'select' operation ('select_ln454', patchMaker.cpp:454) [36]  (0.278 ns)
	'add' operation ('add_ln457', patchMaker.cpp:457) [54]  (0.572 ns)
	'select' operation ('select_ln457_1', patchMaker.cpp:457) [58]  (0.278 ns)

 <State 4>: 1.88ns
The critical path consists of the following:
	'select' operation ('select_ln457', patchMaker.cpp:457) [57]  (0.278 ns)
	'add' operation ('add_ln463', patchMaker.cpp:463) [71]  (0.572 ns)
	'select' operation ('select_ln463_1', patchMaker.cpp:463) [76]  (0.278 ns)
	'add' operation ('add_ln474_5', patchMaker.cpp:474) [84]  (0.755 ns)

 <State 5>: 2.01ns
The critical path consists of the following:
	'sub' operation ('sub_ln474', patchMaker.cpp:474) [83]  (0 ns)
	'add' operation ('add_ln474_6', patchMaker.cpp:474) [92]  (0.818 ns)
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:474) [94]  (0 ns)
	'load' operation ('patches_parameters_load', patchMaker.cpp:474) on array 'patches_parameters' [99]  (1.2 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'load' operation ('patches_parameters_load', patchMaker.cpp:474) on array 'patches_parameters' [99]  (1.2 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_addr_16', patchMaker.cpp:474) [97]  (0 ns)
	'store' operation ('store_ln474', patchMaker.cpp:474) of variable 'patches_parameters_load', patchMaker.cpp:474 on array 'patches_parameters' [100]  (1.2 ns)

 <State 8>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten60', patchMaker.cpp:481) with incoming values : ('add_ln481_1', patchMaker.cpp:481) [110]  (0.387 ns)

 <State 9>: 1.75ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten46', patchMaker.cpp:487) with incoming values : ('select_ln487_2', patchMaker.cpp:487) [112]  (0 ns)
	'icmp' operation ('icmp_ln487', patchMaker.cpp:487) [123]  (0.619 ns)
	'select' operation ('select_ln481', patchMaker.cpp:481) [124]  (0.278 ns)
	'add' operation ('add_ln487', patchMaker.cpp:487) [133]  (0.572 ns)
	'select' operation ('select_ln487_1', patchMaker.cpp:487) [137]  (0.278 ns)

 <State 10>: 1.54ns
The critical path consists of the following:
	'add' operation ('add_ln498', patchMaker.cpp:498) [128]  (0 ns)
	'add' operation ('add_ln498_1', patchMaker.cpp:498) [139]  (0.723 ns)
	'sub' operation ('sub_ln498', patchMaker.cpp:498) [144]  (0 ns)
	'add' operation ('add_ln498_2', patchMaker.cpp:498) [147]  (0.818 ns)

 <State 11>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('patches_parameters_addr_17', patchMaker.cpp:498) [149]  (0 ns)
	'store' operation ('store_ln498', patchMaker.cpp:498) of constant 0 on array 'patches_parameters' [151]  (1.2 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
