<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Ecompass: RI_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Ecompass
   &#160;<span id="projectnumber">version1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_r_i___type_def-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">RI_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32l152xe.html">Stm32l152xe</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Routing Interface.  
 <a href="struct_r_i___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32l152xe_8h_source.html">stm32l152xe.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:adb5a93377d850e81160dc037c5995029"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#adb5a93377d850e81160dc037c5995029">ICR</a></td></tr>
<tr class="separator:adb5a93377d850e81160dc037c5995029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e22b5b4cb660a876e185c9c2225f45f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a0e22b5b4cb660a876e185c9c2225f45f">ASCR1</a></td></tr>
<tr class="separator:a0e22b5b4cb660a876e185c9c2225f45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef72e9f5e1d864dde15d636219ac58d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#aeef72e9f5e1d864dde15d636219ac58d">ASCR2</a></td></tr>
<tr class="separator:aeef72e9f5e1d864dde15d636219ac58d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a807f9b63b7cb1357354fb8f7e07bfbb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a807f9b63b7cb1357354fb8f7e07bfbb0">HYSCR1</a></td></tr>
<tr class="separator:a807f9b63b7cb1357354fb8f7e07bfbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8a23d4df42b1d0ca4d902e1f13a61d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a2b8a23d4df42b1d0ca4d902e1f13a61d">HYSCR2</a></td></tr>
<tr class="separator:a2b8a23d4df42b1d0ca4d902e1f13a61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd74384be92e97899cb4d7477962d50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a0dd74384be92e97899cb4d7477962d50">HYSCR3</a></td></tr>
<tr class="separator:a0dd74384be92e97899cb4d7477962d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad54de1fa4e48c8bd79e0afcfeb2bac27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#ad54de1fa4e48c8bd79e0afcfeb2bac27">HYSCR4</a></td></tr>
<tr class="separator:ad54de1fa4e48c8bd79e0afcfeb2bac27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4063fdb02d5f7c244eebacfb5ece688b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a4063fdb02d5f7c244eebacfb5ece688b">ASMR1</a></td></tr>
<tr class="separator:a4063fdb02d5f7c244eebacfb5ece688b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ea65b0b1754359eb5255746373440"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#ae81ea65b0b1754359eb5255746373440">CMR1</a></td></tr>
<tr class="separator:ae81ea65b0b1754359eb5255746373440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8dc783b491b761709af5dccadc146c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#adb8dc783b491b761709af5dccadc146c">CICR1</a></td></tr>
<tr class="separator:adb8dc783b491b761709af5dccadc146c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ae96e8e67a2e25231c369ec3ce64fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a84ae96e8e67a2e25231c369ec3ce64fd">ASMR2</a></td></tr>
<tr class="separator:a84ae96e8e67a2e25231c369ec3ce64fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a404abfb80f04249dbbcd2beffe6565cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a404abfb80f04249dbbcd2beffe6565cf">CMR2</a></td></tr>
<tr class="separator:a404abfb80f04249dbbcd2beffe6565cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3cf44093000cbee15ecd8a1f4d72a76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#ab3cf44093000cbee15ecd8a1f4d72a76">CICR2</a></td></tr>
<tr class="separator:ab3cf44093000cbee15ecd8a1f4d72a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0e73266695441ad0ff3e4c03d4ea1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a5a0e73266695441ad0ff3e4c03d4ea1e">ASMR3</a></td></tr>
<tr class="separator:a5a0e73266695441ad0ff3e4c03d4ea1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada63b9af8e49cf86f4f5f84daf478681"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#ada63b9af8e49cf86f4f5f84daf478681">CMR3</a></td></tr>
<tr class="separator:ada63b9af8e49cf86f4f5f84daf478681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19be14627876a809ff22635b08c36c00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a19be14627876a809ff22635b08c36c00">CICR3</a></td></tr>
<tr class="separator:a19be14627876a809ff22635b08c36c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266d53ada048f0f62a78809fcd63637c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a266d53ada048f0f62a78809fcd63637c">ASMR4</a></td></tr>
<tr class="separator:a266d53ada048f0f62a78809fcd63637c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab315f735e34d8cf08f237985c14189de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#ab315f735e34d8cf08f237985c14189de">CMR4</a></td></tr>
<tr class="separator:ab315f735e34d8cf08f237985c14189de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3328085320fa08ef3da923ad8de58b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#afc3328085320fa08ef3da923ad8de58b">CICR4</a></td></tr>
<tr class="separator:afc3328085320fa08ef3da923ad8de58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addceda51c65c2dd65358b57d2bfe427f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#addceda51c65c2dd65358b57d2bfe427f">ASMR5</a></td></tr>
<tr class="separator:addceda51c65c2dd65358b57d2bfe427f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8420afd46307f2496b891ace29b83d75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#a8420afd46307f2496b891ace29b83d75">CMR5</a></td></tr>
<tr class="separator:a8420afd46307f2496b891ace29b83d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7eaf8edd5c94b81df8de1200a0c66b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_i___type_def.html#ae7eaf8edd5c94b81df8de1200a0c66b9">CICR5</a></td></tr>
<tr class="separator:ae7eaf8edd5c94b81df8de1200a0c66b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Routing Interface. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a0e22b5b4cb660a876e185c9c2225f45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e22b5b4cb660a876e185c9c2225f45f">&#9670;&nbsp;</a></span>ASCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::ASCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI analog switches control register, Address offset: 0x04 </p>

</div>
</div>
<a id="aeef72e9f5e1d864dde15d636219ac58d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef72e9f5e1d864dde15d636219ac58d">&#9670;&nbsp;</a></span>ASCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::ASCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI analog switch control register 2, Address offset: 0x08 </p>

</div>
</div>
<a id="a4063fdb02d5f7c244eebacfb5ece688b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4063fdb02d5f7c244eebacfb5ece688b">&#9670;&nbsp;</a></span>ASMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::ASMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Analog switch mode register 1, Address offset: 0x1C </p>

</div>
</div>
<a id="a84ae96e8e67a2e25231c369ec3ce64fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ae96e8e67a2e25231c369ec3ce64fd">&#9670;&nbsp;</a></span>ASMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::ASMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Analog switch mode register 2, Address offset: 0x28 </p>

</div>
</div>
<a id="a5a0e73266695441ad0ff3e4c03d4ea1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0e73266695441ad0ff3e4c03d4ea1e">&#9670;&nbsp;</a></span>ASMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::ASMR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Analog switch mode register 3, Address offset: 0x34 </p>

</div>
</div>
<a id="a266d53ada048f0f62a78809fcd63637c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a266d53ada048f0f62a78809fcd63637c">&#9670;&nbsp;</a></span>ASMR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::ASMR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Analog switch mode register 4, Address offset: 0x40 </p>

</div>
</div>
<a id="addceda51c65c2dd65358b57d2bfe427f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addceda51c65c2dd65358b57d2bfe427f">&#9670;&nbsp;</a></span>ASMR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::ASMR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Analog switch mode register 5, Address offset: 0x4C </p>

</div>
</div>
<a id="adb8dc783b491b761709af5dccadc146c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8dc783b491b761709af5dccadc146c">&#9670;&nbsp;</a></span>CICR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::CICR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel Iden for capture register 1, Address offset: 0x24 </p>

</div>
</div>
<a id="ab3cf44093000cbee15ecd8a1f4d72a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3cf44093000cbee15ecd8a1f4d72a76">&#9670;&nbsp;</a></span>CICR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::CICR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel Iden for capture register 2, Address offset: 0x30 </p>

</div>
</div>
<a id="a19be14627876a809ff22635b08c36c00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19be14627876a809ff22635b08c36c00">&#9670;&nbsp;</a></span>CICR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::CICR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel Iden for capture register 3, Address offset: 0x3C </p>

</div>
</div>
<a id="afc3328085320fa08ef3da923ad8de58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc3328085320fa08ef3da923ad8de58b">&#9670;&nbsp;</a></span>CICR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::CICR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel Iden for capture register 4, Address offset: 0x48 </p>

</div>
</div>
<a id="ae7eaf8edd5c94b81df8de1200a0c66b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7eaf8edd5c94b81df8de1200a0c66b9">&#9670;&nbsp;</a></span>CICR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::CICR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel Iden for capture register 5, Address offset: 0x54 </p>

</div>
</div>
<a id="ae81ea65b0b1754359eb5255746373440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81ea65b0b1754359eb5255746373440">&#9670;&nbsp;</a></span>CMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::CMR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel mask register 1, Address offset: 0x20 </p>

</div>
</div>
<a id="a404abfb80f04249dbbcd2beffe6565cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a404abfb80f04249dbbcd2beffe6565cf">&#9670;&nbsp;</a></span>CMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::CMR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel mask register 2, Address offset: 0x2C </p>

</div>
</div>
<a id="ada63b9af8e49cf86f4f5f84daf478681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada63b9af8e49cf86f4f5f84daf478681">&#9670;&nbsp;</a></span>CMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::CMR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel mask register 3, Address offset: 0x38 </p>

</div>
</div>
<a id="ab315f735e34d8cf08f237985c14189de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab315f735e34d8cf08f237985c14189de">&#9670;&nbsp;</a></span>CMR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::CMR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel mask register 4, Address offset: 0x44 </p>

</div>
</div>
<a id="a8420afd46307f2496b891ace29b83d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8420afd46307f2496b891ace29b83d75">&#9670;&nbsp;</a></span>CMR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::CMR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Channel mask register 5, Address offset: 0x50 </p>

</div>
</div>
<a id="a807f9b63b7cb1357354fb8f7e07bfbb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a807f9b63b7cb1357354fb8f7e07bfbb0">&#9670;&nbsp;</a></span>HYSCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::HYSCR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI hysteresis control register, Address offset: 0x0C </p>

</div>
</div>
<a id="a2b8a23d4df42b1d0ca4d902e1f13a61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b8a23d4df42b1d0ca4d902e1f13a61d">&#9670;&nbsp;</a></span>HYSCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::HYSCR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Hysteresis control register, Address offset: 0x10 </p>

</div>
</div>
<a id="a0dd74384be92e97899cb4d7477962d50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd74384be92e97899cb4d7477962d50">&#9670;&nbsp;</a></span>HYSCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::HYSCR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Hysteresis control register, Address offset: 0x14 </p>

</div>
</div>
<a id="ad54de1fa4e48c8bd79e0afcfeb2bac27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad54de1fa4e48c8bd79e0afcfeb2bac27">&#9670;&nbsp;</a></span>HYSCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::HYSCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI Hysteresis control register, Address offset: 0x18 </p>

</div>
</div>
<a id="adb5a93377d850e81160dc037c5995029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5a93377d850e81160dc037c5995029">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RI_TypeDef::ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RI input capture register, Address offset: 0x00 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Drivers/CMSIS/Device/ST/STM32L1xx/Include/<a class="el" href="stm32l152xe_8h_source.html">stm32l152xe.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
