// Seed: 11754293
macromodule module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output wor  id_2,
    output wand id_3,
    output tri  id_4,
    input  wor  id_5
);
  wire id_7;
  wire id_8, id_9;
  assign id_7 = id_7;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input supply1 id_2,
    output supply1 id_3,
    output wor id_4,
    output wor id_5,
    input supply1 id_6,
    input wire id_7,
    input tri0 id_8,
    input uwire id_9,
    output wor id_10,
    input tri1 id_11,
    input wand id_12,
    input uwire id_13,
    input tri1 id_14,
    inout supply1 id_15,
    input wand id_16
);
  wire id_18;
  module_0(
      id_15, id_16, id_4, id_4, id_4, id_13
  );
endmodule
