WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 13317183 heartbeat IPC: 0.924459 cumulative IPC: 0.924459 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 24090768 heartbeat IPC: 0.928197 cumulative IPC: 0.926324 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 34928021 heartbeat IPC: 0.922744 cumulative IPC: 0.925128 (Simulation time: 0 hr 2 min 3 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 45713527 heartbeat IPC: 0.927171 cumulative IPC: 0.925637 (Simulation time: 0 hr 2 min 38 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 56565194 heartbeat IPC: 0.921518 cumulative IPC: 0.924811 (Simulation time: 0 hr 3 min 14 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 54065154 cumulative IPC: 0.924811 (Simulation time: 0 hr 3 min 14 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 54065154 (Simulation time: 0 hr 3 min 14 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/623.xalancbmk_s-165B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.924811 instructions: 50000000 cycles: 54065154
CPU 0 Branch Prediction Accuracy: 94.5867% MPKI: 15.0964 Average ROB Occupancy at Mispredict: 35.1145
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 15.0964
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     951401  HIT:     314131  MISS:     637270
LLC LOAD         ACCESS:     950686  HIT:     313750  MISS:     636936
LLC RFO          ACCESS:        280  HIT:          0  MISS:        280
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:        375  HIT:        375  MISS:          0
LLC TRANSLATION  ACCESS:         60  HIT:          6  MISS:         54
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 83.1155 cycles
cpu0_DTLB TOTAL       ACCESS:   14305949  HIT:   14200346  MISS:     105603
cpu0_DTLB LOAD         ACCESS:   14305949  HIT:   14200346  MISS:     105603
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 1.71315 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14783290  HIT:   10965406  MISS:    3817884
cpu0_L1D LOAD         ACCESS:   14126941  HIT:   10311306  MISS:    3815635
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:     656260  HIT:     654100  MISS:       2160
cpu0_L1D TRANSLATION  ACCESS:         89  HIT:          0  MISS:         89
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 21.783 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     951618  HIT:        593  MISS:     951025
cpu0_L2C LOAD         ACCESS:     950903  HIT:        218  MISS:     950685
cpu0_L2C RFO          ACCESS:        280  HIT:          0  MISS:        280
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        375  HIT:        375  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         60  HIT:          0  MISS:         60
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 76.3648 cycles
cpu0_STLB TOTAL       ACCESS:      17493  HIT:      17433  MISS:         60
cpu0_STLB LOAD         ACCESS:      17493  HIT:      17433  MISS:         60
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 681.584 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     597689
  ROW_BUFFER_MISS:      39582
 AVG DBUS CONGESTED CYCLE:     3.8999
 WQ ROW_BUFFER_HIT:         39
  ROW_BUFFER_MISS:        275  FULL:          0
