Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/codjstu_design/lab5/Top_tb_isim_beh.exe -prj E:/codjstu_design/lab5/Top_tb_beh.prj work.Top_tb work.glbl 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/codjstu_design/lab5/signext.v" into library work
Analyzing Verilog file "E:/codjstu_design/lab5/Register.v" into library work
Analyzing Verilog file "E:/codjstu_design/lab5/inst_memory.v" into library work
Analyzing Verilog file "E:/codjstu_design/lab5/data_memory.v" into library work
Analyzing Verilog file "E:/codjstu_design/lab5/ctr.v" into library work
Analyzing Verilog file "E:/codjstu_design/lab5/ALUCtr.v" into library work
Analyzing Verilog file "E:/codjstu_design/lab5/alu.v" into library work
Analyzing Verilog file "E:/codjstu_design/lab5/top.v" into library work
Analyzing Verilog file "E:/codjstu_design/lab5/Top_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 104856 KB
Fuse CPU Usage: 202 ms
Compiling module inst_memory
Compiling module ctr
Compiling module register
Compiling module ALUCtr
Compiling module alu
Compiling module data_memory
Compiling module signext
Compiling module top
Compiling module Top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable E:/codjstu_design/lab5/Top_tb_isim_beh.exe
Fuse Memory Usage: 111496 KB
Fuse CPU Usage: 249 ms
