Source Block: hdl/library/common/util_dec256sinc24b.v@51:61@HdlIdDef
  reg [36:0]  acc2 = 37'h0;
  reg [36:0]  acc3 = 37'h0;
  reg [36:0]  acc3_d = 37'h0;
  reg [36:0]  diff1 = 37'h0;
  reg [36:0]  diff2 = 37'h0;
  reg [36:0]  diff3 = 37'h0;
  reg [36:0]  diff1_d = 37'h0;
  reg [36:0]  diff2_d = 37'h0;
  reg [15:0]  word_count = 16'h0;
  reg         word_en = 1'b0;
  reg         enable = 1'b0;

Diff Content:
- 56   reg [36:0]  diff3 = 37'h0;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/util_dec256sinc24b.v@47:57
  /* Data is read on positive clk edge */

  reg [36:0]  data_int = 37'h0;
  reg [36:0]  acc1 = 37'h0;
  reg [36:0]  acc2 = 37'h0;
  reg [36:0]  acc3 = 37'h0;
  reg [36:0]  acc3_d = 37'h0;
  reg [36:0]  diff1 = 37'h0;
  reg [36:0]  diff2 = 37'h0;
  reg [36:0]  diff3 = 37'h0;
  reg [36:0]  diff1_d = 37'h0;

Clone Blocks 2:
hdl/library/common/util_dec256sinc24b.v@53:63
  reg [36:0]  acc3_d = 37'h0;
  reg [36:0]  diff1 = 37'h0;
  reg [36:0]  diff2 = 37'h0;
  reg [36:0]  diff3 = 37'h0;
  reg [36:0]  diff1_d = 37'h0;
  reg [36:0]  diff2_d = 37'h0;
  reg [15:0]  word_count = 16'h0;
  reg         word_en = 1'b0;
  reg         enable = 1'b0;

  /* Perform the Sinc action */

Clone Blocks 3:
hdl/library/common/util_dec256sinc24b.v@54:64
  reg [36:0]  diff1 = 37'h0;
  reg [36:0]  diff2 = 37'h0;
  reg [36:0]  diff3 = 37'h0;
  reg [36:0]  diff1_d = 37'h0;
  reg [36:0]  diff2_d = 37'h0;
  reg [15:0]  word_count = 16'h0;
  reg         word_en = 1'b0;
  reg         enable = 1'b0;

  /* Perform the Sinc action */


Clone Blocks 4:
hdl/library/common/util_dec256sinc24b.v@48:58

  reg [36:0]  data_int = 37'h0;
  reg [36:0]  acc1 = 37'h0;
  reg [36:0]  acc2 = 37'h0;
  reg [36:0]  acc3 = 37'h0;
  reg [36:0]  acc3_d = 37'h0;
  reg [36:0]  diff1 = 37'h0;
  reg [36:0]  diff2 = 37'h0;
  reg [36:0]  diff3 = 37'h0;
  reg [36:0]  diff1_d = 37'h0;
  reg [36:0]  diff2_d = 37'h0;

Clone Blocks 5:
hdl/library/common/util_dec256sinc24b.v@46:56

  /* Data is read on positive clk edge */

  reg [36:0]  data_int = 37'h0;
  reg [36:0]  acc1 = 37'h0;
  reg [36:0]  acc2 = 37'h0;
  reg [36:0]  acc3 = 37'h0;
  reg [36:0]  acc3_d = 37'h0;
  reg [36:0]  diff1 = 37'h0;
  reg [36:0]  diff2 = 37'h0;
  reg [36:0]  diff3 = 37'h0;

Clone Blocks 6:
hdl/library/common/util_dec256sinc24b.v@52:62
  reg [36:0]  acc3 = 37'h0;
  reg [36:0]  acc3_d = 37'h0;
  reg [36:0]  diff1 = 37'h0;
  reg [36:0]  diff2 = 37'h0;
  reg [36:0]  diff3 = 37'h0;
  reg [36:0]  diff1_d = 37'h0;
  reg [36:0]  diff2_d = 37'h0;
  reg [15:0]  word_count = 16'h0;
  reg         word_en = 1'b0;
  reg         enable = 1'b0;


Clone Blocks 7:
hdl/library/common/util_dec256sinc24b.v@50:60
  reg [36:0]  acc1 = 37'h0;
  reg [36:0]  acc2 = 37'h0;
  reg [36:0]  acc3 = 37'h0;
  reg [36:0]  acc3_d = 37'h0;
  reg [36:0]  diff1 = 37'h0;
  reg [36:0]  diff2 = 37'h0;
  reg [36:0]  diff3 = 37'h0;
  reg [36:0]  diff1_d = 37'h0;
  reg [36:0]  diff2_d = 37'h0;
  reg [15:0]  word_count = 16'h0;
  reg         word_en = 1'b0;

Clone Blocks 8:
hdl/library/common/util_dec256sinc24b.v@49:59
  reg [36:0]  data_int = 37'h0;
  reg [36:0]  acc1 = 37'h0;
  reg [36:0]  acc2 = 37'h0;
  reg [36:0]  acc3 = 37'h0;
  reg [36:0]  acc3_d = 37'h0;
  reg [36:0]  diff1 = 37'h0;
  reg [36:0]  diff2 = 37'h0;
  reg [36:0]  diff3 = 37'h0;
  reg [36:0]  diff1_d = 37'h0;
  reg [36:0]  diff2_d = 37'h0;
  reg [15:0]  word_count = 16'h0;

