0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab6/lab6_4_1/lab6_4_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_4_1/lab6_4_1.srcs/sources_1/new/Parallel_in_serial_out_load_enable_behavior.v,1583964096,verilog,,C:/Users/lucas/Documents/fpga/lab6/lab6_4_1/lab6_4_1.srcs/sources_1/new/Parallel_in_serial_out_load_enable_behavior_tb.v,,Parallel_in_serial_out_load_enable_behavior,,,,,,,,
C:/Users/lucas/Documents/fpga/lab6/lab6_4_1/lab6_4_1.srcs/sources_1/new/Parallel_in_serial_out_load_enable_behavior_tb.v,1583398600,verilog,,,,Parallel_in_serial_out_load_enable_behavior_tb,,,,,,,,
