Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 28 17:31:13 2025
| Host         : LAPTOP-443U93OR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file F:/pc_fa_15_4/timing_report_pc_fa_15_4.txt
| Design       : pc_fa_15_4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[8]
                            (input port)
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.853ns  (logic 5.650ns (38.036%)  route 9.204ns (61.964%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  d[8] (IN)
                         net (fo=0)                   0.000     0.000    d[8]
    T8                                                                r  d_IBUF[8]_inst/I
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  d_IBUF[8]_inst/O
                         net (fo=4, routed)           4.975     6.472    d_IBUF[8]
    SLICE_X0Y80                                                       r  count_out_OBUF[3]_inst_i_12/I3
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     6.596 r  count_out_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.769     7.365    count_out_OBUF[3]_inst_i_12_n_0
    SLICE_X0Y82                                                       r  count_out_OBUF[3]_inst_i_4/I4
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.489 r  count_out_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.646     8.136    counter_inst/c1
    SLICE_X0Y83                                                       r  count_out_OBUF[2]_inst_i_1/I1
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.150     8.286 r  count_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.813    11.099    count_out_OBUF[2]
    J13                                                               r  count_out_OBUF[2]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         3.755    14.853 r  count_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.853    count_out[2]
    J13                                                               r  count_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[8]
                            (input port)
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.710ns  (logic 5.821ns (39.576%)  route 8.888ns (60.424%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  d[8] (IN)
                         net (fo=0)                   0.000     0.000    d[8]
    T8                                                                r  d_IBUF[8]_inst/I
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  d_IBUF[8]_inst/O
                         net (fo=4, routed)           4.975     6.472    d_IBUF[8]
    SLICE_X0Y80                                                       r  count_out_OBUF[1]_inst_i_4/I0
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.624 r  count_out_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.682     7.307    counter_inst/pc_7_3_2/s1
    SLICE_X0Y80                                                       r  count_out_OBUF[1]_inst_i_3/I3
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.332     7.639 r  count_out_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.417     8.056    counter_inst/output2[0]
    SLICE_X0Y82                                                       r  count_out_OBUF[0]_inst_i_1/I0
    SLICE_X0Y82          LUT3 (Prop_lut3_I0_O)        0.118     8.174 r  count_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.813    10.987    count_out_OBUF[0]
    H17                                                               r  count_out_OBUF[0]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         3.722    14.710 r  count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.710    count_out[0]
    H17                                                               r  count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[8]
                            (input port)
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.011ns  (logic 5.640ns (40.255%)  route 8.371ns (59.745%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  d[8] (IN)
                         net (fo=0)                   0.000     0.000    d[8]
    T8                                                                r  d_IBUF[8]_inst/I
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  d_IBUF[8]_inst/O
                         net (fo=4, routed)           4.975     6.472    d_IBUF[8]
    SLICE_X0Y80                                                       r  count_out_OBUF[1]_inst_i_4/I0
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.152     6.624 r  count_out_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.682     7.307    counter_inst/pc_7_3_2/s1
    SLICE_X0Y80                                                       r  count_out_OBUF[1]_inst_i_3/I3
    SLICE_X0Y80          LUT5 (Prop_lut5_I3_O)        0.332     7.639 r  count_out_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.417     8.056    counter_inst/output2[0]
    SLICE_X0Y82                                                       r  count_out_OBUF[1]_inst_i_1/I3
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.124     8.180 r  count_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.296    10.476    count_out_OBUF[1]
    K15                                                               r  count_out_OBUF[1]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         3.535    14.011 r  count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.011    count_out[1]
    K15                                                               r  count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[8]
                            (input port)
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.478ns  (logic 5.420ns (40.212%)  route 8.058ns (59.788%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  d[8] (IN)
                         net (fo=0)                   0.000     0.000    d[8]
    T8                                                                r  d_IBUF[8]_inst/I
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  d_IBUF[8]_inst/O
                         net (fo=4, routed)           4.975     6.472    d_IBUF[8]
    SLICE_X0Y80                                                       r  count_out_OBUF[3]_inst_i_12/I3
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.124     6.596 r  count_out_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.769     7.365    count_out_OBUF[3]_inst_i_12_n_0
    SLICE_X0Y82                                                       r  count_out_OBUF[3]_inst_i_4/I4
    SLICE_X0Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.489 r  count_out_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.646     8.136    counter_inst/c1
    SLICE_X0Y83                                                       r  count_out_OBUF[3]_inst_i_1/I2
    SLICE_X0Y83          LUT5 (Prop_lut5_I2_O)        0.124     8.260 r  count_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.927    count_out_OBUF[3]
    N14                                                               r  count_out_OBUF[3]_inst/I
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.478 r  count_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.478    count_out[3]
    N14                                                               r  count_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[2]
                            (input port)
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.594ns (62.901%)  route 0.940ns (37.099%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  d[2] (IN)
                         net (fo=0)                   0.000     0.000    d[2]
    M13                                                               r  d_IBUF[2]_inst/I
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  d_IBUF[2]_inst/O
                         net (fo=3, routed)           0.453     0.706    d_IBUF[2]
    SLICE_X0Y83                                                       r  count_out_OBUF[3]_inst_i_5/I4
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.045     0.751 r  count_out_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.169     0.920    counter_inst/output1[2]
    SLICE_X0Y83                                                       r  count_out_OBUF[3]_inst_i_1/I3
    SLICE_X0Y83          LUT5 (Prop_lut5_I3_O)        0.045     0.965 r  count_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.283    count_out_OBUF[3]
    N14                                                               r  count_out_OBUF[3]_inst/I
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.534 r  count_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.534    count_out[3]
    N14                                                               r  count_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[5]
                            (input port)
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 1.662ns (56.877%)  route 1.260ns (43.123%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  d[5] (IN)
                         net (fo=0)                   0.000     0.000    d[5]
    T18                                                               r  d_IBUF[5]_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  d_IBUF[5]_inst/O
                         net (fo=3, routed)           0.423     0.688    d_IBUF[5]
    SLICE_X0Y82                                                       r  count_out_OBUF[1]_inst_i_2/I0
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.049     0.737 r  count_out_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.238     0.975    counter_inst/output1[0]
    SLICE_X0Y82                                                       r  count_out_OBUF[1]_inst_i_1/I2
    SLICE_X0Y82          LUT5 (Prop_lut5_I2_O)        0.112     1.087 r  count_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.599     1.686    count_out_OBUF[1]
    K15                                                               r  count_out_OBUF[1]_inst/I
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.922 r  count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.922    count_out[1]
    K15                                                               r  count_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[2]
                            (input port)
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.100ns  (logic 1.661ns (53.585%)  route 1.439ns (46.415%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  d[2] (IN)
                         net (fo=0)                   0.000     0.000    d[2]
    M13                                                               r  d_IBUF[2]_inst/I
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  d_IBUF[2]_inst/O
                         net (fo=3, routed)           0.453     0.706    d_IBUF[2]
    SLICE_X0Y83                                                       r  count_out_OBUF[3]_inst_i_5/I4
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.045     0.751 r  count_out_OBUF[3]_inst_i_5/O
                         net (fo=2, routed)           0.169     0.920    counter_inst/output1[2]
    SLICE_X0Y83                                                       r  count_out_OBUF[2]_inst_i_1/I4
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.048     0.968 r  count_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.817     1.785    count_out_OBUF[2]
    J13                                                               r  count_out_OBUF[2]_inst/I
    J13                  OBUF (Prop_obuf_I_O)         1.315     3.100 r  count_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.100    count_out[2]
    J13                                                               r  count_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d[5]
                            (input port)
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.187ns  (logic 1.708ns (53.611%)  route 1.478ns (46.389%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  d[5] (IN)
                         net (fo=0)                   0.000     0.000    d[5]
    T18                                                               r  d_IBUF[5]_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  d_IBUF[5]_inst/O
                         net (fo=3, routed)           0.423     0.688    d_IBUF[5]
    SLICE_X0Y82                                                       r  count_out_OBUF[1]_inst_i_2/I0
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.049     0.737 r  count_out_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.238     0.975    counter_inst/output1[0]
    SLICE_X0Y82                                                       r  count_out_OBUF[0]_inst_i_1/I2
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.111     1.086 r  count_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.817     1.903    count_out_OBUF[0]
    H17                                                               r  count_out_OBUF[0]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         1.283     3.187 r  count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.187    count_out[0]
    H17                                                               r  count_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





