1|835|Public
40|$|Use of a <b>logic</b> <b>state</b> <b>analyser</b> as a {{hardware}} monitoring tool is described. The interrupt handling routines of the UNIX* operating system, {{running on a}} Perkin-Elmer 7 / 32, were measured before and after major code modification. CLock handling is used as an example. Performance improvements included {{a reduction in the}} execution time of the common interrupt handler from 654 to 55 microseconds and a consequent reduction in cLock handling time from 842 to 347 micro-seconds. Measurement methods and performance enhancements are discussed...|$|E
40|$|Although the {{strengths}} of optical non-linearities available experimentally have been rapidly increasing in recent years, significant challenges remain to using such non-linearities to produce useful quantum devices such as efficient optical Bell <b>state</b> <b>analysers</b> or universal quantum optical gates. Here we describe a new approach that avoids the current limitations by combining strong non-linearities with active Gaussian operations in efficient protocols for Bell <b>state</b> <b>analysers</b> and Controlled-Sign gates...|$|R
40|$|Electronic {{logic gates}} that operate using N <b>logic</b> <b>state</b> levels, where N {{is greater than}} 2, and methods of {{operating}} such gates. The electronic logic gates operate according to truth tables. At least two input signals each having a <b>logic</b> <b>state</b> that can range over more than two <b>logic</b> <b>states</b> are provided to the logic gates. The logic gates each provide an output signal that can have one of N <b>logic</b> <b>states.</b> Examples of gates described include NAND/NAND gates having two inputs A and B and NAND/NAND gates having three inputs A, B, and C, where A, B and C can take any of four <b>logic</b> <b>states.</b> Systems using such gates are described, and their operation illustrated. Optical logic gates that operate using N <b>logic</b> <b>state</b> levels are also described...|$|R
40|$|Photograph {{originally}} {{appeared in}} the 'Swinburne News', August 1987 Left Ms Jenny McLean, Masters Apprentice, Science student tries the State Anaylser on Mr David Simpson, The <b>State</b> <b>Analyser</b> utilizes a microprocessor to control electronic analyses of brain activity - equipment for patient monitoring brain activity during anaesthesia...|$|R
40|$|We {{describe}} a novel method to project photonic two-qubit states onto the symmetric and anti-symmetric subspaces of their Hilbert space. This device {{makes use of}} electromagnetically induced transparency to induce an effective cross-Kerr non-linearity. The symmetry analyser is nondestructive, and works for small values of the cross-Kerr coupling. Furthermore, the device {{can be used to}} construct a quantum non-demolition Bell <b>state</b> <b>analyser</b> and detector...|$|R
40|$|Abstract: This paper reports {{potential}} {{spectral efficiency}} enhancements in Local Area Networks (LANs) introduced by three-level code division multiplexing. Two different data schemes: non-return-to-zero (NRZ) and return-to-zero (RZ) are multiplexed {{in the electronic}} domain to generate a three-level coding sequence, on condition that in NRZ signal, the <b>logic</b> <b>state</b> 1 is represented by a high level (+E volts) and the <b>logic</b> <b>state</b> 0 by a zero level; while in RZ signal, the <b>logic</b> <b>state</b> 1 is represented by a low voltage (-E volts) and the <b>logic</b> <b>state</b> 0 by a zero level. Preliminary laboratory experiments show error-free transmission with a 195 Mbps, 215 - 1 pseudo-random binary sequence (PRBS). The encrypted optical sequence, generated from two input signals, is conveniently produced by a standard Mach-Zehnder modulator and 1552. 52 nm wavelength DFB laser diode. The experimental set-up is discussed in this paper and {{a proposal for a}} sequential digital decoding technique offered. Key words: Three-level code division multiplexing, non-return-to-zero and return-to-zero code...|$|R
40|$|We {{propose a}} {{directly}} measurable criterion for the entanglement of two qubits. We compare the criterion with other criteria, {{and we find}} that for pure states, and some mixed states, it coincides with the state's concurrency. The measure can be obtained with a Bell <b>state</b> <b>analyser</b> {{and the ability to}} make general local unitary transformations. However, the procedure fails to measure the entanglement of a general mixed two-qubit state. Comment: 5 page...|$|R
50|$|LADA {{has been}} used to analyze {{failures}} in domino <b>logic,</b> <b>state</b> elements in memories and leakage.|$|R
5000|$|... {{discrete}} {{input and}} output bits, allowing control or detection of the <b>logic</b> <b>state</b> of an individual package pin ...|$|R
40|$|Abnormal IDDQ (Quiescent VDD supply current) {{indicates}} {{the existence of}} physical damage in a circuit. Using this phenomenon, a CAD-based fault diagnosis technology has been developed to analyze the manufacturing yield of logic LSI. This method to detect the fatal defect fragments in several abnormalities identified with wafer inspection apparatus includes a way to separate various leakage faults, and to define the diagnosis area encircling the abnormal portions. The proposed technique progressively narrows the faulty area by using logic simulation to extract the <b>logic</b> <b>states</b> of the definition area, and by locating test vectors related to abnormal IDDQ, following which fundamental diagnosis way employs the comparative operation of each circuit element {{to determine whether the}} same <b>logic</b> <b>state</b> with abnormal IDDQ exists in nornial <b>logic</b> <b>state</b> or not...|$|R
50|$|Since a CMOS device only draws current on the {{transition}} between <b>logic</b> <b>states,</b> CMOS devices consume much less current than bipolar devices.|$|R
5000|$|The logical {{function}} of any arrangement of diodes {{can only be}} established if the representation of <b>logic</b> <b>states</b> by voltage levels is known.|$|R
40|$|The {{use of a}} Metal-Ferroelectric-Semiconductor Field-Effect Transistor (MFSFET) in a resistive-load SRAM {{memory cell}} has been {{investigated}} A typical two-transistor resistive-load SRAM memory cell architecture is modified by replacing one of the NMOS transistors with an n-channel MFSFET. The gate of the MFSFET is connected to a polling voltage pulse instead of the other NMOS transistor drain. The polling voltage pulses are of sufficient magnitude to saturate the ferroelectric gate material and force the MFSFET into a particular <b>logic</b> <b>state.</b> The memory cell circuit is further modified {{by the addition of}} a PMOS transistor and a load resistor in order to improve the retention characteristics of the memory cell. The retention characteristics of both the " 1 " and " 0 " <b>logic</b> <b>states</b> are simulated. The simulations show that the MFSFET memory cell design can maintain both the " 1 " and " 0 " <b>logic</b> <b>states</b> {{for a long period of}} time...|$|R
50|$|With Western Digital {{hard disk}} drives, Pin 11 of the SATA Power Interface {{controls}} whether Staggered Spin-Up (SSU) is enabled or not. Pin 11 {{is also used}} as an activity LED connection. When the drive is initially powered on, the drive senses whether Pin 11 is left floating (high or '1' <b>logic</b> <b>state)</b> or grounded (low or '0' <b>logic</b> <b>state).</b> SSU is disabled when Pin 11 is grounded. When disabled, the drive will spin-up as soon as power is applied to it. SSU is enabled when Pin 11 is left floating or driven high (high or '1' <b>logic</b> <b>state).</b> The drive will not spin-up until the SATA Phy Interface becomes active with a connection to a SATA controller or SATA RAID controller. The SATA or SATA RAID controller can control when and how many drives can be spun-up. SSU and PUIS are features that are configured in software or firmware by the manufacturer.|$|R
40|$|For {{the most}} recent CMOS feature sizes (e. g., 90 nm and 65 nm), leakage power {{dissipation}} has become an overriding concern for VLSI circuit designers. ITRS reports that leakage power dissipation may come to dominate total power consumption [1]. We propose a novel approach, named "sleepy keeper", which reduces leakage current while saving exact <b>logic</b> <b>state.</b> Sleepy keeper uses traditional sleep transistors plus two additional transistors - driven by a gate's already calculated output - to save state during sleep mode. Dual Vth values {{can be applied to}} sleepy keeper in order to dramatically reduce subthreshold leakage current. In short, like the sleepy stack approach, sleepy keeper achieves leakage power reduction equivalent to the sleep and zigzag approaches but with the advantage of maintaining exact <b>logic</b> <b>state</b> (instead of destroying the <b>logic</b> <b>state</b> when sleep mode is entered). Based on experiments with a 4 -bit adder circuit, sleepy keeper approach achieves up to 48 % less ! delay and 49 % less area than the sleepy stack approach. Unfortunately, sleepy keeper causes additional dynamic power consumption, approximately 21 % more than the base case (no sleep transistors used at all). However, for applications spending the vast majority of time in sleep or standby mode while also requiring low area, high performance and maintenance of exact <b>logic</b> <b>state,</b> the sleepy keeper approach provides a new weapon in a VLSI designer's arsenal...|$|R
40|$|We propose an {{experimental}} setup that {{is capable of}} unambiguously discriminating any pair of linearly independent single photon polarization qubits, about which we don't have any knowledge except that an extra pair of these unknown states are provided as the reference. This setup, which is constructed with optical CNOT gates, weak cross Kerr non-linearities, Bell <b>state</b> <b>analysers</b> and other linear optical elements, transforms the unknown triple photon input states to the corresponding single photon states to be deterministically processed by linear optics circuit. The optimal discrimination of the unknown states is achieved by this setup. Comment: accepted publication version in PR...|$|R
40|$|This paper {{discusses}} the switching {{properties of the}} behavioral models of integrated circuit output buffers. Present behavioral models {{are based on a}} two-piece structure defined by a linear combination of two submodels for the two <b>logic</b> <b>states.</b> These models are very accurate in the two <b>logic</b> <b>states,</b> but their state switching is sensitive to the driven loads. The analysis carried out in this paper shows that this load sensitivity stems from the linear combination defining the two-piece model. A new single-piece behavioral model is proposed, that solves this problem and has efficiency and complexity levels comparable to those of two-piece model...|$|R
25|$|As {{a general}} rule, data-path {{sections}} benefit most from floorplanning, whereas random <b>logic,</b> <b>state</b> machines, and other non-structured logic can safely {{be left to}} the placer section of the place and route software.|$|R
40|$|Abstract—For {{the most}} recent CMOS feature sizes (e. g., 90 nm and 65 nm), leakage power {{dissipation}} has become an overriding concern for VLSI circuit designers. ITRS reports that leakage power dissipation may come to dominate total power consumption [1]. We propose a novel approach, named “sleepy keeper, ” which reduces leakage current while saving exact <b>logic</b> <b>state.</b> Sleepy keeper uses traditional sleep transistors plus two additional transistors – driven by a gate’s already calculated output – to save state during sleep mode. Dual Vth values {{can be applied to}} sleepy keeper in order to dramatically reduce subthreshold leakage current. In short, like the sleepy stack approach, sleepy keeper achieves leakage power reduction equivalent to the sleep and zigzag approaches but with the advantage of maintaining exact <b>logic</b> <b>state</b> (instead of destroying the <b>logic</b> <b>state</b> when sleep mode is entered). Based on experiments with a 4 -bit adder circuit, sleepy keeper approach achieves up to 49 % less delay and 49 % less area than the sleepy stack approach. Unfortunately, sleepy keeper causes additional dynamic power consumption, approximately 15 % more than the base case (no sleep transistors used at all). However, for applications spending the vast majority of time in sleep or standby mode while also requiring low area, high performance and maintenance of exact <b>logic</b> <b>state,</b> the sleepy keeper approach provides a new weapon in a VLSI designer's arsenal. I...|$|R
5000|$|Another {{difference}} between simulation and acceleration and emulation {{is a consequence}} of accelerators using hardware for implementation - they have only two <b>logic</b> <b>states</b> - acting the way the silicon will when fabricated. This implies: ...|$|R
50|$|A {{three-state}} {{logic device}} is unlike an open collector device, because it comprises transistors to source and sink current in both <b>logic</b> <b>states,</b> {{as well as}} a control to turn off both transistors and isolate the output.|$|R
50|$|Corner-lot {{analysis}} {{is most effective}} in digital electronics because of the direct effect of process variations on the speed of transistor switching during transitions from one <b>logic</b> <b>state</b> to another, which is not relevant for analog circuits, such as amplifiers.|$|R
5000|$|Bad designs have {{intermittent}} {{problems such}} as [...] "glitches", vanishingly fast pulses that may trigger some logic but not others, [...] "runt pulses" [...] that do not reach valid [...] "threshold" [...] voltages, or unexpected ("undecoded") combinations of <b>logic</b> <b>states.</b>|$|R
40|$|Sequential {{triggering}} {{and selective}} trace {{are two of}} the capabilities that enable this 32 -bit logic sfale analyzer to capture only the stafes of interest in complex program flow. It also counts sfafes, and times their execution to help evaluate program performance. by George A. Haag tT, HE FIRST <b>LOGIC</b> <b>STATE</b> ANALYZER was intro-I duced in 1973, 1 marking {{the beginning of a new}} age for the logic designer. For the first time since the computer era began, he now had a tool to monitor state flow in digital systems. Since then, advancing technology has increased the variety and complexity of logic devices, resulting in more complex forms of state flow and bus protocol Consequently, a new <b>logic</b> <b>state</b> analyzer...|$|R
5000|$|Basic OperationAs {{shown in}} Fig.2, the FJG device {{generally}} consists of one floating gate NMOS and one MOS gated diode. The floating gate NMOS has different threshold voltages at different <b>logic</b> <b>states.</b> By charging or discharging the floating gate via the current {{path through the}} gated diode, the threshold voltage of the floating gate NMOS is changed. Since the floating gate is connected to a p-n junction, this cell is called a [...] "floating junction gate (FJG)" [...] cell. When reading the cell, with the same voltage conditions on the control gate, the NMOS has different sense current at different <b>logic</b> <b>states.</b> The sense current can then be amplified by a sense amplifier. Thus, {{the state of the}} cell can be determined.|$|R
40|$|Standard {{complementary}} metal oxide/semiconductor (CMOS) D-latch {{integrated circuit}} modified to increase susceptibility to single-event upsets (SEU's) (changes in <b>logic</b> <b>state)</b> caused by impacts of energetic alpha particles. Suitable {{for use in}} relatively inexpensive bench-scale SEU tests of itself and of related integrated circuits like static random-access memories...|$|R
5000|$|A -to-n encoder has n {{number of}} outputs in {{correspondence}} to the [...] number of inputs. It thus reduces {{the number of}} transmission lines and {{can be compared to}} a multiplexer.only one of the inputs become [...] "high" [...] (<b>logic</b> <b>state</b> [...] "1") at a time.|$|R
40|$|This {{invention}} {{is comprised}} of a logical memory latch and cell, using logic and circuit modifications, provides SEU immunity without loss of speed. A single <b>logic</b> <b>state</b> is hardened against SEU using technology methods and the information concerning valid states is then based to simplify hardened circuit design...|$|R
5000|$|Another {{generalization}} {{of the conventional}} flip-flop is a memory element for multi-valued logic. In this case the memory element retains exactly one of the <b>logic</b> <b>states</b> until the control inputs induce a change. [...] In addition, a multiple-valued clock can also be used, leading to new possible clock transitions.|$|R
40|$|Power {{consumption}} {{has become}} major concern in Very Large Scale Integration circuit {{and according to}} International technology roadmap of semiconductors (ITRS) leakage power dissipation may dominate more of total power dissipation [1]. Sub threshold leakage power tends to increase as the leakage power increases. Variable sleepy biased keeper is compared with previously available technique like Sleep, Stack, Sleepy Stack, Sleepy Keeper, and Zigzag. In this paper, we design SRAM cell by combining two techniques, namely sleep stack and body biasing technique. The sleepy stack reduces leakage power, but loses its <b>logic</b> <b>state</b> during sleep mode. And body biasing technique reduces the static power consumption and maintains the <b>logic</b> <b>state</b> of the circuit. One main advantage of using variable sleepy biased keeper is, it can also use high Vth transistor...|$|R
40|$|Ferroelectric polymer-based {{memory devices}} have {{attracted}} much attention due to their potential in low-cost flexible memories. However, bad retention property of recorded <b>logic</b> <b>states</b> limited their applications. Though mechanisms of retention degradation in ferroelectric memories are complicated and still an open question, depolarization in ferroelectric polymer layer was regarded as the main influencing factor. Here we reported our piezoresponse force microscopy (PFM) study of retention property of polarization states on various ferroelectric polymer based structures. PFM results indicated that, as for ferroelectric/semiconductor structure and ferroelectric/insulator/semiconductor structure with thin insulating layer, {{both positive and negative}} polarization states could retain for a relatively long time. Mechanisms of good retention of polarization states were discussed. The discrepancy in bad retention of <b>logic</b> <b>states</b> and good polarization retention of ferroelectric layer was also analyzed...|$|R
40|$|AbstractFuzzy <b>logic</b> <b>states</b> {{based upon}} a very general rule of {{inference}} are introduced and studied with detail. Relations with fuzzy preorders are given. In particular, several residuated implications used in expert systems are justified from a theoretical point of view, and some special cases related to probabilistic models are analyzed...|$|R
40|$|Theoretical paper {{discusses}} {{response of}} enhancement-mode metal oxide/semiconductor field-effect transistor to cosmic-ray ion that passes perpendicularly through gate-oxide layers. Even if ion causes no permanent damage, temporary increase of electrical conductivity along track of ion large enough and {{long enough to}} cause change in <b>logic</b> <b>state</b> in <b>logic</b> circuit containing MOSFET...|$|R
40|$|Theory of single-event upsets (SEU) (changes in <b>logic</b> <b>state</b> {{caused by}} {{energetic}} charged subatomic particles) in complementary metal oxide/semiconductor (CMOS) logic devices extended to provide upper-bound estimates of rates of SEU when limited experimental information available and configuration and dimensions of SEU-sensitive regions of devices unknown. Based partly on chord-length-distribution method...|$|R
50|$|The typical Trojan is condition-based: It is {{triggered}} by sensors, internal <b>logic</b> <b>states,</b> a particular input pattern or an internal counter value. Condition-based Trojans are detectable with power traces {{to some degree}} when inactive. That {{is due to the}} leakage currents generated by the trigger or counter circuit activating the Trojan.|$|R
40|$|Several {{emerging}} nanotechnologies {{have been}} displaying the Negative Differential Resistance (NDR) characteristic, {{which makes them}} naturally support multi-valued logic {{with a large number}} of <b>logic</b> <b>states.</b> Such multi-valued <b>logic</b> with a large number of <b>logic</b> <b>states</b> can support a native digit-level redundant number system and hence a native digit-level carry save arithmetic. In this paper we present a new approach to linear block code based fault-tolerant arithmetic in NDR nanotechnologies. Specifically, we show how linear block codes can be used for error checking and error correction in carry save arithmetic operations. The proposed approach significantly improves timing and fault-tolerance of arithmetic operations in the highly unreliable nanoelectronic environment. Since digit-level information redundancy via linear block codes is widely used for fault tolerant communications and storage systems, the proposed scheme also unifies the fault tolerance approaches across arithmetic, interconnection and storage subsystems. 1...|$|R
