# ğŸ”„ T Flip-Flop using D Flip-Flop (Verilog)

This project implements a **T (Toggle) Flip-Flop** using a **D Flip-Flop** in Verilog.  
 A **testbench** is included to **simulate and verify behavior**, including **reset and toggle functionality**.

---

## âœ¨ Features

- ğŸ”¹ **T Flip-Flop built using D Flip-Flop**
- â± **Synchronous reset**
- ğŸ”„ **Toggle behavior** â†’ `Q` toggles on every clock when `T=1`
- â– **Hold behavior** â†’ `Q` holds previous state when `T=0`
- ğŸ§ª **Testbench included** for simulation and verification

---

## ğŸ“‚ Files Included

- `tff_using_dff.v` â†’ RTL design of the T Flip-Flop using D Flip-Flop
- `tff_using_dff_tb.v` â†’ Testbench to verify functionality
- `README.md` â†’ Documentation (this file)

---

## ğŸ§© Design Details

### ğŸ”¹ Ports

| Port   | Direction | Width | Description                    |
| ------ | --------- | ----- | ------------------------------ |
| `clk`  | input     | 1-bit | Clock signal                   |
| `rst`  | input     | 1-bit | Reset (resets output `Q` to 0) |
| `t`    | input     | 1-bit | Toggle input                   |
| `q`    | output    | 1-bit | Flip-Flop output               |
| `qbar` | output    | 1-bit | Complement of output `Q`       |

---

### ğŸ”¹ Functional Behavior

- **Reset**:
   When `rst = 1`, `Q` resets to `0`.
- **Toggle Mode (T = 1)**:
   Output `Q` **toggles** on every positive clock edge.
- **Hold Mode (T = 0)**:
   Output `Q` **holds its value**.

---

## ğŸ“Š Simulation

The testbench verifies:

1. **Reset functionality**
2. **Hold behavior (T=0)**
3. **Toggle behavior (T=1)**

### Example Waveform

```text
Time   clk  rst  T   Q   Qbar
0      0    1    0   0    1   â† Reset active
10     1    0    0   0    1   â† Hold (T=0)
20     0    0    1   1    0   â† Toggle (Q=1)
30     1    0    1   0    1   â† Toggle again
40     0    0    0   0    1   â† Hold (T=0)
```

Tasks in the testbench (`initialize`, `stimulus`, `monitor`) handle setup and stimulus, while `$monitor` continuously prints output states.

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim

```tcl
vlog tff_using_dff.v tff_using_dff_tb.v
vsim -c tff_using_dff_tb
run -all
```

The simulation demonstrates:

- Reset operation
- Toggle behavior (T=1)
- Hold behavior (T=0)

---

## ğŸ”¹ License

MIT License â€“ see [LICENSE](../LICENSE) for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**  
 ğŸ”— [LinkedIn](https://www.linkedin.com/in/hithaishisr)  
 âœ‰ï¸ hithaishisr2002@gmail.com