develop syrec base expand revers logic circuit dissert submit partial fulfil award degre master technolog depart comput scienc engin special comput scienc engin supervisor submit jain vandana maheshwari professor enrol depart comput scienceengin univers colleg engin rajasthan technic univers kota rajasthan march declar declar work present dissert entitl develop syrec base expand revers logic circuit partial fulfil award degre master technolog dept comput scienc engin special comput scienc submit depart comput scienc engin univers colleg engin kota rajasthan technic univers record investig carri guidanc jain depart comput scienc engin univers colleg engin kota submit matter present dissert award degre vandana maheshwari comput scienc engin enrol univers colleg engin kota rajasthan guidanc jain professor depart comput scienc engin univers colleg engin kota rajasthan iii certif certifi dissert entitl develop syrec base expand revers logic circuit carri vandana maheshwari enrol supervis guidanc partial fulfil requir award master technolog degre comput scienc engin maheshwari vandana march kota place english hindi languag ajmera chand mahesh april birth profil person rajasthan jaipur engg colleg arya branch engg scienc comput complet rajasthan kota univers technic rajasthan engin colleg univers branch engg scienc comput complet qualif educ skill knowledg enrich opportun growth offer atmospher competit challeng high work object mobil email rajasthan kota talwandi bhawan shree address maheshwari vandana novemb volum engin scientif journal intern counter revers sequenti design cost low jain pareek vishal gupta shubham decemb engin comput journal iosr public accept circuit revers test onlin approach extend jain chandra sushil purohit nitin jain anugrah sept india meghalaya shilong icetac scienc comput applic trend emerg confer intern ieee circuit revers toler fault implement jain chandra sushil jain anugrah aug symposium annual societi comput ieee isvlsi vlsi logic revers synthesi base hdl minim circuit drechsler schonborn soeken will sept forum fdl languag design specif circuit revers logic 