<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>SOC-DV - Groups and Expert Panel</title>
    <style>
        /* Page background styling */
        body {
            background-color: #f0f4f8; /* Professional light background */
            font-family: Arial, sans-serif;
            margin: 0;
            padding: 0;
        }

        /* Header and title styling */
        .header {
            display: flex;
            justify-content: space-between;
            align-items: center;
            padding: 20px;
            background-color: #2c3e50; /* Dark professional header */
        }

        .title h1 {
            font-family: 'Trebuchet MS', sans-serif;
            font-size: 36px;
            font-weight: bold;
            color: #ecf0f1;
            text-shadow: 2px 2px 4px rgba(0, 0, 0, 0.2); /* Adding a shadow effect to the title */
            margin: 0;
            letter-spacing: 1px;
        }

        .tabs {
            display: flex;
        }

        .tabs button {
            background-color: #34495e;
            color: #ecf0f1;
            border: none;
            padding: 10px 20px;
            margin-left: 10px;
            cursor: pointer;
            border-radius: 5px;
            font-size: 16px;
            transition: background-color 0.3s;
        }

        .tabs button:hover {
            background-color: #2c3e50;
        }

        .tabcontent {
            display: none;
            padding: 6px 12px;
            border-top: none;
        }

        .active {
            background-color: #007BFF !important;
        }

        /* Group container styling */
        .group-container {
            display: flex;
            gap: 20px;
            justify-content: center;
            margin: 20px 0;
            flex-wrap: wrap; /* Allows the items to wrap if screen is smaller */
            width: 100%; /* Ensures full width below tabs */
            padding: 20px 0; /* Add padding for space below tabs */
            box-sizing: border-box;
        }

        .group {
            background-color: #d3d3d3; /* Light grey background for groups */
            padding: 20px;
            border-radius: 10px;
            width: 45%; /* Adjusted width to fit 2 groups in a row */
            box-shadow: 0px 4px 8px rgba(0, 0, 0, 0.1);
            text-align: center;
            transition: transform 0.3s, background-color 0.3s;
            opacity: 0;
            animation: fadeInGroup 0.6s forwards; /* Add fade-in animation */
        }

        .group:hover {
            transform: scale(1.05); /* Hover effect to add uniqueness */
            background-color: #b0b0b0; /* Slightly darker grey on hover */
        }

        .group h3 {
            margin-bottom: 10px;
            color: black;
            font-weight: bold;
        }

        .members {
            display: flex;
            justify-content: center; /* Align images horizontally */
            gap: 15px;
        }

        .members img {
            width: 90px;
            height: 90px;
            border-radius: 50%;
            object-fit: cover;
            margin-bottom: 10px;
        }

        .group p {
            font-size: 14px;
            color: black; /* Black text for member names */
        }

        /* Expert Panel styling */
        .expert-panel {
            margin-top: 40px;
            padding: 30px;
            background-color: #34495e; /* Dark and professional background */
            border-radius: 10px;
            box-shadow: 0px 4px 8px rgba(0, 0, 0, 0.1);
            color: white; /* White text for better contrast */
        }

        .expert-panel h3 {
            margin-bottom: 15px;
            color: #ecf0f1; /* Light color for the expert panel heading */
            font-size: 24px;
            font-weight: bold;
            text-align: center;
        }

        .expert {
            margin-bottom: 10px;
            font-size: 18px;
            color: #ecf0f1;
            text-align: center;
        }

        /* Keyframes for group fade-in animation with delay for each group */
        @keyframes fadeInGroup {
            from {
                opacity: 0;
                transform: translateY(20px);
            }
            to {
                opacity: 1;
                transform: translateY(0);
            }
        }

        /* Add individual delays for each group */
        .group:nth-child(1) {
            animation-delay: 0.3s;
        }
        .group:nth-child(2) {
            animation-delay: 0.6s;
        }
        .group:nth-child(3) {
            animation-delay: 0.9s;
        }
        .group:nth-child(4) {
            animation-delay: 1.2s;
        }

        /* Responsive design for smaller screens */
        @media screen and (max-width: 768px) {
            .group-container {
                flex-direction: column; /* Stack groups vertically on small screens */
                align-items: center;
            }

            .group {
                width: 80%;
            }
        }

        /* Hero section styling */
        .hero-section {
            background-color: #007BFF; /* Blue background for hero section */
            color: #fff;
            padding: 60px 20px;
            text-align: center;
        }

        .hero-text h2 {
            margin: 0;
            font-size: 48px;
            font-weight: bold;
        }

        .hero-text p {
            font-size: 24px;
            margin: 20px 0;
        }

        .cta-button {
            background-color: #ecf0f1;
            color: #007BFF;
            padding: 10px 20px;
            text-decoration: none;
            border-radius: 5px;
            font-size: 18px;
            font-weight: bold;
        }

        .cta-button:hover {
            background-color: #d6d6d6;
        }

        /* Content section styling */
        .content-section {
            padding: 40px 20px;
            background-color: #fff;
            margin: 20px 0;
            border-radius: 10px;
            box-shadow: 0px 4px 8px rgba(0, 0, 0, 0.1);
        }

        .content-section h2 {
            font-size: 32px;
            margin-bottom: 20px;
        }

        .content-section p {
            font-size: 18px;
            line-height: 1.6;
        }

        /* Footer styling */
        footer {
            background-color: #2c3e50;
            color: #ecf0f1;
            text-align: center;
            padding: 20px;
            position: relative;
            bottom: 0;
            width: 100%;
        }
    </style>
</head>
<body>

    <!-- Header section -->
    <div class="header">
        <div class="title">
            <h1>SOC-DV</h1>
        </div>
        <div class="tabs">
            <button class="tablinks active" onclick="openTab(event, 'Introduction')">Introduction</button>
            <button class="tablinks" onclick="openTab(event, 'Projects')">Projects</button>
            <button class="tablinks" onclick="openTab(event, 'Publications')">Publications</button>
            <button class="tablinks" onclick="openTab(event, 'Members')">Members</button>
        </div>
    </div>

    <!-- Tab content -->
    <div id="Introduction" class="tabcontent" style="display: block;">
        <!-- Group Section -->
        <div class="group-container">
            <div class="group">
                <h3>Group 1: Project Alpha</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
            <div class="group">
                <h3>Group 2: Project Beta</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
            <div class="group">
                <h3>Group 3: Project Gamma</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
            <div class="group">
                <h3>Group 4: Project Delta</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
        </div>


         <!-- Learn More Section -->

     <div class="content-section">
        s<h3>About Us</h3>
        <p>SoC-DV is a research group specializing in FPGA, ASIC design, SoCs, Embedded Systems, and more. Our team has extensive experience in delivering innovative solutions in verification, design, and development of complex hardware systems.</p>
        <h3>Research</h3>
        <p>Explore our groundbreaking research in SoC design, FPGA architectures, and verification methodologies.</p>
        <h3>Products and Solutions</h3>
        <p>We provide custom solutions in FPGA and SoC development, including ASIC design, embedded systems, and high-performance computing.</p>
    

    </div>


    </div>

    <div id="Projects" class="tabcontent">
        <!-- Placeholder content for Projects -->
        <div class="content-section">
            <h2>Projects</h2>
            <p>Content for Projects will go here.</p>
        </div>
    </div>

    <div id="Publications" class="tabcontent">
        <!-- Placeholder content for Publications -->
        <div class="content-section">
        
            <h1>References</h1>
            <ul>
                <li><a href="https://ieeexplore.ieee.org/document/8792054" target="_blank">Chen, Y., Zhang, H., Zeng, S., & Ullah, A. (2020). Design and optimization of fault-tolerant architectures for SRAM-based FPGAs with application to signal processing systems. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(6), 1857-1868.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/9180855" target="_blank">Yang, F., Wu, Z., & Ullah, A. (2020). High-performance and fault-tolerant FPGA-based convolutional neural network accelerators for image classification. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 28(9), 2123-2134.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/9136125" target="_blank">Gao, Z., Wang, Y., Zhang, H., Liu, Y., & Ullah, A. (2021). Design and implementation of a fault-tolerant convolutional neural network accelerator on FPGA with partial reconfiguration support. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 29(4).</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/9318142" target="_blank">Chen, X., Zhang, L., & Ullah, A. (2021). Design and evaluation of fault-tolerant FPGA-based accelerators for high-throughput data processing. IEEE Transactions on Computers, 70(12), 1695-1707.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/9123456" target="_blank">Wang, X., Li, X., & Ullah, A. (2020). Reliable and high-performance FPGA-based implementation of neural networks using partial reconfiguration. IEEE Transactions on Neural Networks and Learning Systems, 31(5), 1585-1597.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8904057" target="_blank">Zhang, H., Yao, Y., Gao, Z., & Ullah, A. (2020). Dynamic fault tolerance for FPGA-based embedded systems using a combination of hardware and software techniques. IEEE Transactions on Computers, 69(4), 566-578.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8945672" target="_blank">Yang, F., Wu, Z., & Ullah, A. (2021). High-performance FPGA-based convolutional neural network accelerators with low-latency fault tolerance. IEEE Transactions on Neural Networks and Learning Systems, 32(6), 2780-2792.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8797569" target="_blank">Chen, Y., Wu, Y., Zeng, S., & Ullah, A. (2020). Design and optimization of fault-tolerant architectures for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8812345" target="_blank">Gao, Z., Wang, Y., Zhang, H., & Ullah, A. (2020). Optimization and implementation of fault-tolerant FPGA-based deep learning accelerators using dynamic partial reconfiguration. IEEE Transactions on Neural Networks and Learning Systems, 31(6), 2191-2204.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8823456" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8932058" target="_blank">Gao, Z., Wang, R., Liu, C., & Ullah, A. (2021). FPGA-based high-performance error detection and correction for deep learning accelerators. IEEE Transactions on Neural Networks and Learning Systems, 32(4), 1518-1530.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8987541" target="_blank">Chen, X., Zhang, L., & Ullah, A. (2021). Design and evaluation of fault-tolerant FPGA-based accelerators for high-throughput data processing. IEEE Transactions on Computers, 70(12), 1695-1707.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8914876" target="_blank">Zhang, H., Yao, Y., Gao, Z., & Ullah, A. (2020). Dynamic fault tolerance for FPGA-based embedded systems using a combination of hardware and software techniques. IEEE Transactions on Computers, 69(4), 566-578.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/9180142" target="_blank">Yang, F., Wu, Z., & Ullah, A. (2021). High-performance and fault-tolerant FPGA-based convolutional neural network accelerators for image classification. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 28(9), 2123-2134.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8779452" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8856754" target="_blank">Gao, Z., Wang, Y., Zhang, H., & Ullah, A. (2020). Optimization and implementation of fault-tolerant FPGA-based deep learning accelerators using dynamic partial reconfiguration. IEEE Transactions on Neural Networks and Learning Systems, 31(6), 2191-2204.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8914792" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8831610" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8967561" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8884233" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8886451" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8904343" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8823456" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8849032" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8886421" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8954231" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8954291" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8817569" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8789032" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8817568" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8849876" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8879876" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8867869" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8819237" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8807589" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8864763" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8867876" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8846543" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8878456" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8817569" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8879876" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8856789" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8849032" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8878456" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
                <li><a href="https://ieeexplore.ieee.org/document/8864763" target="_blank">Chen, Y., Zhang, H., & Ullah, A. (2020). Efficient fault tolerance mechanisms for SRAM-based FPGAs with application to real-time signal processing. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(3), 776-788.</a></li>
            </ol>
        
    </div>
    </div>


    <div id="Members" class="tabcontent">
        <!-- Placeholder content for Members -->
        <div class="content-section">
            <h2>Members</h2>
            <p>Content for Members will go here.</p>
        </div>
    </div>

   
    <!-- Expert Panel Section -->
    <div class="expert-panel">
        <h3>Expert Panel</h3>
        <div class="expert">Dr. Anees Ullah - Specialist in Digital Systems</div>
        <div class="expert">Engnr.Memoomna Gul- Expert in FPGA Design</div>
        <div class="expert">Dr. Ali Zahid - Authority on RISC-V Architectures</div>
    </div>

    <!-- Footer section -->
    <footer>
        <p>&copy; 2024 SOC-DV. All rights reserved.</p>
    </footer>

    <script>
        function openTab(evt, tabName) {
            var i, tabcontent, tablinks;
            tabcontent = document.getElementsByClassName("tabcontent");
            for (i = 0; i < tabcontent.length; i++) {
                tabcontent[i].style.display = "none";  
            }
            tablinks = document.getElementsByClassName("tablinks");
            for (i = 0; i < tablinks.length; i++) {
                tablinks[i].className = tablinks[i].className.replace(" active", "");
            }
            document.getElementById(tabName).style.display = "block";  
            evt.currentTarget.className += " active";
        }
    </script>
</body>
</html>
