// Seed: 4177561097
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    output id_3
);
  reg id_4;
  always begin
    id_4 <= 1;
  end
endmodule
