Analysis & Synthesis report for ACTIVIDAD5
Mon Feb 03 15:14:28 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize
 12. State Machine - |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|currState
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 20. Source assignments for SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 21. Source assignments for SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated
 22. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux
 23. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 24. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux
 25. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux_001
 26. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 27. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux_003
 28. Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 29. Source assignments for altera_reset_controller:rst_controller
 30. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Parameter Settings for User Entity Instance: SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo
 33. Parameter Settings for User Entity Instance: SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo
 34. Parameter Settings for User Entity Instance: SISTEMA_LDR:ldr
 35. Parameter Settings for User Entity Instance: SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL
 36. Parameter Settings for User Entity Instance: SISTEMA_SRAM1:sram1
 37. Parameter Settings for User Entity Instance: SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram
 38. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator
 39. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator
 40. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator
 41. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 42. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator
 43. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 44. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator
 45. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent
 46. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent
 47. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent
 48. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 49. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo
 50. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 51. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent
 54. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
 57. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent
 60. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode
 63. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode
 64. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode
 65. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_003|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode
 66. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode
 67. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_005|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode
 68. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_data_master_limiter
 70. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_instruction_master_limiter
 71. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
 72. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 73. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb
 74. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 75. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 76. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 77. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 78. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 79. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter
 80. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_rsp_width_adapter
 82. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 83. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 84. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 85. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 86. Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
 87. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 88. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 89. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 90. scfifo Parameter Settings by Entity Instance
 91. altsyncram Parameter Settings by Entity Instance
 92. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 93. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 94. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_rsp_width_adapter"
 95. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
 96. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter"
 97. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 98. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 99. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
100. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode"
101. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode"
102. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode"
103. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode"
104. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode"
105. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo"
106. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent"
107. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
108. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
109. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo"
110. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent"
111. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
112. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
113. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo"
114. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent"
115. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent"
116. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent"
117. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator"
118. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
119. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator"
120. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
121. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator"
122. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator"
123. Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator"
124. Port Connectivity Checks: "SISTEMA_SRAM1:sram1"
125. Port Connectivity Checks: "SISTEMA_Procesador1:procesador1"
126. Port Connectivity Checks: "SISTEMA_JTAG_UART:jtag_uart"
127. Post-Synthesis Netlist Statistics for Top Partition
128. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
129. Elapsed Time Per Partition
130. Analysis & Synthesis Messages
131. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Feb 03 15:14:28 2020           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; ACTIVIDAD5                                      ;
; Top-level Entity Name           ; SISTEMA                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2515                                            ;
; Total pins                      ; 6                                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,087,744                                       ;
; Total DSP Blocks                ; 3                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; SISTEMA            ; ACTIVIDAD5         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                    ; Library     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/sistema.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/sistema.v                                                                     ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_jtag_uart.v                                                ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_ldr.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_ldr.v                                                      ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1.v                                              ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu.v                                          ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v                       ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v                          ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v                      ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v                                ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v                               ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_sram1.hex                                                  ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_sram1.hex                                                  ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_sram1.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_sram1.v                                                    ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_timer.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_timer.v                                                    ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_irq_mapper.sv                                              ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0.v                                        ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v                      ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v                  ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv                             ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv                         ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv                               ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv                           ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv                                ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv                            ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv                            ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv                            ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv                            ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv                             ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux_002.sv                         ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv                               ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv                           ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_avalon_sc_fifo.v                                            ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_arbitrator.sv                                        ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv                                ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_master_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_master_agent.sv                                      ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_master_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_master_translator.sv                                 ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_slave_agent.sv                                       ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_slave_translator.sv                                  ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_traffic_limiter.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_traffic_limiter.sv                                   ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_width_adapter.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_merlin_width_adapter.sv                                     ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_controller.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_controller.v                                          ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_synchronizer.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_reset_synchronizer.v                                        ; SISTEMA     ;
; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/estudiante/documents/proyectobe/proyectobe/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v                                         ; SISTEMA     ;
; scfifo.tdf                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                    ;             ;
; a_regfifo.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                 ;             ;
; a_dpfifo.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                  ;             ;
; a_i2fifo.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                  ;             ;
; a_fffifo.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                  ;             ;
; a_f2fifo.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                  ;             ;
; aglobal170.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                                                ;             ;
; db/scfifo_3291.tdf                                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/scfifo_3291.tdf                                                                          ;             ;
; db/a_dpfifo_5771.tdf                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf                                                                        ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_fefifo_7cf.tdf                                                                         ;             ;
; db/cntr_vg7.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/cntr_vg7.tdf                                                                             ;             ;
; db/altsyncram_7pu1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_7pu1.tdf                                                                      ;             ;
; db/cntr_jgb.tdf                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/cntr_jgb.tdf                                                                             ;             ;
; alt_jtag_atlantic.v                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                           ;             ;
; altera_sld_agent_endpoint.vhd                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                 ;             ;
; altera_fabric_endpoint.vhd                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                    ;             ;
; altsyncram.tdf                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                ;             ;
; stratix_ram_block.inc                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                         ;             ;
; lpm_mux.inc                                                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                   ;             ;
; lpm_decode.inc                                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                ;             ;
; a_rdenreg.inc                                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                 ;             ;
; altrom.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                                                                    ;             ;
; altram.inc                                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                                                                    ;             ;
; altdpram.inc                                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                                                                  ;             ;
; db/altsyncram_spj1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_spj1.tdf                                                                      ;             ;
; db/altsyncram_rgj1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_rgj1.tdf                                                                      ;             ;
; db/altsyncram_pdj1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_pdj1.tdf                                                                      ;             ;
; db/altsyncram_voi1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_voi1.tdf                                                                      ;             ;
; altera_mult_add.tdf                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                           ;             ;
; db/altera_mult_add_37p2.v                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v                                                                   ;             ;
; altera_mult_add_rtl.v                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                         ;             ;
; db/altsyncram_3pi1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_3pi1.tdf                                                                      ;             ;
; db/altsyncram_4kl1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_4kl1.tdf                                                                      ;             ;
; db/altsyncram_baj1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_baj1.tdf                                                                      ;             ;
; altera_std_synchronizer.v                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                     ;             ;
; db/altsyncram_qid1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_qid1.tdf                                                                      ;             ;
; sld_virtual_jtag_basic.v                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                             ;             ;
; db/altsyncram_4cm1.tdf                                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_4cm1.tdf                                                                      ;             ;
; sld_hub.vhd                                                                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                   ; altera_sld  ;
; db/ip/sld4422f97f/alt_sld_fab.v                                                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/alt_sld_fab.v                                                             ; alt_sld_fab ;
; db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v                                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v                                      ; alt_sld_fab ;
; db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; alt_sld_fab ;
; db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; alt_sld_fab ;
; db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; alt_sld_fab ;
; db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                              ;             ;
; sld_rom_sr.vhd                                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                ;             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 1646          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 2455          ;
;     -- 7 input functions                    ; 38            ;
;     -- 6 input functions                    ; 505           ;
;     -- 5 input functions                    ; 601           ;
;     -- 4 input functions                    ; 362           ;
;     -- <=3 input functions                  ; 949           ;
;                                             ;               ;
; Dedicated logic registers                   ; 2515          ;
;                                             ;               ;
; I/O pins                                    ; 6             ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 1087744       ;
;                                             ;               ;
; Total DSP Blocks                            ; 3             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 2707          ;
; Total fan-out                               ; 26054         ;
; Average fan-out                             ; 4.86          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |SISTEMA                                                                                                                                ; 2455 (1)            ; 2515 (0)                  ; 1087744           ; 3          ; 6    ; 0            ; |SISTEMA                                                                                                                                                                                                                                                                                                                                                                                ; SISTEMA                                        ; SISTEMA      ;
;    |SISTEMA_JTAG_UART:jtag_uart|                                                                                                        ; 114 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart                                                                                                                                                                                                                                                                                                                                                    ; SISTEMA_JTAG_UART                              ; SISTEMA      ;
;       |SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|                                                                       ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r                                                                                                                                                                                                                                                                                          ; SISTEMA_JTAG_UART_scfifo_r                     ; SISTEMA      ;
;          |scfifo:rfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                             ; scfifo                                         ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                  ; scfifo_3291                                    ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                             ; a_dpfifo_5771                                  ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                     ; a_fefifo_7cf                                   ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                ; cntr_vg7                                       ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                     ; altsyncram_7pu1                                ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                       ; cntr_jgb                                       ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                             ; cntr_jgb                                       ; work         ;
;       |SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|                                                                       ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w                                                                                                                                                                                                                                                                                          ; SISTEMA_JTAG_UART_scfifo_w                     ; SISTEMA      ;
;          |scfifo:wfifo|                                                                                                                 ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                             ; scfifo                                         ; work         ;
;             |scfifo_3291:auto_generated|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                  ; scfifo_3291                                    ; work         ;
;                |a_dpfifo_5771:dpfifo|                                                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                             ; a_dpfifo_5771                                  ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                     ; a_fefifo_7cf                                   ; work         ;
;                      |cntr_vg7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                ; cntr_vg7                                       ; work         ;
;                   |altsyncram_7pu1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                     ; altsyncram_7pu1                                ; work         ;
;                   |cntr_jgb:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                       ; cntr_jgb                                       ; work         ;
;                   |cntr_jgb:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                             ; cntr_jgb                                       ; work         ;
;       |alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|                                                                           ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic                                                                                                                                                                                                                                                                                              ; alt_jtag_atlantic                              ; work         ;
;    |SISTEMA_LDR:ldr|                                                                                                                    ; 167 (54)            ; 271 (106)                 ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_LDR:ldr                                                                                                                                                                                                                                                                                                                                                                ; SISTEMA_LDR                                    ; SISTEMA      ;
;       |altera_up_avalon_adv_adc:ADC_CTRL|                                                                                               ; 113 (113)           ; 165 (165)                 ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL                                                                                                                                                                                                                                                                                                                              ; altera_up_avalon_adv_adc                       ; SISTEMA      ;
;    |SISTEMA_Procesador1:procesador1|                                                                                                    ; 1391 (0)            ; 1592 (0)                  ; 62720             ; 3          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1                                                                                                                                                                                                                                                                                                                                                ; SISTEMA_Procesador1                            ; SISTEMA      ;
;       |SISTEMA_Procesador1_cpu:cpu|                                                                                                     ; 1391 (1224)         ; 1592 (1258)               ; 62720             ; 3          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; SISTEMA_Procesador1_cpu                        ; SISTEMA      ;
;          |SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht|                                                               ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht                                                                                                                                                                                                                                                     ; SISTEMA_Procesador1_cpu_bht_module             ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                |altsyncram_pdj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                            ; altsyncram_pdj1                                ; work         ;
;          |SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data|                                                       ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data                                                                                                                                                                                                                                             ; SISTEMA_Procesador1_cpu_dc_data_module         ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_4kl1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                    ; altsyncram_4kl1                                ; work         ;
;          |SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag|                                                         ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag                                                                                                                                                                                                                                               ; SISTEMA_Procesador1_cpu_dc_tag_module          ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                |altsyncram_3pi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 640               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated                                                                                                                                                                                      ; altsyncram_3pi1                                ; work         ;
;          |SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim|                                                   ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim                                                                                                                                                                                                                                         ; SISTEMA_Procesador1_cpu_dc_victim_module       ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                |altsyncram_baj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                ; altsyncram_baj1                                ; work         ;
;          |SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data|                                                       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data                                                                                                                                                                                                                                             ; SISTEMA_Procesador1_cpu_ic_data_module         ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                    ; altsyncram_spj1                                ; work         ;
;          |SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag|                                                         ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag                                                                                                                                                                                                                                               ; SISTEMA_Procesador1_cpu_ic_tag_module          ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                |altsyncram_rgj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1920              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                      ; altsyncram_rgj1                                ; work         ;
;          |SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|                                                      ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell                                                                                                                                                                                                                                            ; SISTEMA_Procesador1_cpu_mult_cell              ; SISTEMA      ;
;             |altera_mult_add:the_altmult_add_p1|                                                                                        ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;             |altera_mult_add:the_altmult_add_p2|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;             |altera_mult_add:the_altmult_add_p3|                                                                                        ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                |altera_mult_add_37p2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;          |SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|                                                      ; 167 (6)             ; 270 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci                                                                                                                                                                                                                                            ; SISTEMA_Procesador1_cpu_nios2_oci              ; SISTEMA      ;
;             |SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|                               ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper                                                                                                                                                ; SISTEMA_Procesador1_cpu_debug_slave_wrapper    ; SISTEMA      ;
;                |SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|                              ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk                                                      ; SISTEMA_Procesador1_cpu_debug_slave_sysclk     ; SISTEMA      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                |SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|                                    ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck                                                            ; SISTEMA_Procesador1_cpu_debug_slave_tck        ; SISTEMA      ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                |sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy|                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;             |SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|                                     ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg                                                                                                                                                      ; SISTEMA_Procesador1_cpu_nios2_avalon_reg       ; SISTEMA      ;
;             |SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break|                                       ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break                                                                                                                                                        ; SISTEMA_Procesador1_cpu_nios2_oci_break        ; SISTEMA      ;
;             |SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|                                       ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug                                                                                                                                                        ; SISTEMA_Procesador1_cpu_nios2_oci_debug        ; SISTEMA      ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;             |SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|                                             ; 82 (82)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem                                                                                                                                                              ; SISTEMA_Procesador1_cpu_nios2_ocimem           ; SISTEMA      ;
;                |SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|                                     ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram                                                                           ; SISTEMA_Procesador1_cpu_ociram_sp_ram_module   ; SISTEMA      ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                      |altsyncram_qid1:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work         ;
;          |SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a                                                                                                                                                                                                                             ; SISTEMA_Procesador1_cpu_register_bank_a_module ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                    ; altsyncram_voi1                                ; work         ;
;          |SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|                                       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b                                                                                                                                                                                                                             ; SISTEMA_Procesador1_cpu_register_bank_b_module ; SISTEMA      ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_voi1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                    ; altsyncram_voi1                                ; work         ;
;    |SISTEMA_SRAM1:sram1|                                                                                                                ; 2 (2)               ; 0 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM1:sram1                                                                                                                                                                                                                                                                                                                                                            ; SISTEMA_SRAM1                                  ; SISTEMA      ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                     ; work         ;
;          |altsyncram_4cm1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated                                                                                                                                                                                                                                                                                                   ; altsyncram_4cm1                                ; work         ;
;    |SISTEMA_TIMER:timer|                                                                                                                ; 108 (108)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_TIMER:timer                                                                                                                                                                                                                                                                                                                                                            ; SISTEMA_TIMER                                  ; SISTEMA      ;
;    |SISTEMA_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 553 (0)             ; 318 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                    ; SISTEMA_mm_interconnect_0                      ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                      ; SISTEMA_mm_interconnect_0_cmd_demux            ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_cmd_demux_001        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                               ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                  ; SISTEMA_mm_interconnect_0_cmd_mux_002          ; SISTEMA      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|                                                                               ; 22 (18)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                                  ; SISTEMA_mm_interconnect_0_cmd_mux_002          ; SISTEMA      ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                       ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_router:router|                                                                                         ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                            ; SISTEMA_mm_interconnect_0_router               ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_router_001:router_001|                                                                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                    ; SISTEMA_mm_interconnect_0_router_001           ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_rsp_demux_002        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_004|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                                                              ; SISTEMA_mm_interconnect_0_rsp_demux_002        ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 88 (88)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                          ; SISTEMA_mm_interconnect_0_rsp_mux              ; SISTEMA      ;
;       |SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                  ; SISTEMA_mm_interconnect_0_rsp_mux_001          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                ; 9 (9)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|                                                                              ; 8 (8)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|                                                                ; 11 (11)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|                                                                                   ; 23 (23)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                   ; 8 (8)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; SISTEMA      ;
;       |altera_merlin_master_agent:procesador1_data_master_agent|                                                                        ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent                                                                                                                                                                                                                                                                           ; altera_merlin_master_agent                     ; SISTEMA      ;
;       |altera_merlin_master_agent:procesador1_instruction_master_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                     ; SISTEMA      ;
;       |altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                      ; SISTEMA      ;
;       |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                           ; 5 (5)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_slave_translator:ldr_adc_slave_translator|                                                                         ; 4 (4)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_slave_translator:procesador1_debug_mem_slave_translator|                                                           ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_slave_translator:sram1_s1_translator|                                                                              ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_slave_translator:timer_s1_translator|                                                                              ; 7 (7)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; SISTEMA      ;
;       |altera_merlin_traffic_limiter:procesador1_data_master_limiter|                                                                   ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_data_master_limiter                                                                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                  ; SISTEMA      ;
;       |altera_merlin_traffic_limiter:procesador1_instruction_master_limiter|                                                            ; 6 (6)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_instruction_master_limiter                                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                  ; SISTEMA      ;
;       |altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|                                                                          ; 154 (154)           ; 112 (112)                 ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                    ; SISTEMA      ;
;       |altera_merlin_width_adapter:sram1_s1_rsp_width_adapter|                                                                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_rsp_width_adapter                                                                                                                                                                                                                                                                             ; altera_merlin_width_adapter                    ; SISTEMA      ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                         ; altera_reset_controller                        ; SISTEMA      ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                      ; SISTEMA      ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                              ; altera_reset_synchronizer                      ; SISTEMA      ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                               ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)             ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                            ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)             ; 85 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                        ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)             ; 79 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (75)            ; 79 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                               ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                       ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                     ; sld_shadow_jsm                                 ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------+
; SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None              ;
; SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 10           ; 64           ; 10           ; 640     ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920    ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None              ;
; SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                  ; AUTO ; Single Port      ; 8000         ; 128          ; --           ; --           ; 1024000 ; SISTEMA_SRAM1.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                  ; IP Include File                                                  ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+
; N/A    ; Qsys                            ; 17.0    ; N/A          ; N/A          ; |SISTEMA                                                                                                                                                                                                                                                                                                                                         ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                     ;                                                                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                 ;                                                                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                       ;                                                                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                     ;                                                                  ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                       ;                                                                  ;
; Altera ; altera_irq_mapper               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                           ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart                                                                                                                                                                                                                                                                                                             ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_mm_interconnect          ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                             ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                           ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                           ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                           ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_st_adapter        ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                                                                                                       ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; error_adapter                   ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                                                                                                       ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                       ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                   ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                           ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                           ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                 ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                       ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent                                                                                                                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo                                                                                                                                                                                                                                          ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator                                                                                                                                                                                                                                     ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent                                                                                                                                                                                                                                    ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_data_master_limiter                                                                                                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_translator ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator                                                                                                                                                                                                                          ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent                                                                                                                                                                                                                                 ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator                                                                                                                                                                                                                       ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_agent      ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent                                                                                                                                                                                                                             ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_instruction_master_limiter                                                                                                                                                                                                                        ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_master_translator ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator                                                                                                                                                                                                                   ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router                                                                                                                                                                                                                                                     ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                             ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                             ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                             ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                             ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_005                                                                                                                                                                                                                                             ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_router            ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                             ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                           ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                       ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                           ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                                                                       ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                   ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_multiplexer       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                           ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent                                                                                                                                                                                                                                                    ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter                                                                                                                                                                                                                                      ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_width_adapter     ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_rsp_width_adapter                                                                                                                                                                                                                                      ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator                                                                                                                                                                                                                                          ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_agent       ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                    ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_merlin_slave_translator  ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                          ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_nios2_gen2               ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_Procesador1:procesador1                                                                                                                                                                                                                                                                                                         ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu                                                                                                                                                                                                                                                                             ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht                                                                                                                                                                                                              ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data                                                                                                                                                                                                      ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag                                                                                                                                                                                                        ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim                                                                                                                                                                                                  ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data                                                                                                                                                                                                      ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag                                                                                                                                                                                                        ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a                                                                                                                                                                                      ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b                                                                                                                                                                                      ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci                                                                                                                                                                                                     ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg                                                                                                               ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break                                                                                                                 ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk                                                                                                                   ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug                                                                                                                 ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace                                                                                                               ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo                                                                                                                   ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo|SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo|SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im                                                                                                                       ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace                                                                                                               ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib                                                                                                                     ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk                                                                                                                   ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem                                                                                                                       ;                                                                  ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram                                    ;                                                                  ;
; Altera ; altera_reset_controller         ; 17.0    ; N/A          ; N/A          ; |SISTEMA|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                  ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_SRAM1:sram1                                                                                                                                                                                                                                                                                                                     ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
; Altera ; altera_avalon_timer             ; 17.0    ; N/A          ; N/A          ; |SISTEMA|SISTEMA_TIMER:timer                                                                                                                                                                                                                                                                                                                     ; C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/SISTEMA.qsys ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                     ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                     ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|currState                                                                                                                          ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; Name                           ; currState.pauseStateNoAddrIncr ; currState.initCtrlRegState ; currState.pauseState ; currState.doneState ; currState.transState ; currState.waitState ; currState.resetState ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+
; currState.resetState           ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 0                    ;
; currState.waitState            ; 0                              ; 0                          ; 0                    ; 0                   ; 0                    ; 1                   ; 1                    ;
; currState.transState           ; 0                              ; 0                          ; 0                    ; 0                   ; 1                    ; 0                   ; 1                    ;
; currState.doneState            ; 0                              ; 0                          ; 0                    ; 1                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseState           ; 0                              ; 0                          ; 1                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.initCtrlRegState     ; 0                              ; 1                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
; currState.pauseStateNoAddrIncr ; 1                              ; 0                          ; 0                    ; 0                   ; 0                    ; 0                   ; 1                    ;
+--------------------------------+--------------------------------+----------------------------+----------------------+---------------------+----------------------+---------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator|av_readdata_pre[12..14,16..31]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[19..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_bwrap_field[0,1]                                                                                                                                                                                                     ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_byte_cnt_field[2]                                                                                                                                                                                                    ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0]                                                                                                                                                                                                    ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_last_field[43]                                                                                                                                                                                                       ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_byte_cnt_field[1]                                                                                                                                                                                                    ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_last_field[44]                                                                                                                                                                                                       ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_address_field[0]                                                                                                                                                                                                     ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_byte_cnt_field[3,4]                                                                                                                                                                                                  ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_last_field[20]                                                                                                                                                                                                       ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_last_field[21]                                                                                                                                                                                                       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_instruction_master_limiter|last_channel[1]                                                                                                                                                                                               ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                               ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][170]                                                                                                                                                                                                                          ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][172]                                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][169]                                                                                                                                                                                                                          ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][172]                                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][171]                                                                                                                                                                                                                          ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][172]                                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][98]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_badaddr_reg_baddr[0..17]                                                                                                                                                                                                                                         ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                            ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                            ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                                            ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][187]                                                                                                                                                                                                                          ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][188]                                                                                                                                                                                                                          ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                     ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent|hold_waitrequest                                                                                                                                                                                                          ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                   ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator|waitrequest_reset_override                                                                                                                                                                                                 ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                      ; Merged with SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_data_master_limiter|last_dest_id[2]                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_data_master_limiter|last_channel[3]                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][188]                                                                                                                                                                                                                          ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][187]                                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                      ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                        ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][98]                                                                                                                                                                                                                           ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][170]                                                                                                                                                                                                                          ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][169]                                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][171]                                                                                                                                                                                                                          ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][169]                                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][172]                                                                                                                                                                                                                          ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][169]                                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                              ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0]                                                                                                                                              ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                  ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                   ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                   ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                    ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[5..9,11..18]                                                                                                                                                                                                                                  ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                              ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..2]                                                                                                                                                         ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                            ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                            ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                            ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                       ; Merged with SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,2..16]                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][172]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[0..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_bwrap_field[2]                                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_address_field[4..18]                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_last_field[21,22,42]                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0,2..18]                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][169]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_use_reg                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_address_field[2,3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][188]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][163]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][187]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][163]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][173]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4,5]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][173]                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][205]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][205]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|currState~3                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|currState~4                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize.011 ; Merged with SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize.001 ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 487                                                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                                                                          ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[31],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[30],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[29],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[28],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[27],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[26],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[25],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[24],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[23],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[22],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[21],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[20],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[19],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[18],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[17],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[16],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[14],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[13],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_byteen_field[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_byteen_field[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_byteen_field[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_byteen_field[0],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_last_field[42],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_last_field[22],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_last_field[21],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][205],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][205]                                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                   ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][187]                                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][172]                                                                                                                                                                                                                        ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][169],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][173],                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][173]                                                                                                                                                                                                                          ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                              ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                      ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                       ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                            ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                   ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                     ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                                                                          ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                     ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                         ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                      ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][80]                                                                                                                                                                                                                    ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][80],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ;                                ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                         ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                            ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                      ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                         ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                    ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][55],                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                            ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                             ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                             ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                             ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                             ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                         ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                           ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                         ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                           ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                 ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                      ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                        ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                      ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                        ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][79]                                                                                                                                                                                                                    ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][79]                                                                                                                                                                                                                      ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                    ; Lost Fanouts                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                      ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                      ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                             ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                             ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                             ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                  ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                             ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                           ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                           ; Stuck at GND                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                             ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_use_reg                                                                                                                                                                                                                ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count[0]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                        ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[1][163]                                                                                                                                                                                                                        ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo|mem[0][163]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                    ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                      ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                         ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                      ; Stuck at GND                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC                   ; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2515  ;
; Number of registers using Synchronous Clear  ; 424   ;
; Number of registers using Synchronous Load   ; 259   ;
; Number of registers using Asynchronous Clear ; 1921  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1884  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]                                                                                                                                                                                                                                                                    ; 2       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                          ; 25      ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                      ; 11      ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; SISTEMA_JTAG_UART:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                                      ; 9       ;
; SISTEMA_JTAG_UART:jtag_uart|t_dav                                                                                                                                                                                                                                                                                               ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                        ; 8       ;
; SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                  ; 2       ;
; SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                          ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                        ; 2       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                               ; 1       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                                                              ; 1       ;
; SISTEMA_TIMER:timer|internal_counter[3]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[15]                                                                                                                                                                                                                                                                                        ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[14]                                                                                                                                                                                                                                                                                        ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[9]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[8]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[6]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[2]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[1]                                                                                                                                                                                                                                                                                         ; 3       ;
; SISTEMA_TIMER:timer|internal_counter[0]                                                                                                                                                                                                                                                                                         ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                 ; 1       ;
; SISTEMA_TIMER:timer|period_l_register[3]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[15]                                                                                                                                                                                                                                                                                       ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[14]                                                                                                                                                                                                                                                                                       ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[9]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[8]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[6]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[2]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[1]                                                                                                                                                                                                                                                                                        ; 2       ;
; SISTEMA_TIMER:timer|period_l_register[0]                                                                                                                                                                                                                                                                                        ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 44                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[3]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|address[1]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|d_address_tag_field[1]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|ad_or_ltc_error_count[2]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|dout_shift_reg[7]                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_st_data[28]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_slow_inst_result[8]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|ic_tag_wraddress[1]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_rot_mask[3]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|din_shift_reg[1]                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|d_writedata[21]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|MonDReg[20]                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|MonDReg[11]                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|MonAReg[3]                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break|break_readreg[7]                                                                                                                 ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_inst_result[14]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_inst_result[29]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|sr[36]                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|sr[34]                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|sr[9]                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck|sr[23]                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |SISTEMA|SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_pipe_flush_waddr[10]                                                                                                                                                                                                                                                                       ;
; 10:1               ; 12 bits   ; 72 LEs        ; 60 LEs               ; 12 LEs                 ; Yes        ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                   ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|src_channel[4]                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|M_rot[2]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|dc_data_rd_port_addr[7]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|dc_data_wr_port_data[1]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|dc_data_wr_port_data[16]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|dc_data_wr_port_data[9]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|dc_data_wr_port_data[29]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_rot_step1[24]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|E_logic_result[11]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_wr_data_unfiltered[16]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|D_src2_reg[3]                                                                                                                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_wr_data_unfiltered[6]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |SISTEMA|SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; Yes        ; |SISTEMA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                    ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                 ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_LDR:ldr ;
+----------------+------------+--------------------------------+
; Parameter Name ; Value      ; Type                           ;
+----------------+------------+--------------------------------+
; tsclk          ; 4          ; Signed Integer                 ;
; numch          ; 3          ; Signed Integer                 ;
; board          ; DE1-SoC    ; String                         ;
; board_rev      ; Autodetect ; String                         ;
; max10pllmultby ; 1          ; Signed Integer                 ;
; max10plldivby  ; 1          ; Signed Integer                 ;
+----------------+------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+-----------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                      ;
+-----------------------+------------+-----------------------------------------------------------+
; T_SCLK                ; 4          ; Signed Integer                                            ;
; NUM_CH                ; 3          ; Signed Integer                                            ;
; BOARD                 ; DE1-SoC    ; String                                                    ;
; BOARD_REV             ; Autodetect ; String                                                    ;
; MAX10_PLL_MULTIPLY_BY ; 1          ; Signed Integer                                            ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                            ;
+-----------------------+------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_SRAM1:sram1 ;
+----------------+-------------------+-----------------------------+
; Parameter Name ; Value             ; Type                        ;
+----------------+-------------------+-----------------------------+
; INIT_FILE      ; SISTEMA_SRAM1.hex ; String                      ;
+----------------+-------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                        ;
; WIDTH_A                            ; 128                  ; Signed Integer                 ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 8000                 ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 1                    ; Untyped                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 16                   ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; SISTEMA_SRAM1.hex    ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 8000                 ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_4cm1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                  ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                         ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                     ;
; AV_DATA_W                      ; 128   ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                     ;
; AV_BYTEENABLE_W                ; 16    ; Signed Integer                                                                                     ;
; UAV_BYTEENABLE_W               ; 16    ; Signed Integer                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 16    ; Signed Integer                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                     ;
; BITS_PER_WORD                  ; 4     ; Signed Integer                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                     ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                     ;
; UAV_DATA_W                     ; 128   ; Signed Integer                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 77    ; Signed Integer                                                                                                       ;
; PKT_QOS_L                 ; 77    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 75    ; Signed Integer                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 75    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 74    ; Signed Integer                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 74    ; Signed Integer                                                                                                       ;
; PKT_CACHE_H               ; 91    ; Signed Integer                                                                                                       ;
; PKT_CACHE_L               ; 88    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_H           ; 84    ; Signed Integer                                                                                                       ;
; PKT_THREAD_ID_L           ; 84    ; Signed Integer                                                                                                       ;
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                                       ;
; PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 76    ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 68    ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 66    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 87    ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 85    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 98    ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 98    ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 98    ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 184   ; Signed Integer                                                                                ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                ;
; PKT_ADDR_H                ; 162   ; Signed Integer                                                                                ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                ;
; PKT_TRANS_LOCK            ; 167   ; Signed Integer                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 163   ; Signed Integer                                                                                ;
; PKT_TRANS_POSTED          ; 164   ; Signed Integer                                                                                ;
; PKT_TRANS_WRITE           ; 165   ; Signed Integer                                                                                ;
; PKT_TRANS_READ            ; 166   ; Signed Integer                                                                                ;
; PKT_SRC_ID_H              ; 188   ; Signed Integer                                                                                ;
; PKT_SRC_ID_L              ; 186   ; Signed Integer                                                                                ;
; PKT_DEST_ID_H             ; 191   ; Signed Integer                                                                                ;
; PKT_DEST_ID_L             ; 189   ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_H           ; 176   ; Signed Integer                                                                                ;
; PKT_BURSTWRAP_L           ; 174   ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_H            ; 173   ; Signed Integer                                                                                ;
; PKT_BYTE_CNT_L            ; 169   ; Signed Integer                                                                                ;
; PKT_PROTECTION_H          ; 195   ; Signed Integer                                                                                ;
; PKT_PROTECTION_L          ; 193   ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 201   ; Signed Integer                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 200   ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_H          ; 179   ; Signed Integer                                                                                ;
; PKT_BURST_SIZE_L          ; 177   ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 202   ; Signed Integer                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 204   ; Signed Integer                                                                                ;
; ST_DATA_W                 ; 205   ; Signed Integer                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                ;
; AVS_DATA_W                ; 128   ; Signed Integer                                                                                ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                ;
; PKT_SYMBOLS               ; 16    ; Signed Integer                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                ;
; AVS_BE_W                  ; 16    ; Signed Integer                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                ;
; FIFO_DATA_W               ; 206   ; Signed Integer                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                         ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS    ; 16    ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                           ;
; BITS_PER_SYMBOL     ; 206   ; Signed Integer                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                           ;
; DATA_WIDTH          ; 206   ; Signed Integer                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                   ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                         ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_003|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_005|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_data_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                     ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_instruction_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 83    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 81    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 80    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 78    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 97    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                            ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                            ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                            ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                           ;
; SCHEME         ; round-robin ; String                                                                                                                                   ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                          ;
; IN_PKT_ADDR_H                 ; 54    ; Signed Integer                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                          ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 55    ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 61    ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 65    ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 66    ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 68    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 69    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 71    ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 92    ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 93    ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 60    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 72    ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 73    ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 94    ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 96    ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 57    ; Signed Integer                                                                                          ;
; IN_ST_DATA_W                  ; 97    ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_H                ; 162   ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 163   ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 169   ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 173   ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 177   ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 179   ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 200   ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 201   ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 168   ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 180   ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 181   ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 202   ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 204   ; Signed Integer                                                                                          ;
; OUT_ST_DATA_W                 ; 205   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                          ;
; IN_PKT_ADDR_H                 ; 162   ; Signed Integer                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                          ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                          ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 163   ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 169   ; Signed Integer                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 173   ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 174   ; Signed Integer                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 176   ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 177   ; Signed Integer                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 179   ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 200   ; Signed Integer                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 201   ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 168   ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 180   ; Signed Integer                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 181   ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 202   ; Signed Integer                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 204   ; Signed Integer                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 165   ; Signed Integer                                                                                          ;
; IN_ST_DATA_W                  ; 205   ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; OUT_PKT_ADDR_H                ; 54    ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 65    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 69    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 71    ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 92    ; Signed Integer                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 93    ; Signed Integer                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 72    ; Signed Integer                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 73    ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 94    ; Signed Integer                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 96    ; Signed Integer                                                                                          ;
; OUT_ST_DATA_W                 ; 97    ; Signed Integer                                                                                          ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                               ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                               ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 130   ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 130   ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 130   ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                              ;
+----------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                  ;
; Entity Instance            ; SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 8                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                 ;
; Entity Instance            ; SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                       ;
;     -- lpm_width           ; 8                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                ;
;     -- USE_EAB             ; ON                                                                                                 ;
+----------------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                   ;
;     -- WIDTH_A                            ; 128                                           ;
;     -- NUMWORDS_A                         ; 8000                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 1                                             ;
;     -- NUMWORDS_B                         ; 1                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                 ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                            ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                               ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                          ;
+-----------------------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:procesador1_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:procesador1_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                     ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                              ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_SRAM1:sram1" ;
+--------+-------+----------+---------------------+
; Port   ; Type  ; Severity ; Details             ;
+--------+-------+----------+---------------------+
; freeze ; Input ; Info     ; Stuck at GND        ;
+--------+-------+----------+---------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_Procesador1:procesador1" ;
+---------------+--------+----------+-------------------------+
; Port          ; Type   ; Severity ; Details                 ;
+---------------+--------+----------+-------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected  ;
+---------------+--------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SISTEMA_JTAG_UART:jtag_uart"                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2430                        ;
;     CLR               ; 396                         ;
;     CLR SCLR          ; 29                          ;
;     CLR SLD           ; 19                          ;
;     ENA               ; 259                         ;
;     ENA CLR           ; 1062                        ;
;     ENA CLR SCLR      ; 211                         ;
;     ENA CLR SCLR SLD  ; 56                          ;
;     ENA CLR SLD       ; 116                         ;
;     ENA SCLR          ; 89                          ;
;     ENA SCLR SLD      ; 18                          ;
;     ENA SLD           ; 17                          ;
;     SCLR              ; 13                          ;
;     SCLR SLD          ; 1                           ;
;     SLD               ; 30                          ;
;     plain             ; 114                         ;
; arriav_lcell_comb     ; 2344                        ;
;     arith             ; 230                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 135                         ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 36                          ;
;         7 data inputs ; 36                          ;
;     normal            ; 2078                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 221                         ;
;         3 data inputs ; 411                         ;
;         4 data inputs ; 348                         ;
;         5 data inputs ; 576                         ;
;         6 data inputs ; 482                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 60                          ;
; stratixv_ram_block    ; 363                         ;
;                       ;                             ;
; Max LUT depth         ; 6.30                        ;
; Average LUT depth     ; 2.39                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 85                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 24                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 112                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 110                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 26                                       ;
;         3 data inputs ; 18                                       ;
;         4 data inputs ; 13                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 23                                       ;
; boundary_port         ; 141                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.57                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:08     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Mon Feb 03 15:13:08 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ACTIVIDAD5 -c ACTIVIDAD5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "SISTEMA.qsys"
Info (12250): 2020.02.03.15:13:23 Progress: Loading PROYECTOBE/SISTEMA.qsys
Info (12250): 2020.02.03.15:13:23 Progress: Reading input file
Info (12250): 2020.02.03.15:13:23 Progress: Adding CLOCK_50 [clock_source 17.0]
Info (12250): 2020.02.03.15:13:24 Progress: Parameterizing module CLOCK_50
Info (12250): 2020.02.03.15:13:24 Progress: Adding JTAG_UART [altera_avalon_jtag_uart 17.0]
Info (12250): 2020.02.03.15:13:24 Progress: Parameterizing module JTAG_UART
Info (12250): 2020.02.03.15:13:24 Progress: Adding LDR [altera_up_avalon_adc 17.0]
Info (12250): 2020.02.03.15:13:25 Progress: Parameterizing module LDR
Info (12250): 2020.02.03.15:13:25 Progress: Adding Procesador1 [altera_nios2_gen2 17.0]
Info (12250): 2020.02.03.15:13:25 Progress: Parameterizing module Procesador1
Info (12250): 2020.02.03.15:13:25 Progress: Adding SRAM1 [altera_avalon_onchip_memory2 17.0]
Info (12250): 2020.02.03.15:13:25 Progress: Parameterizing module SRAM1
Info (12250): 2020.02.03.15:13:25 Progress: Adding TIMER [altera_avalon_timer 17.0]
Info (12250): 2020.02.03.15:13:25 Progress: Parameterizing module TIMER
Info (12250): 2020.02.03.15:13:25 Progress: Building connections
Info (12250): 2020.02.03.15:13:25 Progress: Parameterizing connections
Info (12250): 2020.02.03.15:13:25 Progress: Validating
Info (12250): 2020.02.03.15:13:26 Progress: Done reading input file
Info (12250): SISTEMA.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): SISTEMA: Generating SISTEMA "SISTEMA" for QUARTUS_SYNTH
Info (12250): JTAG_UART: Starting RTL generation for module 'SISTEMA_JTAG_UART'
Info (12250): JTAG_UART:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG_UART --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0001_JTAG_UART_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0001_JTAG_UART_gen//SISTEMA_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info (12250): JTAG_UART: Done RTL generation for module 'SISTEMA_JTAG_UART'
Info (12250): JTAG_UART: "SISTEMA" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info (12250): LDR: Starting Generation of ADC Controller for DE-series Board
Info (12250): LDR: C:/intelfpga/17.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0002_sopcgen/SISTEMA_LDR.v
Info (12250): LDR: "SISTEMA" instantiated altera_up_avalon_adc "LDR"
Info (12250): Procesador1: "SISTEMA" instantiated altera_nios2_gen2 "Procesador1"
Info (12250): SRAM1: Starting RTL generation for module 'SISTEMA_SRAM1'
Info (12250): SRAM1:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SISTEMA_SRAM1 --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0005_SRAM1_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0005_SRAM1_gen//SISTEMA_SRAM1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SRAM1: Done RTL generation for module 'SISTEMA_SRAM1'
Info (12250): SRAM1: "SISTEMA" instantiated altera_avalon_onchip_memory2 "SRAM1"
Info (12250): TIMER: Starting RTL generation for module 'SISTEMA_TIMER'
Info (12250): TIMER:   Generation command is [exec C:/intelFPGA/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0006_TIMER_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0006_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info (12250): TIMER: Done RTL generation for module 'SISTEMA_TIMER'
Info (12250): TIMER: "SISTEMA" instantiated altera_avalon_timer "TIMER"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "SISTEMA" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "SISTEMA" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "SISTEMA" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'SISTEMA_Procesador1_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_Procesador1_cpu --dir=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/ESTUDI~1/AppData/Local/Temp/alt8295_4162028049892209953.dir/0009_cpu_gen//SISTEMA_Procesador1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.02.03 15:13:39 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.02.03 15:13:39 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.02.03 15:13:40 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.02.03 15:13:40 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2020.02.03 15:13:40 (*)   Encrypted license found.  SOF will not be time-limited.
Info (12250): Cpu: # 2020.02.03 15:13:40 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.02.03 15:13:40 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.02.03 15:13:40 (*)     Testbench
Info (12250): Cpu: # 2020.02.03 15:13:41 (*)     Instruction decoding
Info (12250): Cpu: # 2020.02.03 15:13:41 (*)       Instruction fields
Info (12250): Cpu: # 2020.02.03 15:13:41 (*)       Instruction decodes
Info (12250): Cpu: # 2020.02.03 15:13:41 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2020.02.03 15:13:41 (*)       Instruction controls
Info (12250): Cpu: # 2020.02.03 15:13:41 (*)     Pipeline frontend
Info (12250): Cpu: # 2020.02.03 15:13:41 (*)     Pipeline backend
Info (12250): Cpu: # 2020.02.03 15:13:44 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.02.03 15:13:46 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2020.02.03 15:13:47 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'SISTEMA_Procesador1_cpu'
Info (12250): Cpu: "Procesador1" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Procesador1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Procesador1_data_master_translator"
Info (12250): LDR_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "LDR_adc_slave_translator"
Info (12250): Procesador1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Procesador1_data_master_agent"
Info (12250): LDR_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "LDR_adc_slave_agent"
Info (12250): LDR_adc_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "LDR_adc_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Procesador1_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "Procesador1_data_master_limiter"
Info (12250): Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_avalon_sc_fifo.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_arbitrator.sv
Info (12250): SRAM1_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SRAM1_s1_cmd_width_adapter"
Info (12250): Reusing file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/SISTEMA/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): SISTEMA: Done "SISTEMA" with 34 modules, 56 files
Info (12249): Finished elaborating Qsys system entity "SISTEMA.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/sistema.v
    Info (12023): Found entity 1: SISTEMA File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v Line: 6
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/sistema/submodules/sistema_jtag_uart.v
    Info (12023): Found entity 1: SISTEMA_JTAG_UART_sim_scfifo_w File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 21
    Info (12023): Found entity 2: SISTEMA_JTAG_UART_scfifo_w File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 78
    Info (12023): Found entity 3: SISTEMA_JTAG_UART_sim_scfifo_r File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 164
    Info (12023): Found entity 4: SISTEMA_JTAG_UART_scfifo_r File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 243
    Info (12023): Found entity 5: SISTEMA_JTAG_UART File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_ldr.v
    Info (12023): Found entity 1: SISTEMA_LDR File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1.v
    Info (12023): Found entity 1: SISTEMA_Procesador1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu.v
    Info (12023): Found entity 1: SISTEMA_Procesador1_cpu_ic_data_module File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 21
    Info (12023): Found entity 2: SISTEMA_Procesador1_cpu_ic_tag_module File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 89
    Info (12023): Found entity 3: SISTEMA_Procesador1_cpu_bht_module File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 158
    Info (12023): Found entity 4: SISTEMA_Procesador1_cpu_register_bank_a_module File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 227
    Info (12023): Found entity 5: SISTEMA_Procesador1_cpu_register_bank_b_module File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 293
    Info (12023): Found entity 6: SISTEMA_Procesador1_cpu_dc_tag_module File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 359
    Info (12023): Found entity 7: SISTEMA_Procesador1_cpu_dc_data_module File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 425
    Info (12023): Found entity 8: SISTEMA_Procesador1_cpu_dc_victim_module File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 494
    Info (12023): Found entity 9: SISTEMA_Procesador1_cpu_nios2_oci_debug File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 562
    Info (12023): Found entity 10: SISTEMA_Procesador1_cpu_nios2_oci_break File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 708
    Info (12023): Found entity 11: SISTEMA_Procesador1_cpu_nios2_oci_xbrk File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1001
    Info (12023): Found entity 12: SISTEMA_Procesador1_cpu_nios2_oci_dbrk File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1262
    Info (12023): Found entity 13: SISTEMA_Procesador1_cpu_nios2_oci_itrace File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1451
    Info (12023): Found entity 14: SISTEMA_Procesador1_cpu_nios2_oci_td_mode File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1634
    Info (12023): Found entity 15: SISTEMA_Procesador1_cpu_nios2_oci_dtrace File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1702
    Info (12023): Found entity 16: SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1784
    Info (12023): Found entity 17: SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1856
    Info (12023): Found entity 18: SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1899
    Info (12023): Found entity 19: SISTEMA_Procesador1_cpu_nios2_oci_fifo File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1946
    Info (12023): Found entity 20: SISTEMA_Procesador1_cpu_nios2_oci_pib File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2432
    Info (12023): Found entity 21: SISTEMA_Procesador1_cpu_nios2_oci_im File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2455
    Info (12023): Found entity 22: SISTEMA_Procesador1_cpu_nios2_performance_monitors File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2525
    Info (12023): Found entity 23: SISTEMA_Procesador1_cpu_nios2_avalon_reg File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2542
    Info (12023): Found entity 24: SISTEMA_Procesador1_cpu_ociram_sp_ram_module File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2635
    Info (12023): Found entity 25: SISTEMA_Procesador1_cpu_nios2_ocimem File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2700
    Info (12023): Found entity 26: SISTEMA_Procesador1_cpu_nios2_oci File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2881
    Info (12023): Found entity 27: SISTEMA_Procesador1_cpu File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_sysclk File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_tck File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: SISTEMA_Procesador1_cpu_debug_slave_wrapper File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v
    Info (12023): Found entity 1: SISTEMA_Procesador1_cpu_mult_cell File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v
    Info (12023): Found entity 1: SISTEMA_Procesador1_cpu_test_bench File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_sram1.v
    Info (12023): Found entity 1: SISTEMA_SRAM1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_timer.v
    Info (12023): Found entity 1: SISTEMA_TIMER File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_irq_mapper.sv
    Info (12023): Found entity 1: SISTEMA_irq_mapper File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0.v
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_cmd_demux_001 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_cmd_mux_002 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_default_decode File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_001_default_decode File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_001 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_002_default_decode File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_002 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_004_default_decode File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_004 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_router_006_default_decode File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: SISTEMA_mm_interconnect_0_router_006 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_rsp_demux File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_rsp_demux_002 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: SISTEMA_mm_interconnect_0_rsp_mux_001 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/sistema/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sistema/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12127): Elaborating entity "SISTEMA" for the top level hierarchy
Info (12128): Elaborating entity "SISTEMA_JTAG_UART" for hierarchy "SISTEMA_JTAG_UART:jtag_uart" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v Line: 80
Info (12128): Elaborating entity "SISTEMA_JTAG_UART_scfifo_w" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_w:the_SISTEMA_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "SISTEMA_JTAG_UART_scfifo_r" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|SISTEMA_JTAG_UART_scfifo_r:the_SISTEMA_JTAG_UART_scfifo_r" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "SISTEMA_JTAG_UART:jtag_uart|alt_jtag_atlantic:SISTEMA_JTAG_UART_alt_jtag_atlantic" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "SISTEMA_LDR" for hierarchy "SISTEMA_LDR:ldr" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v Line: 102
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_ldr.v Line: 69
Info (12128): Elaborating entity "SISTEMA_Procesador1" for hierarchy "SISTEMA_Procesador1:procesador1" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v Line: 133
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1.v Line: 69
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_test_bench" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_test_bench:the_SISTEMA_Procesador1_cpu_test_bench" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 5979
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_ic_data_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 6981
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 61
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_spj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_data_module:SISTEMA_Procesador1_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_ic_tag_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 7047
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 129
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "15"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf
    Info (12023): Found entity 1: altsyncram_rgj1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_rgj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rgj1" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_ic_tag_module:SISTEMA_Procesador1_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_bht_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 7245
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 198
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_pdj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_bht_module:SISTEMA_Procesador1_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_register_bank_a_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 8202
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 264
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_voi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_a_module:SISTEMA_Procesador1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_register_bank_b_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_register_bank_b_module:SISTEMA_Procesador1_cpu_register_bank_b" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 8220
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_mult_cell" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 8805
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v Line: 117
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v Line: 117
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altera_mult_add_37p2.v Line: 117
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_mult_cell:the_SISTEMA_Procesador1_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_dc_tag_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 9227
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 396
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf
    Info (12023): Found entity 1: altsyncram_3pi1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_3pi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3pi1" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_tag_module:SISTEMA_Procesador1_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_dc_data_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 9293
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 465
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_4kl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_data_module:SISTEMA_Procesador1_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_dc_victim_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 9405
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 534
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_baj1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_dc_victim_module:SISTEMA_Procesador1_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 10184
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_debug" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 632
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 632
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_debug:the_SISTEMA_Procesador1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 632
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_break" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_break:the_SISTEMA_Procesador1_cpu_nios2_oci_break" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3128
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_xbrk" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_xbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_xbrk" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3151
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_dbrk" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dbrk:the_SISTEMA_Procesador1_cpu_nios2_oci_dbrk" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3178
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_itrace" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_itrace:the_SISTEMA_Procesador1_cpu_nios2_oci_itrace" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3216
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_dtrace" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3231
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_td_mode" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_dtrace:the_SISTEMA_Procesador1_cpu_nios2_oci_dtrace|SISTEMA_Procesador1_cpu_nios2_oci_td_mode:SISTEMA_Procesador1_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 1752
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_fifo" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3246
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo|SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt:the_SISTEMA_Procesador1_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2065
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo|SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2074
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_fifo:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo|SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc:the_SISTEMA_Procesador1_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2083
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_pib" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_pib:the_SISTEMA_Procesador1_cpu_nios2_oci_pib" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3251
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_oci_im" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_oci_im:the_SISTEMA_Procesador1_cpu_nios2_oci_im" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3265
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_avalon_reg" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_avalon_reg:the_SISTEMA_Procesador1_cpu_nios2_avalon_reg" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3284
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_nios2_ocimem" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3304
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_ociram_sp_ram_module" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2675
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2675
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 2675
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_nios2_ocimem:the_SISTEMA_Procesador1_cpu_nios2_ocimem|SISTEMA_Procesador1_cpu_ociram_sp_ram_module:SISTEMA_Procesador1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_debug_slave_wrapper" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3406
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_debug_slave_tck" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_tck:the_SISTEMA_Procesador1_cpu_debug_slave_tck" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "SISTEMA_Procesador1_cpu_debug_slave_sysclk" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|SISTEMA_Procesador1_cpu_debug_slave_sysclk:the_SISTEMA_Procesador1_cpu_debug_slave_sysclk" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "SISTEMA_Procesador1:procesador1|SISTEMA_Procesador1_cpu:cpu|SISTEMA_Procesador1_cpu_nios2_oci:the_SISTEMA_Procesador1_cpu_nios2_oci|SISTEMA_Procesador1_cpu_debug_slave_wrapper:the_SISTEMA_Procesador1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:SISTEMA_Procesador1_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "SISTEMA_SRAM1" for hierarchy "SISTEMA_SRAM1:sram1" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v Line: 147
Info (12128): Elaborating entity "altsyncram" for hierarchy "SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v Line: 69
Info (12130): Elaborated megafunction instantiation "SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v Line: 69
Info (12133): Instantiated megafunction "SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_sram1.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "SISTEMA_SRAM1.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8000"
    Info (12134): Parameter "numwords_a" = "8000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_byteena_a" = "16"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4cm1.tdf
    Info (12023): Found entity 1: altsyncram_4cm1 File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/altsyncram_4cm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4cm1" for hierarchy "SISTEMA_SRAM1:sram1|altsyncram:the_altsyncram|altsyncram_4cm1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SISTEMA_TIMER" for hierarchy "SISTEMA_TIMER:timer" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v Line: 158
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v Line: 210
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_data_master_translator" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 521
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:procesador1_instruction_master_translator" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 581
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ldr_adc_slave_translator" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 645
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 709
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:procesador1_debug_mem_slave_translator" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 773
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 837
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sram1_s1_translator" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 901
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_data_master_agent" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 982
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:procesador1_instruction_master_agent" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1063
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1147
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ldr_adc_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ldr_adc_slave_agent_rsp_fifo" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1188
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1647
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sram1_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sram1_s1_agent_rsp_fifo" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1688
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1704
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router:router|SISTEMA_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router.sv Line: 183
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_001" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1720
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_001_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_001:router_001|SISTEMA_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_002" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1736
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_002_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_002:router_002|SISTEMA_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_004" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1768
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_004_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_004:router_004|SISTEMA_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_006" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1800
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_router_006_default_decode" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_router_006:router_006|SISTEMA_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:procesador1_data_master_limiter" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1850
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_cmd_demux" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1941
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_cmd_demux_001" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1964
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_cmd_mux" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 1981
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_cmd_mux_002" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2021
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_cmd_mux_002.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_rsp_demux" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2078
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_rsp_demux_002" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2118
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_rsp_mux" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2199
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_rsp_mux_001" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2222
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_cmd_width_adapter" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2288
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_merlin_width_adapter.sv Line: 283
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram1_s1_rsp_width_adapter" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2354
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_avalon_st_adapter" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2383
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|SISTEMA_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0.v Line: 2499
Info (12128): Elaborating entity "SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "SISTEMA_mm_interconnect_0:mm_interconnect_0|SISTEMA_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|SISTEMA_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "SISTEMA_irq_mapper" for hierarchy "SISTEMA_irq_mapper:irq_mapper" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v Line: 218
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/sistema.v Line: 281
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_reset_controller.v Line: 220
Warning (12020): Port "jdo" on the entity instantiation of "the_SISTEMA_Procesador1_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/sistema_procesador1_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.02.03.15:14:06 Progress: Loading sld4422f97f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sld4422f97f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk" is converted into an equivalent circuit using register "SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk~_emulated" and latch "SISTEMA_LDR:ldr|altera_up_avalon_adv_adc:ADC_CTRL|sclk~1" File: C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/db/ip/sistema/submodules/altera_up_avalon_adv_adc.v Line: 28
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 56 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4381 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 4004 logic cells
    Info (21064): Implemented 363 RAM segments
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5054 megabytes
    Info: Processing ended: Mon Feb 03 15:14:28 2020
    Info: Elapsed time: 00:01:20
    Info: Total CPU time (on all processors): 00:02:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Estudiante/Documents/ProyectoBE/PROYECTOBE/output_files/ACTIVIDAD5.map.smsg.


