

================================================================
== Vivado HLS Report for 'write_data'
================================================================
* Date:           Wed Feb  1 16:42:50 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        opcionA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.14|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|    6|    6|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_To_Int  |    4|    4|         2|          1|          1|     4|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     25|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      85|     21|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|      43|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     128|    109|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+----+----+
    |        Instance        |        Module       | BRAM_18K| DSP48E| FF | LUT|
    +------------------------+---------------------+---------+-------+----+----+
    |opcionA_mux_42_32_1_U7  |opcionA_mux_42_32_1  |        0|      0|  85|  21|
    +------------------------+---------------------+---------+-------+----+----+
    |Total                   |                     |        0|      0|  85|  21|
    +------------------------+---------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_139_p2                     |     +    |      0|  0|  12|           3|           1|
    |ap_block_pp0_stage0_flag00011001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_169                  |    and   |      0|  0|   2|           1|           1|
    |last_assign_fu_145_p2             |   icmp   |      0|  0|   1|           3|           2|
    |tmp_fu_133_p2                     |   icmp   |      0|  0|   2|           3|           4|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  25|          14|          14|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1              |  15|          3|    1|          3|
    |ap_sig_ioackin_output_AX_ALG_TREADY  |   9|          2|    1|          2|
    |i_reg_122                            |   9|          2|    3|          6|
    |output_AX_ALG_TDATA_blk_n            |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  63|         13|    7|         17|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_reg_ioackin_output_AX_ALG_TREADY  |   1|   0|    1|          0|
    |i_reg_122                            |   3|   0|    3|          0|
    |last_assign_reg_194                  |   1|   0|    1|          0|
    |p_Val2_s_reg_199                     |  32|   0|   32|          0|
    |tmp_reg_185                          |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  43|   0|   43|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   write_data  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   write_data  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   write_data  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   write_data  | return value |
|buf_0_V_read          |  in |   32|   ap_none  |  buf_0_V_read |    scalar    |
|buf_1_V_read          |  in |   32|   ap_none  |  buf_1_V_read |    scalar    |
|buf_2_V_read          |  in |   32|   ap_none  |  buf_2_V_read |    scalar    |
|buf_3_V_read          |  in |   32|   ap_none  |  buf_3_V_read |    scalar    |
|output_AX_ALG_TDATA   | out |   32|    axis    | output_data_V |    pointer   |
|output_AX_ALG_TVALID  | out |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TREADY  |  in |    1|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TDEST   | out |    5|    axis    | output_dest_V |    pointer   |
|output_AX_ALG_TKEEP   | out |    4|    axis    | output_keep_V |    pointer   |
|output_AX_ALG_TSTRB   | out |    4|    axis    | output_strb_V |    pointer   |
|output_AX_ALG_TUSER   | out |    4|    axis    | output_user_V |    pointer   |
|output_AX_ALG_TLAST   | out |    1|    axis    | output_last_V |    pointer   |
|output_AX_ALG_TID     | out |    5|    axis    |  output_id_V  |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (tmp)
	3  / (!tmp)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_5 (12)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, [5 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: buf_3_V_read_1 (13)  [1/1] 0.00ns
:1  %buf_3_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_3_V_read)

ST_1: buf_2_V_read_1 (14)  [1/1] 0.00ns
:2  %buf_2_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_2_V_read)

ST_1: buf_1_V_read_1 (15)  [1/1] 0.00ns
:3  %buf_1_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_1_V_read)

ST_1: buf_0_V_read_1 (16)  [1/1] 0.00ns
:4  %buf_0_V_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buf_0_V_read)

ST_1: StgValue_10 (17)  [1/1] 1.77ns  loc: ./axi_algorithm.h:183
:5  br label %1


 <State 2>: 4.14ns
ST_2: i (19)  [1/1] 0.00ns
:0  %i = phi i3 [ 0, %0 ], [ %i_1, %2 ]

ST_2: tmp (20)  [1/1] 2.07ns  loc: ./axi_algorithm.h:183
:1  %tmp = icmp eq i3 %i, -4

ST_2: i_1 (21)  [1/1] 2.53ns  loc: ./axi_algorithm.h:183
:2  %i_1 = add i3 %i, 1

ST_2: StgValue_14 (22)  [1/1] 0.00ns  loc: ./axi_algorithm.h:183
:3  br i1 %tmp, label %3, label %2

ST_2: last_assign (28)  [1/1] 2.07ns  loc: ./axi_algorithm.h:186
:4  %last_assign = icmp eq i3 %i, 3

ST_2: tmp_1 (29)  [1/1] 0.00ns  loc: ./axi_algorithm.h:183
:5  %tmp_1 = trunc i3 %i to i2

ST_2: p_Val2_s (30)  [1/1] 1.96ns  loc: ./axi_algorithm.h:183
:6  %p_Val2_s = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %buf_0_V_read_1, i32 %buf_1_V_read_1, i32 %buf_2_V_read_1, i32 %buf_3_V_read_1, i2 %tmp_1)


 <State 3>: 0.00ns
ST_3: empty (24)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_19 (25)  [1/1] 0.00ns  loc: ./axi_algorithm.h:184
:1  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind

ST_3: tmp_2 (26)  [1/1] 0.00ns  loc: ./axi_algorithm.h:184
:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str5)

ST_3: StgValue_21 (27)  [1/1] 0.00ns  loc: ./axi_algorithm.h:185
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: StgValue_22 (31)  [1/1] 0.00ns  loc: ./axi_algorithm.h:183
:7  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %output_data_V, i4* %output_keep_V, i4* %output_strb_V, i4* %output_user_V, i1* %output_last_V, i5* %output_id_V, i5* %output_dest_V, i32 %p_Val2_s, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

ST_3: empty_2 (32)  [1/1] 0.00ns  loc: ./axi_algorithm.h:187
:8  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str5, i32 %tmp_2)

ST_3: StgValue_24 (33)  [1/1] 0.00ns  loc: ./axi_algorithm.h:183
:9  br label %1


 <State 4>: 0.00ns
ST_4: StgValue_25 (35)  [1/1] 0.00ns  loc: ./axi_algorithm.h:188
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5     (specinterface    ) [ 00000]
buf_3_V_read_1 (read             ) [ 00110]
buf_2_V_read_1 (read             ) [ 00110]
buf_1_V_read_1 (read             ) [ 00110]
buf_0_V_read_1 (read             ) [ 00110]
StgValue_10    (br               ) [ 01110]
i              (phi              ) [ 00100]
tmp            (icmp             ) [ 00110]
i_1            (add              ) [ 01110]
StgValue_14    (br               ) [ 00000]
last_assign    (icmp             ) [ 00110]
tmp_1          (trunc            ) [ 00000]
p_Val2_s       (mux              ) [ 00110]
empty          (speclooptripcount) [ 00000]
StgValue_19    (specloopname     ) [ 00000]
tmp_2          (specregionbegin  ) [ 00000]
StgValue_21    (specpipeline     ) [ 00000]
StgValue_22    (write            ) [ 00000]
empty_2        (specregionend    ) [ 00000]
StgValue_24    (br               ) [ 01110]
StgValue_25    (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_user_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_user_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_id_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_id_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_dest_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_dest_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="buf_3_V_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="buf_2_V_read_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_1_V_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="buf_0_V_read_1_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buf_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="StgValue_22_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="0" index="3" bw="4" slack="0"/>
<pin id="97" dir="0" index="4" bw="4" slack="0"/>
<pin id="98" dir="0" index="5" bw="1" slack="0"/>
<pin id="99" dir="0" index="6" bw="5" slack="0"/>
<pin id="100" dir="0" index="7" bw="5" slack="0"/>
<pin id="101" dir="0" index="8" bw="32" slack="1"/>
<pin id="102" dir="0" index="9" bw="1" slack="0"/>
<pin id="103" dir="0" index="10" bw="1" slack="0"/>
<pin id="104" dir="0" index="11" bw="1" slack="0"/>
<pin id="105" dir="0" index="12" bw="1" slack="1"/>
<pin id="106" dir="0" index="13" bw="1" slack="0"/>
<pin id="107" dir="0" index="14" bw="1" slack="0"/>
<pin id="108" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="1"/>
<pin id="124" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="0"/>
<pin id="135" dir="0" index="1" bw="3" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="last_assign_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="0" index="1" bw="3" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_assign/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_Val2_s_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="1"/>
<pin id="158" dir="0" index="2" bw="32" slack="1"/>
<pin id="159" dir="0" index="3" bw="32" slack="1"/>
<pin id="160" dir="0" index="4" bw="32" slack="1"/>
<pin id="161" dir="0" index="5" bw="2" slack="0"/>
<pin id="162" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="buf_3_V_read_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_3_V_read_1 "/>
</bind>
</comp>

<comp id="170" class="1005" name="buf_2_V_read_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_V_read_1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="buf_1_V_read_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_V_read_1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="buf_0_V_read_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_read_1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="tmp_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="189" class="1005" name="i_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="last_assign_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_assign "/>
</bind>
</comp>

<comp id="199" class="1005" name="p_Val2_s_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="32" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="92" pin=5"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="92" pin=6"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="92" pin=7"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="92" pin=9"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="92" pin=10"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="92" pin=11"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="92" pin=13"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="92" pin=14"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="126" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="126" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="126" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="126" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="155" pin=5"/></net>

<net id="168"><net_src comp="68" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="173"><net_src comp="74" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="155" pin=3"/></net>

<net id="178"><net_src comp="80" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="183"><net_src comp="86" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="188"><net_src comp="133" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="139" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="197"><net_src comp="145" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="92" pin=12"/></net>

<net id="202"><net_src comp="155" pin="6"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="92" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V | {3 }
	Port: output_keep_V | {3 }
	Port: output_strb_V | {3 }
	Port: output_user_V | {3 }
	Port: output_last_V | {3 }
	Port: output_id_V | {3 }
	Port: output_dest_V | {3 }
 - Input state : 
	Port: write_data : buf_0_V_read | {1 }
	Port: write_data : buf_1_V_read | {1 }
	Port: write_data : buf_2_V_read | {1 }
	Port: write_data : buf_3_V_read | {1 }
	Port: write_data : output_data_V | {}
	Port: write_data : output_keep_V | {}
	Port: write_data : output_strb_V | {}
	Port: write_data : output_user_V | {}
	Port: write_data : output_last_V | {}
	Port: write_data : output_id_V | {}
	Port: write_data : output_dest_V | {}
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_1 : 1
		StgValue_14 : 2
		last_assign : 1
		tmp_1 : 1
		p_Val2_s : 2
	State 3
		empty_2 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    mux   |      p_Val2_s_fu_155      |    85   |    21   |
|----------|---------------------------|---------|---------|
|    add   |         i_1_fu_139        |    0    |    12   |
|----------|---------------------------|---------|---------|
|   icmp   |         tmp_fu_133        |    0    |    1    |
|          |     last_assign_fu_145    |    0    |    1    |
|----------|---------------------------|---------|---------|
|          | buf_3_V_read_1_read_fu_68 |    0    |    0    |
|   read   | buf_2_V_read_1_read_fu_74 |    0    |    0    |
|          | buf_1_V_read_1_read_fu_80 |    0    |    0    |
|          | buf_0_V_read_1_read_fu_86 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  StgValue_22_write_fu_92  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |        tmp_1_fu_151       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    85   |    35   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|buf_0_V_read_1_reg_180|   32   |
|buf_1_V_read_1_reg_175|   32   |
|buf_2_V_read_1_reg_170|   32   |
|buf_3_V_read_1_reg_165|   32   |
|      i_1_reg_189     |    3   |
|       i_reg_122      |    3   |
|  last_assign_reg_194 |    1   |
|   p_Val2_s_reg_199   |   32   |
|      tmp_reg_185     |    1   |
+----------------------+--------+
|         Total        |   168  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   85   |   35   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   168  |    -   |
+-----------+--------+--------+
|   Total   |   253  |   35   |
+-----------+--------+--------+
