Analysis & Synthesis report for DE2-FSM2
Mon Jul 24 19:37:38 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|MAIN_FSM
 11. State Machine - |top|SEN_FSM
 12. State Machine - |top|uart_rx:uartRX|r_SM_Main
 13. State Machine - |top|uart_tx:uartTX|r_SM_Main
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Top-level Entity: |top
 20. Source assignments for altsyncram:data2_rtl_0|altsyncram_tke1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |top
 22. Parameter Settings for User Entity Instance: clock:clock|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: uart_tx:uartTX
 24. Parameter Settings for User Entity Instance: uart_rx:uartRX
 25. Parameter Settings for User Entity Instance: tdc_decode:tdc_decode
 26. Parameter Settings for Inferred Entity Instance: altsyncram:data2_rtl_0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "AES_Composite_enc:gen_code_label[2].aes_tinyi"
 30. Port Connectivity Checks: "AES_Composite_enc:gen_code_label[1].aes_tinyi"
 31. Port Connectivity Checks: "AES_Composite_enc:gen_code_label[0].aes_tinyi"
 32. Port Connectivity Checks: "uart_tx:uartTX"
 33. Port Connectivity Checks: "clock:clock"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 24 19:37:38 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; DE2-FSM2                                    ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 16,172                                      ;
;     Total combinational functions  ; 15,834                                      ;
;     Dedicated logic registers      ; 1,708                                       ;
; Total registers                    ; 1708                                        ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; DE2-FSM2           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; src/lattice_sensor.vhd           ; yes             ; User VHDL File               ; C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/lattice_sensor.vhd  ;         ;
; src/uartTX.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v            ;         ;
; src/uartrx.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v            ;         ;
; src/top.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v               ;         ;
; src/aes_composite_enc.v          ; yes             ; User Verilog HDL File        ; C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v ;         ;
; clock.v                          ; yes             ; User Wizard-Generated File   ; C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/clock.v                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                            ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                     ;         ;
; db/clock_altpll.v                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/db/clock_altpll.v       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                          ;         ;
; db/altsyncram_tke1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/db/altsyncram_tke1.tdf  ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 16,172                                                                           ;
;                                             ;                                                                                  ;
; Total combinational functions               ; 15834                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                  ;
;     -- 4 input functions                    ; 14581                                                                            ;
;     -- 3 input functions                    ; 598                                                                              ;
;     -- <=2 input functions                  ; 655                                                                              ;
;                                             ;                                                                                  ;
; Logic elements by mode                      ;                                                                                  ;
;     -- normal mode                          ; 15755                                                                            ;
;     -- arithmetic mode                      ; 79                                                                               ;
;                                             ;                                                                                  ;
; Total registers                             ; 1708                                                                             ;
;     -- Dedicated logic registers            ; 1708                                                                             ;
;     -- I/O registers                        ; 0                                                                                ;
;                                             ;                                                                                  ;
; I/O pins                                    ; 6                                                                                ;
; Total memory bits                           ; 8192                                                                             ;
;                                             ;                                                                                  ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                ;
;                                             ;                                                                                  ;
; Total PLLs                                  ; 1                                                                                ;
;     -- PLLs                                 ; 1                                                                                ;
;                                             ;                                                                                  ;
; Maximum fan-out node                        ; clock:clock|altpll:altpll_component|clock_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1717                                                                             ;
; Total fan-out                               ; 66058                                                                            ;
; Average fan-out                             ; 3.76                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Entity Name         ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |top                                               ; 15834 (512)         ; 1708 (448)                ; 8192        ; 0            ; 0       ; 0         ; 6    ; 0            ; |top                                                                                                                      ; top                 ; work         ;
;    |AES_Composite_enc:gen_code_label[0].aes_tinyi| ; 5074 (3)            ; 399 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi                                                                        ; AES_Composite_enc   ; work         ;
;       |AES_Comp_ENC:AES_Comp_ENC0|                 ; 5071 (588)          ; 397 (397)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0                                             ; AES_Comp_ENC        ; work         ;
;          |AES_Comp_EncCore:EC|                     ; 4483 (150)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC                         ; AES_Comp_EncCore    ; work         ;
;             |AES_Comp_MixColumns:MX0|              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX0 ; AES_Comp_MixColumns ; work         ;
;             |AES_Comp_MixColumns:MX1|              ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX1 ; AES_Comp_MixColumns ; work         ;
;             |AES_Comp_MixColumns:MX2|              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX2 ; AES_Comp_MixColumns ; work         ;
;             |AES_Comp_MixColumns:MX3|              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX3 ; AES_Comp_MixColumns ; work         ;
;             |SubBytes:SB0|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0            ; SubBytes            ; work         ;
;             |SubBytes:SB1|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1            ; SubBytes            ; work         ;
;             |SubBytes:SB2|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2            ; SubBytes            ; work         ;
;             |SubBytes:SB3|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3            ; SubBytes            ; work         ;
;             |SubBytes:SBK|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK            ; SubBytes            ; work         ;
;    |AES_Composite_enc:gen_code_label[1].aes_tinyi| ; 5073 (2)            ; 399 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi                                                                        ; AES_Composite_enc   ; work         ;
;       |AES_Comp_ENC:AES_Comp_ENC0|                 ; 5071 (587)          ; 397 (397)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0                                             ; AES_Comp_ENC        ; work         ;
;          |AES_Comp_EncCore:EC|                     ; 4484 (151)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC                         ; AES_Comp_EncCore    ; work         ;
;             |AES_Comp_MixColumns:MX0|              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX0 ; AES_Comp_MixColumns ; work         ;
;             |AES_Comp_MixColumns:MX1|              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX1 ; AES_Comp_MixColumns ; work         ;
;             |AES_Comp_MixColumns:MX2|              ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX2 ; AES_Comp_MixColumns ; work         ;
;             |AES_Comp_MixColumns:MX3|              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX3 ; AES_Comp_MixColumns ; work         ;
;             |SubBytes:SB0|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0            ; SubBytes            ; work         ;
;             |SubBytes:SB1|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1            ; SubBytes            ; work         ;
;             |SubBytes:SB2|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2            ; SubBytes            ; work         ;
;             |SubBytes:SB3|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3            ; SubBytes            ; work         ;
;             |SubBytes:SBK|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK            ; SubBytes            ; work         ;
;    |AES_Composite_enc:gen_code_label[2].aes_tinyi| ; 5075 (2)            ; 399 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi                                                                        ; AES_Composite_enc   ; work         ;
;       |AES_Comp_ENC:AES_Comp_ENC0|                 ; 5073 (589)          ; 397 (397)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0                                             ; AES_Comp_ENC        ; work         ;
;          |AES_Comp_EncCore:EC|                     ; 4484 (151)          ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC                         ; AES_Comp_EncCore    ; work         ;
;             |AES_Comp_MixColumns:MX0|              ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX0 ; AES_Comp_MixColumns ; work         ;
;             |AES_Comp_MixColumns:MX1|              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX1 ; AES_Comp_MixColumns ; work         ;
;             |AES_Comp_MixColumns:MX2|              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX2 ; AES_Comp_MixColumns ; work         ;
;             |AES_Comp_MixColumns:MX3|              ; 43 (43)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX3 ; AES_Comp_MixColumns ; work         ;
;             |SubBytes:SB0|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0            ; SubBytes            ; work         ;
;             |SubBytes:SB1|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1            ; SubBytes            ; work         ;
;             |SubBytes:SB2|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2            ; SubBytes            ; work         ;
;             |SubBytes:SB3|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3            ; SubBytes            ; work         ;
;             |SubBytes:SBK|                         ; 832 (832)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK            ; SubBytes            ; work         ;
;    |altsyncram:data2_rtl_0|                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:data2_rtl_0                                                                                               ; altsyncram          ; work         ;
;       |altsyncram_tke1:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|altsyncram:data2_rtl_0|altsyncram_tke1:auto_generated                                                                ; altsyncram_tke1     ; work         ;
;    |clock:clock|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:clock                                                                                                          ; clock               ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:clock|altpll:altpll_component                                                                                  ; altpll              ; work         ;
;          |clock_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock:clock|altpll:altpll_component|clock_altpll:auto_generated                                                      ; clock_altpll        ; work         ;
;    |tdc_decode:tdc_decode|                         ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|tdc_decode:tdc_decode                                                                                                ; tdc_decode          ; work         ;
;    |uart_rx:uartRX|                                ; 51 (51)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_rx:uartRX                                                                                                       ; uart_rx             ; work         ;
;    |uart_tx:uartTX|                                ; 47 (47)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|uart_tx:uartTX                                                                                                       ; uart_tx             ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                     ;
+------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altsyncram:data2_rtl_0|altsyncram_tke1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                              ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|clock:clock ; clock.v         ;
+--------+--------------+---------+--------------+--------------+------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|MAIN_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+------------------------+---------------------------+--------------------------+---------------------------+--------------------------+-------------------------+---------------------+
; Name                      ; MAIN_FSM.MAIN_SEN_DELAY ; MAIN_FSM.MAIN_SEN_WAIT1 ; MAIN_FSM.MAIN_SEN_WAIT ; MAIN_FSM.MAIN_SEN_SEND ; MAIN_FSM.MAIN_CT_WAIT1 ; MAIN_FSM.MAIN_CT_WAIT ; MAIN_FSM.MAIN_CT_SEND ; MAIN_FSM.MAIN_KEY_WAIT1 ; MAIN_FSM.MAIN_KEY_WAIT ; MAIN_FSM.MAIN_KEY_SEND ; MAIN_FSM.MAIN_PT_WAIT1 ; MAIN_FSM.MAIN_PT_WAIT ; MAIN_FSM.MAIN_PT_SEND ; MAIN_FSM.MAIN_AES_WAIT ; MAIN_FSM.MAIN_AES_ENCRYPT ; MAIN_FSM.MAIN_AES_SET_PT ; MAIN_FSM.MAIN_AES_SET_KEY ; MAIN_FSM.MAIN_AES_RESET1 ; MAIN_FSM.MAIN_AES_RESET ; MAIN_FSM.0000000000 ;
+---------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+------------------------+---------------------------+--------------------------+---------------------------+--------------------------+-------------------------+---------------------+
; MAIN_FSM.0000000000       ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 0                   ;
; MAIN_FSM.MAIN_AES_RESET   ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 1                       ; 1                   ;
; MAIN_FSM.MAIN_AES_RESET1  ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 1                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_AES_SET_KEY ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 1                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_AES_SET_PT  ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 1                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_AES_ENCRYPT ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 1                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_AES_WAIT    ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 1                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_PT_SEND     ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 1                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_PT_WAIT     ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 1                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_PT_WAIT1    ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 1                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_KEY_SEND    ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 1                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_KEY_WAIT    ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 1                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_KEY_WAIT1   ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 1                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_CT_SEND     ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 1                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_CT_WAIT     ; 0                       ; 0                       ; 0                      ; 0                      ; 0                      ; 1                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_CT_WAIT1    ; 0                       ; 0                       ; 0                      ; 0                      ; 1                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_SEN_SEND    ; 0                       ; 0                       ; 0                      ; 1                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_SEN_WAIT    ; 0                       ; 0                       ; 1                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_SEN_WAIT1   ; 0                       ; 1                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
; MAIN_FSM.MAIN_SEN_DELAY   ; 1                       ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                       ; 0                      ; 0                      ; 0                      ; 0                     ; 0                     ; 0                      ; 0                         ; 0                        ; 0                         ; 0                        ; 0                       ; 1                   ;
+---------------------------+-------------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+-------------------------+------------------------+------------------------+------------------------+-----------------------+-----------------------+------------------------+---------------------------+--------------------------+---------------------------+--------------------------+-------------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |top|SEN_FSM                                                                            ;
+---------------------+---------------------+---------------------+--------------------+------------------+
; Name                ; SEN_FSM.SEN_WRAP_UP ; SEN_FSM.SEN_CAPTURE ; SEN_FSM.0000000000 ; SEN_FSM.SEN_WAIT ;
+---------------------+---------------------+---------------------+--------------------+------------------+
; SEN_FSM.SEN_WAIT    ; 0                   ; 0                   ; 0                  ; 0                ;
; SEN_FSM.0000000000  ; 0                   ; 0                   ; 1                  ; 1                ;
; SEN_FSM.SEN_CAPTURE ; 0                   ; 1                   ; 0                  ; 1                ;
; SEN_FSM.SEN_WRAP_UP ; 1                   ; 0                   ; 0                  ; 1                ;
+---------------------+---------------------+---------------------+--------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|uart_rx:uartRX|r_SM_Main                                                                                                  ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_RX_STOP_BIT ; r_SM_Main.s_RX_DATA_BITS ; r_SM_Main.s_RX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_RX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|uart_tx:uartTX|r_SM_Main                                                                                                  ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_TX_STOP_BIT ; r_SM_Main.s_TX_DATA_BITS ; r_SM_Main.s_TX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_TX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_TX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
; Register name                                                                                                                                                                                                                 ; Reason for Removal                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+
; Din[112..127]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; Kin[0..3]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                 ;
; Kin[4..7]                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                 ;
; Kin[8]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                 ;
; Kin[9..11]                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                 ;
; Kin[12..15]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                 ;
; Kin[16]                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                 ;
; Kin[17]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                 ;
; Kin[18,19]                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                 ;
; Kin[20..25]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                 ;
; Kin[26,27]                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                 ;
; Kin[28..31]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                 ;
; Kin[32,33]                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                 ;
; Kin[34]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                 ;
; Kin[35]                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                 ;
; Kin[36..40]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                 ;
; Kin[41]                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                 ;
; Kin[42]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                 ;
; Kin[43]                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                 ;
; Kin[44..47]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                 ;
; Kin[48]                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                 ;
; Kin[49,50]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                 ;
; Kin[51]                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                 ;
; Kin[52..58]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                 ;
; Kin[59]                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                 ;
; Kin[60..63]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                 ;
; Kin[64..66]                                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                 ;
; Kin[67..72]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                 ;
; Kin[73,74]                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                 ;
; Kin[75..79]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                 ;
; Kin[80]                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                 ;
; Kin[81]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                 ;
; Kin[82]                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                 ;
; Kin[83..89]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                 ;
; Kin[90]                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                 ;
; Kin[91..95]                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                 ;
; Kin[96,97]                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                 ;
; Kin[98..104]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; Kin[105]                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                 ;
; Kin[106..111]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; Kin[112]                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                 ;
; Kin[113..127]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataIn[0][0]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[0][1]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[0][2]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[0][3]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[0][4]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[0][5]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[0][6]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[0][7]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[1][0]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[1][1]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[1][2]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[1][3]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[1][4]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[1][5]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[1][6]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataIn[1][7]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                 ;
; dataKey[0][0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[0][1]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[0][2]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[0][3]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[0][4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[0][5]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[0][6]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[0][7]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[1][0]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[1][1]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[1][2]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[1][3]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[1][4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[1][5]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[1][6]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[1][7]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[2][0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[2][1]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[2][2]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[2][3]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[2][4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[2][5]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[2][6]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[2][7]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[3][0]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[3][1]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[3][2]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[3][3]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[3][4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[3][5]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[3][6]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[3][7]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[4][0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[4][1]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[4][2]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[4][3]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[4][4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[4][5]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[4][6]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[4][7]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[5][0]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[5][1]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[5][2]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[5][3]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[5][4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[5][5]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[5][6]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[5][7]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[6][0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[6][1]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[6][2]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[6][3]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[6][4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[6][5]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[6][6]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[6][7]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[7][0]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[7][1]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[7][2]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[7][3]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[7][4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[7][5]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[7][6]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[7][7]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[8][0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[8][1]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[8][2]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[8][3]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[8][4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[8][5]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[8][6]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[8][7]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[9][0]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[9][1]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[9][2]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[9][3]                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[9][4]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[9][5]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[9][6]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[9][7]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                 ;
; dataKey[10][0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[10][1]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[10][2]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[10][3]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[10][4]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[10][5]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[10][6]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[10][7]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[11][0]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[11][1]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[11][2]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[11][3]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[11][4]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[11][5]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[11][6]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[11][7]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[12][0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[12][1]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[12][2]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[12][3]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[12][4]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[12][5]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[12][6]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[12][7]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[13][0]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[13][1]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[13][2]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[13][3]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[13][4]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[13][5]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[13][6]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[13][7]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[14][0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[14][1]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[14][2]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[14][3]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[14][4]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[14][5]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[14][6]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[14][7]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[15][0]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[15][1]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[15][2]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[15][3]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                 ;
; dataKey[15][4]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[15][5]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[15][6]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; dataKey[15][7]                                                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                 ;
; outReg[1,2,5..11,13,18..21,27..30,32..35,37..39,43,44,46,51..53,57,61,63,65,66,68,69,71,74..76,79..81,84..87,89,91..97,99,101..104,108,109,113,114,116..120,122,124..128,130,132..137,139..144,146,148,149,151..154,156..158] ; Merged with outReg[0]                                  ;
; outReg[4,12,14..17,22..26,31,36,40..42,45,47..50,54..56,58..60,62,64,67,70,72,73,77,78,82,83,88,90,98,100,105..107,110..112,115,121,123,129,131,138,145,147,150,155,159]                                                      ; Merged with outReg[3]                                  ;
; outReg[3]                                                                                                                                                                                                                     ; Merged with outReg[0]                                  ;
; tdc_decode:tdc_decode|tdc_input_buf_reg[1..159]                                                                                                                                                                               ; Merged with tdc_decode:tdc_decode|tdc_input_buf_reg[0] ;
; outReg[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                 ;
; tdc_decode:tdc_decode|dec_reg[0..4,6]                                                                                                                                                                                         ; Merged with tdc_decode:tdc_decode|tdc_input_buf_reg[0] ;
; tdc_decode:tdc_decode|dec_reg[7]                                                                                                                                                                                              ; Merged with tdc_decode:tdc_decode|dec_reg[5]           ;
; MAIN_FSM~22                                                                                                                                                                                                                   ; Lost fanout                                            ;
; MAIN_FSM~23                                                                                                                                                                                                                   ; Lost fanout                                            ;
; MAIN_FSM~24                                                                                                                                                                                                                   ; Lost fanout                                            ;
; MAIN_FSM~25                                                                                                                                                                                                                   ; Lost fanout                                            ;
; MAIN_FSM~26                                                                                                                                                                                                                   ; Lost fanout                                            ;
; MAIN_FSM~27                                                                                                                                                                                                                   ; Lost fanout                                            ;
; MAIN_FSM~28                                                                                                                                                                                                                   ; Lost fanout                                            ;
; MAIN_FSM~29                                                                                                                                                                                                                   ; Lost fanout                                            ;
; MAIN_FSM~30                                                                                                                                                                                                                   ; Lost fanout                                            ;
; MAIN_FSM~31                                                                                                                                                                                                                   ; Lost fanout                                            ;
; SEN_FSM~6                                                                                                                                                                                                                     ; Lost fanout                                            ;
; SEN_FSM~7                                                                                                                                                                                                                     ; Lost fanout                                            ;
; SEN_FSM~8                                                                                                                                                                                                                     ; Lost fanout                                            ;
; SEN_FSM~9                                                                                                                                                                                                                     ; Lost fanout                                            ;
; SEN_FSM~10                                                                                                                                                                                                                    ; Lost fanout                                            ;
; SEN_FSM~11                                                                                                                                                                                                                    ; Lost fanout                                            ;
; SEN_FSM~12                                                                                                                                                                                                                    ; Lost fanout                                            ;
; SEN_FSM~13                                                                                                                                                                                                                    ; Lost fanout                                            ;
; SEN_FSM~14                                                                                                                                                                                                                    ; Lost fanout                                            ;
; SEN_FSM~15                                                                                                                                                                                                                    ; Lost fanout                                            ;
; uart_rx:uartRX|r_SM_Main~2                                                                                                                                                                                                    ; Lost fanout                                            ;
; uart_rx:uartRX|r_SM_Main~3                                                                                                                                                                                                    ; Lost fanout                                            ;
; uart_tx:uartTX|r_SM_Main~2                                                                                                                                                                                                    ; Lost fanout                                            ;
; uart_tx:uartTX|r_SM_Main~3                                                                                                                                                                                                    ; Lost fanout                                            ;
; SEN_FSM.0000000000                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                 ;
; counter1[28..31]                                                                                                                                                                                                              ; Lost fanout                                            ;
; Total Number of Removed Registers = 643                                                                                                                                                                                       ;                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                          ;
+---------------+---------------------------+------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register   ;
+---------------+---------------------------+------------------------------------------+
; counter1[31]  ; Lost Fanouts              ; counter1[30], counter1[29], counter1[28] ;
; Din[113]      ; Stuck at GND              ; dataIn[1][1]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[114]      ; Stuck at GND              ; dataIn[1][2]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[115]      ; Stuck at GND              ; dataIn[1][3]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[116]      ; Stuck at GND              ; dataIn[1][4]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[117]      ; Stuck at GND              ; dataIn[1][5]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[118]      ; Stuck at GND              ; dataIn[1][6]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[119]      ; Stuck at GND              ; dataIn[1][7]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[120]      ; Stuck at GND              ; dataIn[0][0]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[121]      ; Stuck at GND              ; dataIn[0][1]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[122]      ; Stuck at GND              ; dataIn[0][2]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[123]      ; Stuck at GND              ; dataIn[0][3]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[124]      ; Stuck at GND              ; dataIn[0][4]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[125]      ; Stuck at GND              ; dataIn[0][5]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[126]      ; Stuck at GND              ; dataIn[0][6]                             ;
;               ; due to stuck port data_in ;                                          ;
; Din[127]      ; Stuck at GND              ; dataIn[0][7]                             ;
;               ; due to stuck port data_in ;                                          ;
; Kin[0]        ; Stuck at GND              ; dataKey[15][0]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[1]        ; Stuck at GND              ; dataKey[15][1]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[2]        ; Stuck at GND              ; dataKey[15][2]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[3]        ; Stuck at GND              ; dataKey[15][3]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[4]        ; Stuck at VCC              ; dataKey[15][4]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[5]        ; Stuck at VCC              ; dataKey[15][5]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[6]        ; Stuck at VCC              ; dataKey[15][6]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[7]        ; Stuck at VCC              ; dataKey[15][7]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[8]        ; Stuck at GND              ; dataKey[14][0]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[9]        ; Stuck at VCC              ; dataKey[14][1]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[10]       ; Stuck at VCC              ; dataKey[14][2]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[11]       ; Stuck at VCC              ; dataKey[14][3]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[12]       ; Stuck at GND              ; dataKey[14][4]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[13]       ; Stuck at GND              ; dataKey[14][5]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[14]       ; Stuck at GND              ; dataKey[14][6]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[15]       ; Stuck at GND              ; dataKey[14][7]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[16]       ; Stuck at VCC              ; dataKey[13][0]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[17]       ; Stuck at GND              ; dataKey[13][1]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[18]       ; Stuck at VCC              ; dataKey[13][2]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[19]       ; Stuck at VCC              ; dataKey[13][3]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[20]       ; Stuck at GND              ; dataKey[13][4]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[21]       ; Stuck at GND              ; dataKey[13][5]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[22]       ; Stuck at GND              ; dataKey[13][6]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[23]       ; Stuck at GND              ; dataKey[13][7]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[24]       ; Stuck at GND              ; dataKey[12][0]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[25]       ; Stuck at GND              ; dataKey[12][1]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[26]       ; Stuck at VCC              ; dataKey[12][2]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[27]       ; Stuck at VCC              ; dataKey[12][3]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[28]       ; Stuck at GND              ; dataKey[12][4]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[29]       ; Stuck at GND              ; dataKey[12][5]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[30]       ; Stuck at GND              ; dataKey[12][6]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[31]       ; Stuck at GND              ; dataKey[12][7]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[32]       ; Stuck at VCC              ; dataKey[11][0]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[33]       ; Stuck at VCC              ; dataKey[11][1]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[34]       ; Stuck at GND              ; dataKey[11][2]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[35]       ; Stuck at VCC              ; dataKey[11][3]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[36]       ; Stuck at GND              ; dataKey[11][4]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[37]       ; Stuck at GND              ; dataKey[11][5]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[38]       ; Stuck at GND              ; dataKey[11][6]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[39]       ; Stuck at GND              ; dataKey[11][7]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[40]       ; Stuck at GND              ; dataKey[10][0]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[41]       ; Stuck at VCC              ; dataKey[10][1]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[42]       ; Stuck at GND              ; dataKey[10][2]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[43]       ; Stuck at VCC              ; dataKey[10][3]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[44]       ; Stuck at GND              ; dataKey[10][4]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[45]       ; Stuck at GND              ; dataKey[10][5]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[46]       ; Stuck at GND              ; dataKey[10][6]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[47]       ; Stuck at GND              ; dataKey[10][7]                           ;
;               ; due to stuck port data_in ;                                          ;
; Kin[48]       ; Stuck at VCC              ; dataKey[9][0]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[49]       ; Stuck at GND              ; dataKey[9][1]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[50]       ; Stuck at GND              ; dataKey[9][2]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[51]       ; Stuck at VCC              ; dataKey[9][3]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[52]       ; Stuck at GND              ; dataKey[9][4]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[53]       ; Stuck at GND              ; dataKey[9][5]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[54]       ; Stuck at GND              ; dataKey[9][6]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[55]       ; Stuck at GND              ; dataKey[9][7]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[56]       ; Stuck at GND              ; dataKey[8][0]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[57]       ; Stuck at GND              ; dataKey[8][1]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[58]       ; Stuck at GND              ; dataKey[8][2]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[59]       ; Stuck at VCC              ; dataKey[8][3]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[60]       ; Stuck at GND              ; dataKey[8][4]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[61]       ; Stuck at GND              ; dataKey[8][5]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[62]       ; Stuck at GND              ; dataKey[8][6]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[63]       ; Stuck at GND              ; dataKey[8][7]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[64]       ; Stuck at VCC              ; dataKey[7][0]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[65]       ; Stuck at VCC              ; dataKey[7][1]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[66]       ; Stuck at VCC              ; dataKey[7][2]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[67]       ; Stuck at GND              ; dataKey[7][3]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[68]       ; Stuck at GND              ; dataKey[7][4]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[69]       ; Stuck at GND              ; dataKey[7][5]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[70]       ; Stuck at GND              ; dataKey[7][6]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[71]       ; Stuck at GND              ; dataKey[7][7]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[72]       ; Stuck at GND              ; dataKey[6][0]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[73]       ; Stuck at VCC              ; dataKey[6][1]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[74]       ; Stuck at VCC              ; dataKey[6][2]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[75]       ; Stuck at GND              ; dataKey[6][3]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[76]       ; Stuck at GND              ; dataKey[6][4]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[77]       ; Stuck at GND              ; dataKey[6][5]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[78]       ; Stuck at GND              ; dataKey[6][6]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[79]       ; Stuck at GND              ; dataKey[6][7]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[80]       ; Stuck at VCC              ; dataKey[5][0]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[81]       ; Stuck at GND              ; dataKey[5][1]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[82]       ; Stuck at VCC              ; dataKey[5][2]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[83]       ; Stuck at GND              ; dataKey[5][3]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[84]       ; Stuck at GND              ; dataKey[5][4]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[85]       ; Stuck at GND              ; dataKey[5][5]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[86]       ; Stuck at GND              ; dataKey[5][6]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[87]       ; Stuck at GND              ; dataKey[5][7]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[88]       ; Stuck at GND              ; dataKey[4][0]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[89]       ; Stuck at GND              ; dataKey[4][1]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[90]       ; Stuck at VCC              ; dataKey[4][2]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[91]       ; Stuck at GND              ; dataKey[4][3]                            ;
;               ; due to stuck port data_in ;                                          ;
; Din[112]      ; Stuck at GND              ; dataIn[1][0]                             ;
;               ; due to stuck port data_in ;                                          ;
; Kin[93]       ; Stuck at GND              ; dataKey[4][5]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[94]       ; Stuck at GND              ; dataKey[4][6]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[95]       ; Stuck at GND              ; dataKey[4][7]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[96]       ; Stuck at VCC              ; dataKey[3][0]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[97]       ; Stuck at VCC              ; dataKey[3][1]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[98]       ; Stuck at GND              ; dataKey[3][2]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[99]       ; Stuck at GND              ; dataKey[3][3]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[100]      ; Stuck at GND              ; dataKey[3][4]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[101]      ; Stuck at GND              ; dataKey[3][5]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[102]      ; Stuck at GND              ; dataKey[3][6]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[103]      ; Stuck at GND              ; dataKey[3][7]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[104]      ; Stuck at GND              ; dataKey[2][0]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[105]      ; Stuck at VCC              ; dataKey[2][1]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[106]      ; Stuck at GND              ; dataKey[2][2]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[107]      ; Stuck at GND              ; dataKey[2][3]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[108]      ; Stuck at GND              ; dataKey[2][4]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[109]      ; Stuck at GND              ; dataKey[2][5]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[92]       ; Stuck at GND              ; dataKey[4][4]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[111]      ; Stuck at GND              ; dataKey[2][7]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[112]      ; Stuck at VCC              ; dataKey[1][0]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[113]      ; Stuck at GND              ; dataKey[1][1]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[114]      ; Stuck at GND              ; dataKey[1][2]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[115]      ; Stuck at GND              ; dataKey[1][3]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[116]      ; Stuck at GND              ; dataKey[1][4]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[117]      ; Stuck at GND              ; dataKey[1][5]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[118]      ; Stuck at GND              ; dataKey[1][6]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[119]      ; Stuck at GND              ; dataKey[1][7]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[120]      ; Stuck at GND              ; dataKey[0][0]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[121]      ; Stuck at GND              ; dataKey[0][1]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[122]      ; Stuck at GND              ; dataKey[0][2]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[123]      ; Stuck at GND              ; dataKey[0][3]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[124]      ; Stuck at GND              ; dataKey[0][4]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[125]      ; Stuck at GND              ; dataKey[0][5]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[126]      ; Stuck at GND              ; dataKey[0][6]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[127]      ; Stuck at GND              ; dataKey[0][7]                            ;
;               ; due to stuck port data_in ;                                          ;
; Kin[110]      ; Stuck at GND              ; dataKey[2][6]                            ;
;               ; due to stuck port data_in ;                                          ;
+---------------+---------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1708  ;
; Number of registers using Synchronous Clear  ; 149   ;
; Number of registers using Synchronous Load   ; 53    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1343  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; uart_rx:uartRX|r_Rx_Data               ; 12      ;
; uart_rx:uartRX|r_Rx_Data_R             ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|Dvld_reg                            ;
; 3:1                ; 128 bits  ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[77]  ;
; 3:1                ; 128 bits  ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[43]  ;
; 3:1                ; 128 bits  ; 256 LEs       ; 128 LEs              ; 128 LEs                ; Yes        ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Drg[111] ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Krg[19]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[9]   ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Krg[32]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[6]   ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Krg[11]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|Rrg[2]   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top|addr2[14]                                                                         ;
; 7:1                ; 128 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; Yes        ; |top|AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[74] ;
; 7:1                ; 128 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; Yes        ; |top|AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[40] ;
; 7:1                ; 128 bits  ; 512 LEs       ; 256 LEs              ; 256 LEs                ; Yes        ; |top|AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|KrgX[63] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|uart_tx:uartTX|r_Clock_Count[6]                                                   ;
; 8:1                ; 31 bits   ; 155 LEs       ; 31 LEs               ; 124 LEs                ; Yes        ; |top|counter1[22]                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top|uart_rx:uartRX|r_Clock_Count[0]                                                   ;
; 37:1               ; 8 bits    ; 192 LEs       ; 176 LEs              ; 16 LEs                 ; Yes        ; |top|TXdata[7]                                                                         ;
; 14:1               ; 6 bits    ; 54 LEs        ; 6 LEs                ; 48 LEs                 ; Yes        ; |top|addr1[11]                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|data2                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|uart_rx:uartRX|r_Bit_Index                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|uart_tx:uartTX|r_Bit_Index                                                        ;
; 14:1               ; 10 bits   ; 90 LEs        ; 20 LEs               ; 70 LEs                 ; No         ; |top|addr1                                                                             ;
; 22:1               ; 11 bits   ; 154 LEs       ; 121 LEs              ; 33 LEs                 ; No         ; |top|MAIN_FSM                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Top-level Entity: |top                                            ;
+---------------------------+-------+------+-----------------------------------------------+
; Assignment                ; Value ; From ; To                                            ;
+---------------------------+-------+------+-----------------------------------------------+
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; AES_Composite_enc:gen_code_label[0].aes_tinyi ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; AES_Composite_enc:gen_code_label[1].aes_tinyi ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; AES_Composite_enc:gen_code_label[2].aes_tinyi ;
+---------------------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for altsyncram:data2_rtl_0|altsyncram_tke1:auto_generated ;
+---------------------------------+--------------------+------+----------------+
; Assignment                      ; Value              ; From ; To             ;
+---------------------------------+--------------------+------+----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -              ;
+---------------------------------+--------------------+------+----------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+------------------+-------+------------------------------------------+
; Parameter Name   ; Value ; Type                                     ;
+------------------+-------+------------------------------------------+
; CounterSize      ; 31    ; Signed Integer                           ;
; SAMPLESTOCOLLECT ; 1024  ; Signed Integer                           ;
; regsize          ; 511   ; Signed Integer                           ;
; ADSIZE           ; 160   ; Signed Integer                           ;
; AES_COUNT        ; 3     ; Signed Integer                           ;
+------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock:clock|altpll:altpll_component ;
+-------------------------------+-------------------------+------------------------+
; Parameter Name                ; Value                   ; Type                   ;
+-------------------------------+-------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                ;
; PLL_TYPE                      ; AUTO                    ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                ;
; LOCK_HIGH                     ; 1                       ; Untyped                ;
; LOCK_LOW                      ; 1                       ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                ;
; SKIP_VCO                      ; OFF                     ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                ;
; BANDWIDTH                     ; 0                       ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                ;
; DOWN_SPREAD                   ; 0                       ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                       ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 6                       ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 4                       ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                       ; Untyped                ;
; CLK1_DIVIDE_BY                ; 25                      ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                       ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                      ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                ;
; DPA_DIVIDER                   ; 0                       ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                ;
; VCO_MIN                       ; 0                       ; Untyped                ;
; VCO_MAX                       ; 0                       ; Untyped                ;
; VCO_CENTER                    ; 0                       ; Untyped                ;
; PFD_MIN                       ; 0                       ; Untyped                ;
; PFD_MAX                       ; 0                       ; Untyped                ;
; M_INITIAL                     ; 0                       ; Untyped                ;
; M                             ; 0                       ; Untyped                ;
; N                             ; 1                       ; Untyped                ;
; M2                            ; 1                       ; Untyped                ;
; N2                            ; 1                       ; Untyped                ;
; SS                            ; 1                       ; Untyped                ;
; C0_HIGH                       ; 0                       ; Untyped                ;
; C1_HIGH                       ; 0                       ; Untyped                ;
; C2_HIGH                       ; 0                       ; Untyped                ;
; C3_HIGH                       ; 0                       ; Untyped                ;
; C4_HIGH                       ; 0                       ; Untyped                ;
; C5_HIGH                       ; 0                       ; Untyped                ;
; C6_HIGH                       ; 0                       ; Untyped                ;
; C7_HIGH                       ; 0                       ; Untyped                ;
; C8_HIGH                       ; 0                       ; Untyped                ;
; C9_HIGH                       ; 0                       ; Untyped                ;
; C0_LOW                        ; 0                       ; Untyped                ;
; C1_LOW                        ; 0                       ; Untyped                ;
; C2_LOW                        ; 0                       ; Untyped                ;
; C3_LOW                        ; 0                       ; Untyped                ;
; C4_LOW                        ; 0                       ; Untyped                ;
; C5_LOW                        ; 0                       ; Untyped                ;
; C6_LOW                        ; 0                       ; Untyped                ;
; C7_LOW                        ; 0                       ; Untyped                ;
; C8_LOW                        ; 0                       ; Untyped                ;
; C9_LOW                        ; 0                       ; Untyped                ;
; C0_INITIAL                    ; 0                       ; Untyped                ;
; C1_INITIAL                    ; 0                       ; Untyped                ;
; C2_INITIAL                    ; 0                       ; Untyped                ;
; C3_INITIAL                    ; 0                       ; Untyped                ;
; C4_INITIAL                    ; 0                       ; Untyped                ;
; C5_INITIAL                    ; 0                       ; Untyped                ;
; C6_INITIAL                    ; 0                       ; Untyped                ;
; C7_INITIAL                    ; 0                       ; Untyped                ;
; C8_INITIAL                    ; 0                       ; Untyped                ;
; C9_INITIAL                    ; 0                       ; Untyped                ;
; C0_MODE                       ; BYPASS                  ; Untyped                ;
; C1_MODE                       ; BYPASS                  ; Untyped                ;
; C2_MODE                       ; BYPASS                  ; Untyped                ;
; C3_MODE                       ; BYPASS                  ; Untyped                ;
; C4_MODE                       ; BYPASS                  ; Untyped                ;
; C5_MODE                       ; BYPASS                  ; Untyped                ;
; C6_MODE                       ; BYPASS                  ; Untyped                ;
; C7_MODE                       ; BYPASS                  ; Untyped                ;
; C8_MODE                       ; BYPASS                  ; Untyped                ;
; C9_MODE                       ; BYPASS                  ; Untyped                ;
; C0_PH                         ; 0                       ; Untyped                ;
; C1_PH                         ; 0                       ; Untyped                ;
; C2_PH                         ; 0                       ; Untyped                ;
; C3_PH                         ; 0                       ; Untyped                ;
; C4_PH                         ; 0                       ; Untyped                ;
; C5_PH                         ; 0                       ; Untyped                ;
; C6_PH                         ; 0                       ; Untyped                ;
; C7_PH                         ; 0                       ; Untyped                ;
; C8_PH                         ; 0                       ; Untyped                ;
; C9_PH                         ; 0                       ; Untyped                ;
; L0_HIGH                       ; 1                       ; Untyped                ;
; L1_HIGH                       ; 1                       ; Untyped                ;
; G0_HIGH                       ; 1                       ; Untyped                ;
; G1_HIGH                       ; 1                       ; Untyped                ;
; G2_HIGH                       ; 1                       ; Untyped                ;
; G3_HIGH                       ; 1                       ; Untyped                ;
; E0_HIGH                       ; 1                       ; Untyped                ;
; E1_HIGH                       ; 1                       ; Untyped                ;
; E2_HIGH                       ; 1                       ; Untyped                ;
; E3_HIGH                       ; 1                       ; Untyped                ;
; L0_LOW                        ; 1                       ; Untyped                ;
; L1_LOW                        ; 1                       ; Untyped                ;
; G0_LOW                        ; 1                       ; Untyped                ;
; G1_LOW                        ; 1                       ; Untyped                ;
; G2_LOW                        ; 1                       ; Untyped                ;
; G3_LOW                        ; 1                       ; Untyped                ;
; E0_LOW                        ; 1                       ; Untyped                ;
; E1_LOW                        ; 1                       ; Untyped                ;
; E2_LOW                        ; 1                       ; Untyped                ;
; E3_LOW                        ; 1                       ; Untyped                ;
; L0_INITIAL                    ; 1                       ; Untyped                ;
; L1_INITIAL                    ; 1                       ; Untyped                ;
; G0_INITIAL                    ; 1                       ; Untyped                ;
; G1_INITIAL                    ; 1                       ; Untyped                ;
; G2_INITIAL                    ; 1                       ; Untyped                ;
; G3_INITIAL                    ; 1                       ; Untyped                ;
; E0_INITIAL                    ; 1                       ; Untyped                ;
; E1_INITIAL                    ; 1                       ; Untyped                ;
; E2_INITIAL                    ; 1                       ; Untyped                ;
; E3_INITIAL                    ; 1                       ; Untyped                ;
; L0_MODE                       ; BYPASS                  ; Untyped                ;
; L1_MODE                       ; BYPASS                  ; Untyped                ;
; G0_MODE                       ; BYPASS                  ; Untyped                ;
; G1_MODE                       ; BYPASS                  ; Untyped                ;
; G2_MODE                       ; BYPASS                  ; Untyped                ;
; G3_MODE                       ; BYPASS                  ; Untyped                ;
; E0_MODE                       ; BYPASS                  ; Untyped                ;
; E1_MODE                       ; BYPASS                  ; Untyped                ;
; E2_MODE                       ; BYPASS                  ; Untyped                ;
; E3_MODE                       ; BYPASS                  ; Untyped                ;
; L0_PH                         ; 0                       ; Untyped                ;
; L1_PH                         ; 0                       ; Untyped                ;
; G0_PH                         ; 0                       ; Untyped                ;
; G1_PH                         ; 0                       ; Untyped                ;
; G2_PH                         ; 0                       ; Untyped                ;
; G3_PH                         ; 0                       ; Untyped                ;
; E0_PH                         ; 0                       ; Untyped                ;
; E1_PH                         ; 0                       ; Untyped                ;
; E2_PH                         ; 0                       ; Untyped                ;
; E3_PH                         ; 0                       ; Untyped                ;
; M_PH                          ; 0                       ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                ;
; CLK0_COUNTER                  ; G0                      ; Untyped                ;
; CLK1_COUNTER                  ; G0                      ; Untyped                ;
; CLK2_COUNTER                  ; G0                      ; Untyped                ;
; CLK3_COUNTER                  ; G0                      ; Untyped                ;
; CLK4_COUNTER                  ; G0                      ; Untyped                ;
; CLK5_COUNTER                  ; G0                      ; Untyped                ;
; CLK6_COUNTER                  ; E0                      ; Untyped                ;
; CLK7_COUNTER                  ; E1                      ; Untyped                ;
; CLK8_COUNTER                  ; E2                      ; Untyped                ;
; CLK9_COUNTER                  ; E3                      ; Untyped                ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                ;
; M_TIME_DELAY                  ; 0                       ; Untyped                ;
; N_TIME_DELAY                  ; 0                       ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                ;
; VCO_POST_SCALE                ; 0                       ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                ;
; CBXI_PARAMETER                ; clock_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE         ;
+-------------------------------+-------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:uartTX ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; CLKS_PER_BIT   ; 30    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:uartRX ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; CLKS_PER_BIT   ; 30    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tdc_decode:tdc_decode ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; input_len      ; 160   ; Signed Integer                            ;
; output_width   ; 8     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:data2_rtl_0    ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 10                   ; Untyped        ;
; NUMWORDS_A                         ; 1024                 ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 10                   ; Untyped        ;
; NUMWORDS_B                         ; 1024                 ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_tke1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; clock:clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+--------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                   ;
+-------------------------------------------+------------------------+
; Name                                      ; Value                  ;
+-------------------------------------------+------------------------+
; Number of entity instances                ; 1                      ;
; Entity Instance                           ; altsyncram:data2_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT              ;
;     -- WIDTH_A                            ; 8                      ;
;     -- NUMWORDS_A                         ; 1024                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED           ;
;     -- WIDTH_B                            ; 8                      ;
;     -- NUMWORDS_B                         ; 1024                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ;
+-------------------------------------------+------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "AES_Composite_enc:gen_code_label[2].aes_tinyi" ;
+--------+--------+----------+----------------------------------------------+
; Port   ; Type   ; Severity ; Details                                      ;
+--------+--------+----------+----------------------------------------------+
; EncDec ; Input  ; Info     ; Stuck at GND                                 ;
; Kvld   ; Output ; Info     ; Explicitly unconnected                       ;
; BSY    ; Output ; Info     ; Explicitly unconnected                       ;
+--------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "AES_Composite_enc:gen_code_label[1].aes_tinyi" ;
+--------+--------+----------+----------------------------------------------+
; Port   ; Type   ; Severity ; Details                                      ;
+--------+--------+----------+----------------------------------------------+
; EncDec ; Input  ; Info     ; Stuck at GND                                 ;
; Kvld   ; Output ; Info     ; Explicitly unconnected                       ;
; BSY    ; Output ; Info     ; Explicitly unconnected                       ;
+--------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "AES_Composite_enc:gen_code_label[0].aes_tinyi" ;
+--------+--------+----------+----------------------------------------------+
; Port   ; Type   ; Severity ; Details                                      ;
+--------+--------+----------+----------------------------------------------+
; EncDec ; Input  ; Info     ; Stuck at GND                                 ;
; Kvld   ; Output ; Info     ; Explicitly unconnected                       ;
; BSY    ; Output ; Info     ; Explicitly unconnected                       ;
+--------+--------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_tx:uartTX"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_Tx_Active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "clock:clock"             ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 6                           ;
; cycloneiii_ff         ; 1708                        ;
;     ENA               ; 1169                        ;
;     ENA SCLR          ; 124                         ;
;     ENA SLD           ; 50                          ;
;     SCLR              ; 25                          ;
;     SLD               ; 3                           ;
;     plain             ; 337                         ;
; cycloneiii_lcell_comb ; 15834                       ;
;     arith             ; 79                          ;
;         2 data inputs ; 79                          ;
;     normal            ; 15755                       ;
;         0 data inputs ; 288                         ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 280                         ;
;         3 data inputs ; 598                         ;
;         4 data inputs ; 14581                       ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 7.10                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:53     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jul 24 19:35:33 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2-FSM2 -c DE2-FSM2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file src/lattice_sensor.vhd
    Info (12022): Found design unit 1: tdc_decode-beh File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/lattice_sensor.vhd Line: 32
    Info (12023): Found entity 1: tdc_decode File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/lattice_sensor.vhd Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file src/uarttx.v
    Info (12023): Found entity 1: uart_tx File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file src/uartrx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file src/top.v
    Info (12023): Found entity 1: top File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 21
Warning (10463): Verilog HDL Declaration warning at aes_composite_enc.v(184): "do" is SystemVerilog-2005 keyword File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 184
Info (12021): Found 5 design units, including 5 entities, in source file src/aes_composite_enc.v
    Info (12023): Found entity 1: AES_Composite_enc File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 36
    Info (12023): Found entity 2: SubBytes File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 98
    Info (12023): Found entity 3: AES_Comp_MixColumns File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 145
    Info (12023): Found entity 4: AES_Comp_EncCore File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 181
    Info (12023): Found entity 5: AES_Comp_ENC File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 234
Info (12021): Found 1 design units, including 1 entities, in source file clock.v
    Info (12023): Found entity 1: clock File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/clock.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at top.v(94): created implicit net for "HB" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 94
Warning (10236): Verilog HDL Implicit Net warning at top.v(97): created implicit net for "PWR" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 97
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(47): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(48): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v Line: 48
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(49): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v Line: 49
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(50): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v Line: 50
Warning (10222): Verilog HDL Parameter Declaration warning at uartTX.v(51): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v Line: 51
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(23): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(24): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(25): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(26): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at uartrx.v(27): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v Line: 27
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(94): object "HB" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at top.v(97): object "PWR" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 97
Warning (10036): Verilog HDL or VHDL warning at top.v(39): object "SensorBusy" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 39
Warning (10036): Verilog HDL or VHDL warning at top.v(51): object "fsm1" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 51
Warning (10036): Verilog HDL or VHDL warning at top.v(61): object "EncDec" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 61
Warning (10036): Verilog HDL or VHDL warning at top.v(64): object "CE" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at top.v(64): object "R" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at top.v(89): object "adj" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at top.v(89): object "adjEN" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at top.v(90): object "count" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 90
Warning (10858): Verilog HDL warning at top.v(121): object out used but never assigned File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at top.v(124): object "adjust" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 124
Warning (10230): Verilog HDL assignment warning at top.v(186): truncated value with size 32 to match size of target (16) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 186
Warning (10230): Verilog HDL assignment warning at top.v(244): truncated value with size 32 to match size of target (3) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 244
Warning (10230): Verilog HDL assignment warning at top.v(249): truncated value with size 8 to match size of target (5) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 249
Warning (10230): Verilog HDL assignment warning at top.v(276): truncated value with size 32 to match size of target (5) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 276
Warning (10230): Verilog HDL assignment warning at top.v(346): truncated value with size 32 to match size of target (16) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 346
Warning (10230): Verilog HDL assignment warning at top.v(378): truncated value with size 32 to match size of target (16) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 378
Warning (10230): Verilog HDL assignment warning at top.v(402): truncated value with size 32 to match size of target (16) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 402
Warning (10230): Verilog HDL assignment warning at top.v(428): truncated value with size 32 to match size of target (16) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 428
Warning (10230): Verilog HDL assignment warning at top.v(475): truncated value with size 32 to match size of target (16) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 475
Warning (10030): Net "out" at top.v(121) has no driver or initial value, using a default initial value '0' File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 121
Info (12128): Elaborating entity "clock" for hierarchy "clock:clock" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 104
Info (12128): Elaborating entity "altpll" for hierarchy "clock:clock|altpll:altpll_component" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/clock.v Line: 99
Info (12130): Elaborated megafunction instantiation "clock:clock|altpll:altpll_component" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/clock.v Line: 99
Info (12133): Instantiated megafunction "clock:clock|altpll:altpll_component" with the following parameter: File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/clock.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "6"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_altpll.v
    Info (12023): Found entity 1: clock_altpll File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/db/clock_altpll.v Line: 30
Info (12128): Elaborating entity "clock_altpll" for hierarchy "clock:clock|altpll:altpll_component|clock_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:uartTX" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 112
Warning (10230): Verilog HDL assignment warning at uartTX.v(91): truncated value with size 32 to match size of target (16) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v Line: 91
Warning (10230): Verilog HDL assignment warning at uartTX.v(109): truncated value with size 32 to match size of target (16) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v Line: 109
Warning (10230): Verilog HDL assignment warning at uartTX.v(119): truncated value with size 32 to match size of target (3) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v Line: 119
Warning (10230): Verilog HDL assignment warning at uartTX.v(139): truncated value with size 32 to match size of target (16) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartTX.v Line: 139
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uartRX" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 113
Warning (10230): Verilog HDL assignment warning at uartrx.v(81): truncated value with size 32 to match size of target (8) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v Line: 81
Warning (10230): Verilog HDL assignment warning at uartrx.v(92): truncated value with size 32 to match size of target (8) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v Line: 92
Warning (10230): Verilog HDL assignment warning at uartrx.v(103): truncated value with size 32 to match size of target (3) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v Line: 103
Warning (10230): Verilog HDL assignment warning at uartrx.v(121): truncated value with size 32 to match size of target (8) File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/uartrx.v Line: 121
Info (12128): Elaborating entity "tdc_decode" for hierarchy "tdc_decode:tdc_decode" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 129
Info (12128): Elaborating entity "AES_Composite_enc" for hierarchy "AES_Composite_enc:gen_code_label[0].aes_tinyi" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/top.v Line: 151
Warning (10036): Verilog HDL or VHDL warning at aes_composite_enc.v(50): object "EN_D" assigned a value but never read File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 50
Info (12128): Elaborating entity "AES_Comp_ENC" for hierarchy "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 74
Info (12128): Elaborating entity "AES_Comp_EncCore" for hierarchy "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 254
Warning (10935): Verilog HDL Casex/Casez warning at aes_composite_enc.v(211): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 211
Warning (10935): Verilog HDL Casex/Casez warning at aes_composite_enc.v(212): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 212
Warning (10935): Verilog HDL Casex/Casez warning at aes_composite_enc.v(213): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 213
Warning (10935): Verilog HDL Casex/Casez warning at aes_composite_enc.v(214): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 214
Warning (10935): Verilog HDL Casex/Casez warning at aes_composite_enc.v(215): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 215
Warning (10935): Verilog HDL Casex/Casez warning at aes_composite_enc.v(216): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 216
Warning (10935): Verilog HDL Casex/Casez warning at aes_composite_enc.v(217): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 217
Warning (10935): Verilog HDL Casex/Casez warning at aes_composite_enc.v(218): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 218
Warning (10935): Verilog HDL Casex/Casez warning at aes_composite_enc.v(219): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 219
Info (12128): Elaborating entity "SubBytes" for hierarchy "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 189
Info (12128): Elaborating entity "AES_Comp_MixColumns" for hierarchy "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|AES_Comp_MixColumns:MX3" File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 200
Warning (276027): Inferred dual-clock RAM node "data2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 60 instances of uninferred RAM logic
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[2].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[1].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB1|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB3|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB2|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SB0|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram3" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram2" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram1" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
    Info (276007): RAM logic "AES_Composite_enc:gen_code_label[0].aes_tinyi|AES_Comp_ENC:AES_Comp_ENC0|AES_Comp_EncCore:EC|SubBytes:SBK|Ram0" is uninferred due to asynchronous read logic File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/src/aes_composite_enc.v Line: 104
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "altsyncram:data2_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:data2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tke1.tdf
    Info (12023): Found entity 1: altsyncram_tke1 File: C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-FSM2-project/db/altsyncram_tke1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 16310 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 16295 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 4873 megabytes
    Info: Processing ended: Mon Jul 24 19:37:38 2023
    Info: Elapsed time: 00:02:05
    Info: Total CPU time (on all processors): 00:02:11


