#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Dec 16 11:45:30 2024
# Process ID: 31516
# Current directory: C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25416 C:\Users\cchin\Documents\UST\year4 fall\ELEC4320\project\FPGA_calculator\FPGA_calculator.xpr
# Log file: C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/vivado.log
# Journal file: C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator\vivado.jou
# Running On: DESKTOP-KALH3BJ, OS: Windows, CPU Frequency: 1896 MHz, CPU Physical cores: 16, Host memory: 14877 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/uart_tx.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/uart_tx.v}}
export_ip_user_files -of_objects  [get_files {{C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/uart_buf_con.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/imports/hdl/uart_buf_con.v}}
close [ open {C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/tangent.v} w ]
add_files {{C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/tangent.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/exponential.v} w ]
add_files {{C:/Users/cchin/Documents/UST/year4 fall/ELEC4320/project/FPGA_calculator/FPGA_calculator.srcs/sources_1/new/exponential.v}}
update_compile_order -fileset sources_1
