    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_DelSig_1_Ext_CP_Clk
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x02

; ADC_DelSig_1_theACLK
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG2_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG2_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG2_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG2_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x02
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x04
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x04

; PWM_UNFOLD_A_PWMUDB
PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
PWM_UNFOLD_A_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK EQU 0x01
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS EQU 0
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK EQU 0x02
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS EQU 1
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK EQU 0x03
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
PWM_UNFOLD_A_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
PWM_UNFOLD_A_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_UNFOLD_A_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST

; PWM_UNFOLD_B_PWMUDB
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_UNFOLD_B_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK EQU 0x01
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS EQU 0
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK EQU 0x02
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS EQU 1
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK EQU 0x03
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
PWM_UNFOLD_B_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_UNFOLD_B_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_UNFOLD_B_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST

; LCD_Char_1_LCDPort
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

; ADC_DelSig_1_DSM2
ADC_DelSig_1_DSM2__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM2__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM2__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM2__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM2__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM2__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM2__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM2__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM2__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM2__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM2__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM2__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM2__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM2__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM2__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM2__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM2__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM2__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM2__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM2__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM2__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM2__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM2__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM2__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM2__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM2__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM2__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM2__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM2__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM2__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM2__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM2__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM2__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM2__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM2__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM2__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM2__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM2__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM2__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM2__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM2__TST1 EQU CYREG_DSM0_TST1

; ADC_SAR_1_ADC_SAR
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__CSR7 EQU CYREG_SAR1_CSR7
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_SAR1_TR0
ADC_SAR_1_ADC_SAR__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_SAR1_TR1
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

; ADC_SAR_1_theACLK
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x01
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x02

; ADC_SAR_2_ADC_SAR
ADC_SAR_2_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_2_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_2_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_2_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_2_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_2_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_2_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_2_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_2_ADC_SAR__CSR7 EQU CYREG_SAR0_CSR7
ADC_SAR_2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_2_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_2_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_2_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_2_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_2_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_2_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_2_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_2_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_2_ADC_SAR__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_SAR0_TR0
ADC_SAR_2_ADC_SAR__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_SAR0_TR1
ADC_SAR_2_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_2_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_SAR_2_theACLK
ADC_SAR_2_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_2_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_2_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_2_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_2_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_2_theACLK__INDEX EQU 0x00
ADC_SAR_2_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_2_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_2_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_2_theACLK__PM_STBY_MSK EQU 0x01

; ADC_DelSig_1_DEC
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__16H EQU CYREG_FLSHID_CUST_TABLES_DEC_16H
ADC_DelSig_1_DEC__TRIM__16L EQU CYREG_FLSHID_CUST_TABLES_DEC_16L
ADC_DelSig_1_DEC__TRIM__1H EQU CYREG_FLSHID_CUST_TABLES_DEC_1H
ADC_DelSig_1_DEC__TRIM__1L EQU CYREG_FLSHID_CUST_TABLES_DEC_1L
ADC_DelSig_1_DEC__TRIM__4H EQU CYREG_FLSHID_CUST_TABLES_DEC_4H
ADC_DelSig_1_DEC__TRIM__4L EQU CYREG_FLSHID_CUST_TABLES_DEC_4L
ADC_DelSig_1_DEC__TRIM__P25H EQU CYREG_FLSHID_CUST_TABLES_DEC_P25H
ADC_DelSig_1_DEC__TRIM__P25L EQU CYREG_FLSHID_CUST_TABLES_DEC_P25L

; ADC_DelSig_1_IRQ
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_1_Bypass
ADC_SAR_1_Bypass__0__MASK EQU 0x04
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 2
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x04
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 2
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

; ADC_SAR_2_Bypass
ADC_SAR_2_Bypass__0__MASK EQU 0x10
ADC_SAR_2_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_2_Bypass__0__PORT EQU 0
ADC_SAR_2_Bypass__0__SHIFT EQU 4
ADC_SAR_2_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_2_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_2_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_2_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_2_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_2_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_2_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_2_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_2_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_2_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_2_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_2_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_2_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_2_Bypass__MASK EQU 0x10
ADC_SAR_2_Bypass__PORT EQU 0
ADC_SAR_2_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_2_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_2_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_2_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_2_Bypass__SHIFT EQU 4
ADC_SAR_2_Bypass__SLW EQU CYREG_PRT0_SLW

; PWM_BUCK_PWMUDB
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK EQU 0x80
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS EQU 7
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK EQU 0x80
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_BUCK_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__MASK EQU 0x01
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__0__POS EQU 0
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__MASK EQU 0x02
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__1__POS EQU 1
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK EQU 0x03
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_BUCK_PWMUDB_sDB3_AsyncCtl_dbctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_BUCK_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK EQU 0x01
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS EQU 0
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK EQU 0x04
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS EQU 2
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK EQU 0x08
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS EQU 3
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK EQU 0x20
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS EQU 5
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK EQU 0x2D
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_BUCK_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST

; ADC_SAR_1_IRQ
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_2_IRQ
ADC_SAR_2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_2_IRQ__INTC_MASK EQU 0x02
ADC_SAR_2_IRQ__INTC_NUMBER EQU 1
ADC_SAR_2_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; Pin_10
Pin_10__0__MASK EQU 0x08
Pin_10__0__PC EQU CYREG_PRT4_PC3
Pin_10__0__PORT EQU 4
Pin_10__0__SHIFT EQU 3
Pin_10__AG EQU CYREG_PRT4_AG
Pin_10__AMUX EQU CYREG_PRT4_AMUX
Pin_10__BIE EQU CYREG_PRT4_BIE
Pin_10__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Pin_10__BYP EQU CYREG_PRT4_BYP
Pin_10__CTL EQU CYREG_PRT4_CTL
Pin_10__DM0 EQU CYREG_PRT4_DM0
Pin_10__DM1 EQU CYREG_PRT4_DM1
Pin_10__DM2 EQU CYREG_PRT4_DM2
Pin_10__DR EQU CYREG_PRT4_DR
Pin_10__INP_DIS EQU CYREG_PRT4_INP_DIS
Pin_10__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Pin_10__LCD_EN EQU CYREG_PRT4_LCD_EN
Pin_10__MASK EQU 0x08
Pin_10__PORT EQU 4
Pin_10__PRT EQU CYREG_PRT4_PRT
Pin_10__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Pin_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Pin_10__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Pin_10__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Pin_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Pin_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Pin_10__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Pin_10__PS EQU CYREG_PRT4_PS
Pin_10__SHIFT EQU 3
Pin_10__SLW EQU CYREG_PRT4_SLW

; Pin_1
Pin_1__0__MASK EQU 0x02
Pin_1__0__PC EQU CYREG_PRT0_PC1
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 1
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x02
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 1
Pin_1__SLW EQU CYREG_PRT0_SLW

; Pin_2
Pin_2__0__MASK EQU 0x80
Pin_2__0__PC EQU CYREG_PRT0_PC7
Pin_2__0__PORT EQU 0
Pin_2__0__SHIFT EQU 7
Pin_2__AG EQU CYREG_PRT0_AG
Pin_2__AMUX EQU CYREG_PRT0_AMUX
Pin_2__BIE EQU CYREG_PRT0_BIE
Pin_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_2__BYP EQU CYREG_PRT0_BYP
Pin_2__CTL EQU CYREG_PRT0_CTL
Pin_2__DM0 EQU CYREG_PRT0_DM0
Pin_2__DM1 EQU CYREG_PRT0_DM1
Pin_2__DM2 EQU CYREG_PRT0_DM2
Pin_2__DR EQU CYREG_PRT0_DR
Pin_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_2__MASK EQU 0x80
Pin_2__PORT EQU 0
Pin_2__PRT EQU CYREG_PRT0_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_2__PS EQU CYREG_PRT0_PS
Pin_2__SHIFT EQU 7
Pin_2__SLW EQU CYREG_PRT0_SLW

; Pin_3
Pin_3__0__MASK EQU 0x08
Pin_3__0__PC EQU CYREG_PRT0_PC3
Pin_3__0__PORT EQU 0
Pin_3__0__SHIFT EQU 3
Pin_3__AG EQU CYREG_PRT0_AG
Pin_3__AMUX EQU CYREG_PRT0_AMUX
Pin_3__BIE EQU CYREG_PRT0_BIE
Pin_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_3__BYP EQU CYREG_PRT0_BYP
Pin_3__CTL EQU CYREG_PRT0_CTL
Pin_3__DM0 EQU CYREG_PRT0_DM0
Pin_3__DM1 EQU CYREG_PRT0_DM1
Pin_3__DM2 EQU CYREG_PRT0_DM2
Pin_3__DR EQU CYREG_PRT0_DR
Pin_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_3__MASK EQU 0x08
Pin_3__PORT EQU 0
Pin_3__PRT EQU CYREG_PRT0_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_3__PS EQU CYREG_PRT0_PS
Pin_3__SHIFT EQU 3
Pin_3__SLW EQU CYREG_PRT0_SLW

; Pin_4
Pin_4__0__MASK EQU 0x01
Pin_4__0__PC EQU CYREG_PRT0_PC0
Pin_4__0__PORT EQU 0
Pin_4__0__SHIFT EQU 0
Pin_4__AG EQU CYREG_PRT0_AG
Pin_4__AMUX EQU CYREG_PRT0_AMUX
Pin_4__BIE EQU CYREG_PRT0_BIE
Pin_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_4__BYP EQU CYREG_PRT0_BYP
Pin_4__CTL EQU CYREG_PRT0_CTL
Pin_4__DM0 EQU CYREG_PRT0_DM0
Pin_4__DM1 EQU CYREG_PRT0_DM1
Pin_4__DM2 EQU CYREG_PRT0_DM2
Pin_4__DR EQU CYREG_PRT0_DR
Pin_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_4__MASK EQU 0x01
Pin_4__PORT EQU 0
Pin_4__PRT EQU CYREG_PRT0_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_4__PS EQU CYREG_PRT0_PS
Pin_4__SHIFT EQU 0
Pin_4__SLW EQU CYREG_PRT0_SLW

; Pin_5
Pin_5__0__MASK EQU 0x04
Pin_5__0__PC EQU CYREG_PRT1_PC2
Pin_5__0__PORT EQU 1
Pin_5__0__SHIFT EQU 2
Pin_5__AG EQU CYREG_PRT1_AG
Pin_5__AMUX EQU CYREG_PRT1_AMUX
Pin_5__BIE EQU CYREG_PRT1_BIE
Pin_5__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_5__BYP EQU CYREG_PRT1_BYP
Pin_5__CTL EQU CYREG_PRT1_CTL
Pin_5__DM0 EQU CYREG_PRT1_DM0
Pin_5__DM1 EQU CYREG_PRT1_DM1
Pin_5__DM2 EQU CYREG_PRT1_DM2
Pin_5__DR EQU CYREG_PRT1_DR
Pin_5__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_5__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_5__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_5__MASK EQU 0x04
Pin_5__PORT EQU 1
Pin_5__PRT EQU CYREG_PRT1_PRT
Pin_5__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_5__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_5__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_5__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_5__PS EQU CYREG_PRT1_PS
Pin_5__SHIFT EQU 2
Pin_5__SLW EQU CYREG_PRT1_SLW

; Pin_6
Pin_6__0__MASK EQU 0x10
Pin_6__0__PC EQU CYREG_PRT1_PC4
Pin_6__0__PORT EQU 1
Pin_6__0__SHIFT EQU 4
Pin_6__AG EQU CYREG_PRT1_AG
Pin_6__AMUX EQU CYREG_PRT1_AMUX
Pin_6__BIE EQU CYREG_PRT1_BIE
Pin_6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_6__BYP EQU CYREG_PRT1_BYP
Pin_6__CTL EQU CYREG_PRT1_CTL
Pin_6__DM0 EQU CYREG_PRT1_DM0
Pin_6__DM1 EQU CYREG_PRT1_DM1
Pin_6__DM2 EQU CYREG_PRT1_DM2
Pin_6__DR EQU CYREG_PRT1_DR
Pin_6__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_6__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_6__MASK EQU 0x10
Pin_6__PORT EQU 1
Pin_6__PRT EQU CYREG_PRT1_PRT
Pin_6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_6__PS EQU CYREG_PRT1_PS
Pin_6__SHIFT EQU 4
Pin_6__SLW EQU CYREG_PRT1_SLW

; Pin_7
Pin_7__0__MASK EQU 0x40
Pin_7__0__PC EQU CYREG_PRT0_PC6
Pin_7__0__PORT EQU 0
Pin_7__0__SHIFT EQU 6
Pin_7__AG EQU CYREG_PRT0_AG
Pin_7__AMUX EQU CYREG_PRT0_AMUX
Pin_7__BIE EQU CYREG_PRT0_BIE
Pin_7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_7__BYP EQU CYREG_PRT0_BYP
Pin_7__CTL EQU CYREG_PRT0_CTL
Pin_7__DM0 EQU CYREG_PRT0_DM0
Pin_7__DM1 EQU CYREG_PRT0_DM1
Pin_7__DM2 EQU CYREG_PRT0_DM2
Pin_7__DR EQU CYREG_PRT0_DR
Pin_7__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_7__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_7__MASK EQU 0x40
Pin_7__PORT EQU 0
Pin_7__PRT EQU CYREG_PRT0_PRT
Pin_7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_7__PS EQU CYREG_PRT0_PS
Pin_7__SHIFT EQU 6
Pin_7__SLW EQU CYREG_PRT0_SLW

; Pin_8
Pin_8__0__MASK EQU 0x20
Pin_8__0__PC EQU CYREG_PRT0_PC5
Pin_8__0__PORT EQU 0
Pin_8__0__SHIFT EQU 5
Pin_8__AG EQU CYREG_PRT0_AG
Pin_8__AMUX EQU CYREG_PRT0_AMUX
Pin_8__BIE EQU CYREG_PRT0_BIE
Pin_8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_8__BYP EQU CYREG_PRT0_BYP
Pin_8__CTL EQU CYREG_PRT0_CTL
Pin_8__DM0 EQU CYREG_PRT0_DM0
Pin_8__DM1 EQU CYREG_PRT0_DM1
Pin_8__DM2 EQU CYREG_PRT0_DM2
Pin_8__DR EQU CYREG_PRT0_DR
Pin_8__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_8__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_8__MASK EQU 0x20
Pin_8__PORT EQU 0
Pin_8__PRT EQU CYREG_PRT0_PRT
Pin_8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_8__PS EQU CYREG_PRT0_PS
Pin_8__SHIFT EQU 5
Pin_8__SLW EQU CYREG_PRT0_SLW

; Pin_9
Pin_9__0__MASK EQU 0x20
Pin_9__0__PC EQU CYREG_PRT3_PC5
Pin_9__0__PORT EQU 3
Pin_9__0__SHIFT EQU 5
Pin_9__AG EQU CYREG_PRT3_AG
Pin_9__AMUX EQU CYREG_PRT3_AMUX
Pin_9__BIE EQU CYREG_PRT3_BIE
Pin_9__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_9__BYP EQU CYREG_PRT3_BYP
Pin_9__CTL EQU CYREG_PRT3_CTL
Pin_9__DM0 EQU CYREG_PRT3_DM0
Pin_9__DM1 EQU CYREG_PRT3_DM1
Pin_9__DM2 EQU CYREG_PRT3_DM2
Pin_9__DR EQU CYREG_PRT3_DR
Pin_9__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_9__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_9__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_9__MASK EQU 0x20
Pin_9__PORT EQU 3
Pin_9__PRT EQU CYREG_PRT3_PRT
Pin_9__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_9__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_9__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_9__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_9__PS EQU CYREG_PRT3_PS
Pin_9__SHIFT EQU 5
Pin_9__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
