{
  "author": {
    "id": "JITx-Inc",
    "display_name": "JITX",
    "avatar_url": "https://avatars.githubusercontent.com/u/31145087?v=4"
  },
  "marketplaces": [
    {
      "name": "jitx-skills",
      "version": null,
      "description": "JITX hardware design automation skills for PCB design, component modeling, substrate modeling, circuit creation, signal integrity constraints, and pin assignment flexibility",
      "repo_full_name": "JITx-Inc/jitx-skills",
      "repo_url": "https://github.com/JITx-Inc/jitx-skills",
      "repo_description": null,
      "signals": {
        "stars": 3,
        "forks": 0,
        "pushed_at": "2026-02-18T17:50:52Z"
      },
      "files": {
        ".claude-plugin/marketplace.json": "{\n  \"name\": \"jitx-skills\",\n  \"owner\": {\n    \"name\": \"JITX Support\",\n    \"email\": \"support@jitx.com\"\n  },\n  \"metadata\": {\n    \"description\": \"JITX hardware design automation skills for PCB design, component modeling, substrate modeling, circuit creation, signal integrity constraints, and pin assignment flexibility\",\n    \"version\": \"1.2.0\"\n  },\n  \"plugins\": [\n    {\n      \"name\": \"jitx-skills\",\n      \"description\": \"JITX workflow skills for PCB design. Use jitx-component-modeler for component creation from datasheets. Use jitx-circuit-builder for wiring circuits, passives, and application circuits. Use jitx-substrate-modeler for capturing information about the fabrication substrate. Use jitx-interconnect-constraints for signal integrity constraints, topology, differential pairs, and protocol-level constraint patterns. Use jitx-pin-assignment for pin assignment patterns including provide/require, pin muxing, DiffPair P/N swapping, PCIe lane ordering, DDR byte/bit swapping, and topology+constraint composition on pin-assigned ports.\",\n      \"source\": \"./\",\n      \"strict\": false,\n      \"skills\": [\n        \"./jitx\",\n        \"./jitx-component-modeler\",\n        \"./jitx-circuit-builder\",\n        \"./jitx-substrate-modeler\",\n        \"./jitx-interconnect-constraints\",\n        \"./jitx-pin-assignment\"\n      ]\n    }\n  ]\n}\n",
        "README.md": "# JITX Skills\n\nClaude Code skills for JITX hardware design automation. These skills help Claude work effectively with JITX Python projects for PCB design, circuit creation, and component modeling.\n\n## Installation\n\nInside Claude Code, run these slash commands:\n\n```\n/plugin marketplace add JITx-Inc/jitx-skills\n/plugin install jitx-skills@JITx-Inc/jitx-skills\n```\n\n## Skills\n\n### jitx (Base Skill)\n\nBase workflow skill for JITX projects. Triggers on any JITX-related task and provides:\n\n- Automatic environment setup (venv creation, dependency installation)\n- Build commands for designs\n- Project structure guidance\n- Navigation to specialized subskills\n\n**Example triggers:**\n- \"Build my JITX design\"\n- \"Set up JITX environment\"\n- \"Create a circuit for...\"\n\n### jitx-component-modeler\n\nGenerate JITX Python component code from datasheets. Supports:\n\n- **Package types:** BGA, QFN, SOIC, SON, SOT\n- **Features:** Multi-unit symbols, thermal pads, complex pin mappings\n- **Batch creation:** Organized component folder structure\n\n**Example triggers:**\n- \"Create a JITX component from this datasheet\"\n- \"Model the RP2040 for my project\"\n- \"Add an LDO component from the TI datasheet\"\n\n### jitx-circuit-builder\n\nBuild JITX circuits with wiring, passives, providers, and geometry. Covers:\n\n- **Circuit class:** Net wiring, passive insertion, component instantiation\n- **Provider/require:** Pin assignment patterns for flexible designs\n- **Geometry:** Pours, copper shapes, placement\n- **Solvers:** Voltage divider, query refinement\n\n**Example triggers:**\n- \"Wire up a buck converter circuit\"\n- \"Connect the MCU to sensors over I2C\"\n- \"Add decoupling caps to all power pins\"\n\n### jitx-substrate-modeler\n\nModel JITX substrates — stackups, materials, vias, routing structures, and fabrication constraints. Covers:\n\n- **Stackups:** Symmetric and explicit layer definitions, material properties\n- **Vias:** All types — through-hole, laser micro, stacked, blind, buried, backdrilled\n- **Routing structures:** Single-ended and differential with NeckDown, via fencing, geometry, reference planes\n- **Fabrication constraints:** Manufacturing rules for any fab house\n- **Design rules:** Tag-based clearance and trace width constraints\n\n**Example triggers:**\n- \"Create a 4-layer JLCPCB substrate\"\n- \"Define a 14-layer RF stackup with via fencing\"\n- \"Set up 100-ohm differential routing structure\"\n- \"Add laser microvias to the substrate\"\n\n### jitx-interconnect-constraints\n\nApply signal integrity constraints to JITX designs. Covers:\n\n- **Topology:** `>>` operator for SI-aware signal routing vs `+` for nets\n- **Constraints:** Insertion loss, timing, routing structure assignment\n- **Differential pairs:** `ConstrainDiffPair`, `DiffPairConstraint` reusable helper\n- **Bus matching:** `ConstrainReferenceDifference` for clock-to-data skew\n- **Pin models:** `TerminatingPinModel`, `BridgingPinModel` for SI analysis\n- **Protocols:** PCIe, SATA, SFP, Ethernet, RGMII, DDR4, LPDDR4/5, GDDR7\n\n**Example triggers:**\n- \"Constrain this differential pair with 5ps skew\"\n- \"Add insertion loss limits to the data bus\"\n- \"Match data signals to the clock within 20ps\"\n- \"Set up PCIe Gen4 constraints\"\n\n## Project Structure\n\n```\njitx-skills/\n├── jitx/                      # Base JITX workflow skill\n│   ├── SKILL.md\n│   └── references/\n│       └── docs-index.md      # JITX documentation URL index\n├── jitx-component-modeler/    # Component generation skill\n│   ├── SKILL.md\n│   ├── references/\n│   │   └── package-examples.md  # Package-specific code examples\n│   └── scripts/\n│       └── extract_pages.py   # PDF extraction utility\n├── jitx-circuit-builder/      # Circuit building skill\n│   ├── SKILL.md\n│   └── references/\n│       └── advanced-patterns.md  # Provider, pour, placement patterns\n├── jitx-substrate-modeler/    # Substrate modeling skill\n│   └── SKILL.md\n├── jitx-interconnect-constraints/  # SI constraints skill\n│   ├── SKILL.md\n│   └── references/\n│       └── protocol-standards.md  # Protocol timing parameters\n└── .claude-plugin/\n    └── marketplace.json\n```\n\n## Requirements\n\n- A JITX Python project (with `pyproject.toml` containing jitx dependency)\n- Python 3.10+\n- For datasheet processing: `pip install pymupdf`\n\n## Usage Examples\n\n### Generate a Component from Datasheet\n\n```\nUser: Create a JITX component for the NE555 timer from this datasheet\nClaude: [Uses jitx-component-modeler skill to generate component code]\n```\n\n### Build a Design\n\n```\nUser: Build my power supply design\nClaude: [Uses jitx skill to set up environment and run build]\n```\n\n### Extract Datasheet Pages\n\nThe `extract_pages.py` script helps extract relevant pages from large datasheets:\n\n```bash\n# Find pages with package info\npython scripts/extract_pages.py datasheet.pdf --find \"pinout\" \"dimension\" \"package\"\n\n# Extract specific pages\npython scripts/extract_pages.py datasheet.pdf --pages 10 11 12 -o extract.pdf\n```\n\n## Supported Package Generators\n\n| Package Type | Generator | Use Case |\n|-------------|-----------|----------|\n| SOT-23 | `SOT23_3`, `SOT23_5`, `SOT23_6` | Small transistors, simple ICs |\n| SOIC | `SOIC` | Standard gull-wing ICs |\n| SON | `SON` | No-lead 2-sided packages |\n| QFN | `QFN` | 4-sided no-lead packages |\n| QFP | `QFP` | 4-sided gull-wing packages |\n| BGA | `BGA` | Ball grid arrays |\n\n## Contributing\n\nSkills follow the Claude Code skill format with:\n\n- `SKILL.md` containing frontmatter (name, description) and instructions\n- Optional `scripts/` for executable utilities\n- Optional `references/` for documentation loaded on demand\n- Optional `assets/` for templates and resources\n"
      },
      "plugins": [
        {
          "name": "jitx-skills",
          "description": "JITX workflow skills for PCB design. Use jitx-component-modeler for component creation from datasheets. Use jitx-circuit-builder for wiring circuits, passives, and application circuits. Use jitx-substrate-modeler for capturing information about the fabrication substrate. Use jitx-interconnect-constraints for signal integrity constraints, topology, differential pairs, and protocol-level constraint patterns. Use jitx-pin-assignment for pin assignment patterns including provide/require, pin muxing, DiffPair P/N swapping, PCIe lane ordering, DDR byte/bit swapping, and topology+constraint composition on pin-assigned ports.",
          "source": "./",
          "strict": false,
          "skills": [
            "./jitx",
            "./jitx-component-modeler",
            "./jitx-circuit-builder",
            "./jitx-substrate-modeler",
            "./jitx-interconnect-constraints",
            "./jitx-pin-assignment"
          ],
          "categories": [],
          "install_commands": [
            "/plugin marketplace add JITx-Inc/jitx-skills",
            "/plugin install jitx-skills@jitx-skills"
          ]
        }
      ]
    }
  ]
}