// Seed: 1249234554
module module_0 (
    input logic id_0
);
  assign id_1 = 1;
  assign id_2[1 : 1] = id_1;
  assign id_3[1==1 : 1] = 1;
  always id_3 = id_2;
endmodule
