#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4227.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[947].in[0] (.names)                                             0.485     5.933
[947].out[0] (.names)                                            0.235     6.168
n_n3026.in[1] (.names)                                           0.486     6.653
n_n3026.out[0] (.names)                                          0.235     6.888
n_n4227.D[0] (.latch)                                            0.000     6.888
data arrival time                                                          6.888

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4227.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.888
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.912


#Path 2
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[947].in[0] (.names)                                             0.485     5.933
[947].out[0] (.names)                                            0.235     6.168
n_n3217.in[3] (.names)                                           0.486     6.653
n_n3217.out[0] (.names)                                          0.235     6.888
n_n3724.D[0] (.latch)                                            0.000     6.888
data arrival time                                                          6.888

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3724.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.888
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.912


#Path 3
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4093.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.792     0.959
n_n3741.out[0] (.names)                                          0.235     1.194
n_n3994.in[1] (.names)                                           0.100     1.294
n_n3994.out[0] (.names)                                          0.235     1.529
n_n3595.in[2] (.names)                                           0.100     1.629
n_n3595.out[0] (.names)                                          0.235     1.864
n_n4039.in[3] (.names)                                           0.100     1.964
n_n4039.out[0] (.names)                                          0.235     2.199
n_n4038.in[2] (.names)                                           0.483     2.682
n_n4038.out[0] (.names)                                          0.235     2.917
[899].in[1] (.names)                                             0.488     3.405
[899].out[0] (.names)                                            0.235     3.640
n_n3786.in[2] (.names)                                           0.489     4.129
n_n3786.out[0] (.names)                                          0.235     4.364
[1137].in[2] (.names)                                            0.100     4.464
[1137].out[0] (.names)                                           0.235     4.699
n_n135.in[3] (.names)                                            0.634     5.333
n_n135.out[0] (.names)                                           0.235     5.568
[6386].in[2] (.names)                                            0.338     5.906
[6386].out[0] (.names)                                           0.235     6.141
n_n132.in[2] (.names)                                            0.487     6.628
n_n132.out[0] (.names)                                           0.235     6.863
n_n4093.D[0] (.latch)                                            0.000     6.863
data arrival time                                                          6.863

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4093.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.887


#Path 4
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[947].in[0] (.names)                                             0.485     5.933
[947].out[0] (.names)                                            0.235     6.168
[1280].in[1] (.names)                                            0.100     6.268
[1280].out[0] (.names)                                           0.235     6.503
n_n3184.in[1] (.names)                                           0.100     6.603
n_n3184.out[0] (.names)                                          0.235     6.838
n_n3766.D[0] (.latch)                                            0.000     6.838
data arrival time                                                          6.838

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3766.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.838
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.861


#Path 5
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4275.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[947].in[0] (.names)                                             0.485     5.933
[947].out[0] (.names)                                            0.235     6.168
[1042].in[0] (.names)                                            0.100     6.268
[1042].out[0] (.names)                                           0.235     6.503
n_n3009.in[1] (.names)                                           0.100     6.603
n_n3009.out[0] (.names)                                          0.235     6.838
n_n4275.D[0] (.latch)                                            0.000     6.838
data arrival time                                                          6.838

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4275.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.838
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.861


#Path 6
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[982].in[0] (.names)                                             0.485     5.933
[982].out[0] (.names)                                            0.235     6.168
[1538].in[1] (.names)                                            0.100     6.268
[1538].out[0] (.names)                                           0.235     6.503
n_n3466.in[3] (.names)                                           0.100     6.603
n_n3466.out[0] (.names)                                          0.235     6.838
n_n3483.D[0] (.latch)                                            0.000     6.838
data arrival time                                                          6.838

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3483.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.838
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.861


#Path 7
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3709.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.792     0.959
n_n3741.out[0] (.names)                                          0.235     1.194
n_n3994.in[1] (.names)                                           0.100     1.294
n_n3994.out[0] (.names)                                          0.235     1.529
n_n3595.in[2] (.names)                                           0.100     1.629
n_n3595.out[0] (.names)                                          0.235     1.864
n_n4039.in[3] (.names)                                           0.100     1.964
n_n4039.out[0] (.names)                                          0.235     2.199
n_n4038.in[2] (.names)                                           0.483     2.682
n_n4038.out[0] (.names)                                          0.235     2.917
[899].in[1] (.names)                                             0.488     3.405
[899].out[0] (.names)                                            0.235     3.640
n_n3786.in[2] (.names)                                           0.489     4.129
n_n3786.out[0] (.names)                                          0.235     4.364
[2060].in[0] (.names)                                            0.489     4.853
[2060].out[0] (.names)                                           0.235     5.088
[6290].in[1] (.names)                                            0.100     5.188
[6290].out[0] (.names)                                           0.235     5.423
[1492].in[3] (.names)                                            0.341     5.764
[1492].out[0] (.names)                                           0.235     5.999
n_n3199.in[1] (.names)                                           0.486     6.485
n_n3199.out[0] (.names)                                          0.235     6.720
n_n3709.D[0] (.latch)                                            0.000     6.720
data arrival time                                                          6.720

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3709.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.720
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.743


#Path 8
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[946].in[1] (.names)                                             0.488     5.936
[946].out[0] (.names)                                            0.235     6.171
n_n3813.in[2] (.names)                                           0.100     6.271
n_n3813.out[0] (.names)                                          0.235     6.506
n_n3814.D[0] (.latch)                                            0.000     6.506
data arrival time                                                          6.506

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3814.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.506
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.530


#Path 9
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[2261].in[2] (.names)                                            0.487     5.935
[2261].out[0] (.names)                                           0.235     6.170
n_n3444.in[0] (.names)                                           0.100     6.270
n_n3444.out[0] (.names)                                          0.235     6.505
n_n3574.D[0] (.latch)                                            0.000     6.505
data arrival time                                                          6.505

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3574.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.505
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.528


#Path 10
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3726.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[2240].in[2] (.names)                                            0.487     5.935
[2240].out[0] (.names)                                           0.235     6.170
n_n3725.in[0] (.names)                                           0.100     6.270
n_n3725.out[0] (.names)                                          0.235     6.505
n_n3726.D[0] (.latch)                                            0.000     6.505
data arrival time                                                          6.505

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3726.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.505
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.528


#Path 11
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3995.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[1771].in[2] (.names)                                            0.487     5.935
[1771].out[0] (.names)                                           0.235     6.170
n_n3235.in[0] (.names)                                           0.100     6.270
n_n3235.out[0] (.names)                                          0.235     6.505
n_n3995.D[0] (.latch)                                            0.000     6.505
data arrival time                                                          6.505

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3995.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.505
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.528


#Path 12
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[1171].in[2] (.names)                                            0.487     5.935
[1171].out[0] (.names)                                           0.235     6.170
n_n3592.in[2] (.names)                                           0.100     6.270
n_n3592.out[0] (.names)                                          0.235     6.505
n_n3959.D[0] (.latch)                                            0.000     6.505
data arrival time                                                          6.505

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3959.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.505
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.528


#Path 13
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4012.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[982].in[0] (.names)                                             0.485     5.933
[982].out[0] (.names)                                            0.235     6.168
n_n4011.in[1] (.names)                                           0.100     6.268
n_n4011.out[0] (.names)                                          0.235     6.503
n_n4012.D[0] (.latch)                                            0.000     6.503
data arrival time                                                          6.503

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4012.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.526


#Path 14
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[982].in[0] (.names)                                             0.485     5.933
[982].out[0] (.names)                                            0.235     6.168
n_n3907.in[2] (.names)                                           0.100     6.268
n_n3907.out[0] (.names)                                          0.235     6.503
n_n4334.D[0] (.latch)                                            0.000     6.503
data arrival time                                                          6.503

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4334.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.503
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.526


#Path 15
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3831.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.792     0.959
n_n3741.out[0] (.names)                                          0.235     1.194
n_n3994.in[1] (.names)                                           0.100     1.294
n_n3994.out[0] (.names)                                          0.235     1.529
n_n3595.in[2] (.names)                                           0.100     1.629
n_n3595.out[0] (.names)                                          0.235     1.864
n_n4039.in[3] (.names)                                           0.100     1.964
n_n4039.out[0] (.names)                                          0.235     2.199
n_n4038.in[2] (.names)                                           0.483     2.682
n_n4038.out[0] (.names)                                          0.235     2.917
[899].in[1] (.names)                                             0.488     3.405
[899].out[0] (.names)                                            0.235     3.640
n_n3786.in[2] (.names)                                           0.489     4.129
n_n3786.out[0] (.names)                                          0.235     4.364
[2060].in[0] (.names)                                            0.489     4.853
[2060].out[0] (.names)                                           0.235     5.088
[6290].in[1] (.names)                                            0.100     5.188
[6290].out[0] (.names)                                           0.235     5.423
[1063].in[3] (.names)                                            0.100     5.523
[1063].out[0] (.names)                                           0.235     5.758
[6376].in[2] (.names)                                            0.100     5.858
[6376].out[0] (.names)                                           0.235     6.093
n_n128.in[1] (.names)                                            0.100     6.193
n_n128.out[0] (.names)                                           0.235     6.428
n_n3831.D[0] (.latch)                                            0.000     6.428
data arrival time                                                          6.428

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3831.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.428
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.452


#Path 16
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4040.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[1015].in[3] (.names)                                            0.774     4.640
[1015].out[0] (.names)                                           0.235     4.875
[6255].in[0] (.names)                                            0.100     4.975
[6255].out[0] (.names)                                           0.235     5.210
[1925].in[3] (.names)                                            0.626     5.836
[1925].out[0] (.names)                                           0.235     6.071
n_n3913.in[0] (.names)                                           0.100     6.171
n_n3913.out[0] (.names)                                          0.235     6.406
n_n4040.D[0] (.latch)                                            0.000     6.406
data arrival time                                                          6.406

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4040.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.406
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.429


#Path 17
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4080.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[1015].in[3] (.names)                                            0.774     4.640
[1015].out[0] (.names)                                           0.235     4.875
[6255].in[0] (.names)                                            0.100     4.975
[6255].out[0] (.names)                                           0.235     5.210
[1165].in[3] (.names)                                            0.626     5.836
[1165].out[0] (.names)                                           0.235     6.071
n_n3292.in[0] (.names)                                           0.100     6.171
n_n3292.out[0] (.names)                                          0.235     6.406
n_n4080.D[0] (.latch)                                            0.000     6.406
data arrival time                                                          6.406

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4080.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.406
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.429


#Path 18
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[1752].in[2] (.names)                                            0.338     5.786
[1752].out[0] (.names)                                           0.235     6.021
n_n3987.in[0] (.names)                                           0.100     6.121
n_n3987.out[0] (.names)                                          0.235     6.356
n_n3988.D[0] (.latch)                                            0.000     6.356
data arrival time                                                          6.356

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3988.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.356
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.380


#Path 19
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
n_n3832.in[1] (.names)                                           0.482     5.213
n_n3832.out[0] (.names)                                          0.235     5.448
[1391].in[2] (.names)                                            0.335     5.783
[1391].out[0] (.names)                                           0.235     6.018
n_n3817.in[0] (.names)                                           0.100     6.118
n_n3817.out[0] (.names)                                          0.235     6.353
n_n3818.D[0] (.latch)                                            0.000     6.353
data arrival time                                                          6.353

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3818.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.353
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.376


#Path 20
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3707.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.792     0.959
n_n3741.out[0] (.names)                                          0.235     1.194
n_n3994.in[1] (.names)                                           0.100     1.294
n_n3994.out[0] (.names)                                          0.235     1.529
n_n3595.in[2] (.names)                                           0.100     1.629
n_n3595.out[0] (.names)                                          0.235     1.864
n_n4039.in[3] (.names)                                           0.100     1.964
n_n4039.out[0] (.names)                                          0.235     2.199
n_n4038.in[2] (.names)                                           0.483     2.682
n_n4038.out[0] (.names)                                          0.235     2.917
[899].in[1] (.names)                                             0.488     3.405
[899].out[0] (.names)                                            0.235     3.640
n_n3786.in[2] (.names)                                           0.489     4.129
n_n3786.out[0] (.names)                                          0.235     4.364
[2060].in[0] (.names)                                            0.489     4.853
[2060].out[0] (.names)                                           0.235     5.088
[6290].in[1] (.names)                                            0.100     5.188
[6290].out[0] (.names)                                           0.235     5.423
[1971].in[3] (.names)                                            0.338     5.761
[1971].out[0] (.names)                                           0.235     5.996
n_n124.in[2] (.names)                                            0.100     6.096
n_n124.out[0] (.names)                                           0.235     6.331
n_n3707.D[0] (.latch)                                            0.000     6.331
data arrival time                                                          6.331

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3707.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.331
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.354


#Path 21
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
[1898].in[0] (.names)                                            0.603     4.883
[1898].out[0] (.names)                                           0.235     5.118
[914].in[2] (.names)                                             0.100     5.218
[914].out[0] (.names)                                            0.235     5.453
[1213].in[3] (.names)                                            0.100     5.553
[1213].out[0] (.names)                                           0.235     5.788
n_n3526.in[1] (.names)                                           0.100     5.888
n_n3526.out[0] (.names)                                          0.235     6.123
n_n3841.D[0] (.latch)                                            0.000     6.123
data arrival time                                                          6.123

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3841.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.147


#Path 22
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4233.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
[1898].in[0] (.names)                                            0.603     4.883
[1898].out[0] (.names)                                           0.235     5.118
[914].in[2] (.names)                                             0.100     5.218
[914].out[0] (.names)                                            0.235     5.453
[1708].in[3] (.names)                                            0.100     5.553
[1708].out[0] (.names)                                           0.235     5.788
n_n3271.in[1] (.names)                                           0.100     5.888
n_n3271.out[0] (.names)                                          0.235     6.123
n_n4233.D[0] (.latch)                                            0.000     6.123
data arrival time                                                          6.123

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4233.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.147


#Path 23
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
[1898].in[0] (.names)                                            0.603     4.883
[1898].out[0] (.names)                                           0.235     5.118
[914].in[2] (.names)                                             0.100     5.218
[914].out[0] (.names)                                            0.235     5.453
[1885].in[3] (.names)                                            0.100     5.553
[1885].out[0] (.names)                                           0.235     5.788
n_n3241.in[1] (.names)                                           0.100     5.888
n_n3241.out[0] (.names)                                          0.235     6.123
n_n3242.D[0] (.latch)                                            0.000     6.123
data arrival time                                                          6.123

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3242.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.147


#Path 24
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4122.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
[1898].in[0] (.names)                                            0.603     4.883
[1898].out[0] (.names)                                           0.235     5.118
[1613].in[2] (.names)                                            0.434     5.552
[1613].out[0] (.names)                                           0.235     5.787
n_n4121.in[1] (.names)                                           0.100     5.887
n_n4121.out[0] (.names)                                          0.235     6.122
n_n4122.D[0] (.latch)                                            0.000     6.122
data arrival time                                                          6.122

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4122.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.145


#Path 25
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4095.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
[1898].in[0] (.names)                                            0.603     4.883
[1898].out[0] (.names)                                           0.235     5.118
[1260].in[2] (.names)                                            0.434     5.552
[1260].out[0] (.names)                                           0.235     5.787
n_n4094.in[1] (.names)                                           0.100     5.887
n_n4094.out[0] (.names)                                          0.235     6.122
n_n4095.D[0] (.latch)                                            0.000     6.122
data arrival time                                                          6.122

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4095.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.122
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.145


#Path 26
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
[1898].in[0] (.names)                                            0.603     4.883
[1898].out[0] (.names)                                           0.235     5.118
[1648].in[2] (.names)                                            0.338     5.456
[1648].out[0] (.names)                                           0.235     5.691
n_n3972.in[1] (.names)                                           0.100     5.791
n_n3972.out[0] (.names)                                          0.235     6.026
n_n4145.D[0] (.latch)                                            0.000     6.026
data arrival time                                                          6.026

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4145.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.026
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.049


#Path 27
Startpoint: n_n4159.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3198.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4159.clk[0] (.latch)                                          0.042     0.042
n_n4159.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3741.in[2] (.names)                                           0.792     0.959
n_n3741.out[0] (.names)                                          0.235     1.194
n_n3994.in[1] (.names)                                           0.100     1.294
n_n3994.out[0] (.names)                                          0.235     1.529
n_n3595.in[2] (.names)                                           0.100     1.629
n_n3595.out[0] (.names)                                          0.235     1.864
n_n4039.in[3] (.names)                                           0.100     1.964
n_n4039.out[0] (.names)                                          0.235     2.199
n_n4038.in[2] (.names)                                           0.483     2.682
n_n4038.out[0] (.names)                                          0.235     2.917
[899].in[1] (.names)                                             0.488     3.405
[899].out[0] (.names)                                            0.235     3.640
n_n3786.in[2] (.names)                                           0.489     4.129
n_n3786.out[0] (.names)                                          0.235     4.364
[2060].in[0] (.names)                                            0.489     4.853
[2060].out[0] (.names)                                           0.235     5.088
[6290].in[1] (.names)                                            0.100     5.188
[6290].out[0] (.names)                                           0.235     5.423
n_n3377.in[3] (.names)                                           0.341     5.764
n_n3377.out[0] (.names)                                          0.235     5.999
n_n3198.D[0] (.latch)                                            0.000     5.999
data arrival time                                                          5.999

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3198.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.999
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.023


#Path 28
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4026.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[1015].in[3] (.names)                                            0.774     4.640
[1015].out[0] (.names)                                           0.235     4.875
[1208].in[0] (.names)                                            0.488     5.363
[1208].out[0] (.names)                                           0.235     5.598
n_n3140.in[3] (.names)                                           0.100     5.698
n_n3140.out[0] (.names)                                          0.235     5.933
n_n4026.D[0] (.latch)                                            0.000     5.933
data arrival time                                                          5.933

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4026.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.933
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.957


#Path 29
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3851.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
[2264].in[3] (.names)                                            0.630     4.496
[2264].out[0] (.names)                                           0.235     4.731
[936].in[1] (.names)                                             0.623     5.354
[936].out[0] (.names)                                            0.235     5.589
n_n3070.in[3] (.names)                                           0.100     5.689
n_n3070.out[0] (.names)                                          0.235     5.924
n_n3851.D[0] (.latch)                                            0.000     5.924
data arrival time                                                          5.924

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3851.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.924
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.948


#Path 30
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
n_n4158.in[0] (.names)                                           0.488     4.768
n_n4158.out[0] (.names)                                          0.235     5.003
n_n3459.in[1] (.names)                                           0.486     5.489
n_n3459.out[0] (.names)                                          0.235     5.724
n_n3898.D[0] (.latch)                                            0.000     5.724
data arrival time                                                          5.724

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3898.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.724
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.747


#Path 31
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_17.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3563.in[2] (.names)                                           0.100     3.631
n_n3563.out[0] (.names)                                          0.235     3.866
n_n3788.in[2] (.names)                                           0.100     3.966
n_n3788.out[0] (.names)                                          0.235     4.201
nak3_17.in[1] (.names)                                           0.634     4.835
nak3_17.out[0] (.names)                                          0.235     5.070
n_n127.in[2] (.names)                                            0.416     5.486
n_n127.out[0] (.names)                                           0.235     5.721
nsr3_17.D[0] (.latch)                                            0.000     5.721
data arrival time                                                          5.721

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_17.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.721
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.745


#Path 32
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3833.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3563.in[2] (.names)                                           0.100     3.631
n_n3563.out[0] (.names)                                          0.235     3.866
n_n3788.in[2] (.names)                                           0.100     3.966
n_n3788.out[0] (.names)                                          0.235     4.201
[1022].in[1] (.names)                                            0.634     4.835
[1022].out[0] (.names)                                           0.235     5.070
n_n129.in[3] (.names)                                            0.339     5.409
n_n129.out[0] (.names)                                           0.235     5.644
n_n3833.D[0] (.latch)                                            0.000     5.644
data arrival time                                                          5.644

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3833.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.644
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.668


#Path 33
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4279.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
n_n3830.in[2] (.names)                                           0.630     4.496
n_n3830.out[0] (.names)                                          0.235     4.731
n_n4276.in[1] (.names)                                           0.629     5.360
n_n4276.out[0] (.names)                                          0.235     5.595
n_n4279.D[0] (.latch)                                            0.000     5.595
data arrival time                                                          5.595

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4279.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.595
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.618


#Path 34
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
n_n3830.in[2] (.names)                                           0.630     4.496
n_n3830.out[0] (.names)                                          0.235     4.731
n_n3375.in[1] (.names)                                           0.629     5.360
n_n3375.out[0] (.names)                                          0.235     5.595
n_n3376.D[0] (.latch)                                            0.000     5.595
data arrival time                                                          5.595

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3376.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.595
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.618


#Path 35
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3514.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
n_n3830.in[2] (.names)                                           0.630     4.496
n_n3830.out[0] (.names)                                          0.235     4.731
n_n3512.in[1] (.names)                                           0.488     5.219
n_n3512.out[0] (.names)                                          0.235     5.454
n_n3514.D[0] (.latch)                                            0.000     5.454
data arrival time                                                          5.454

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3514.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.477


#Path 36
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3966.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
n_n3830.in[2] (.names)                                           0.630     4.496
n_n3830.out[0] (.names)                                          0.235     4.731
n_n3964.in[1] (.names)                                           0.488     5.219
n_n3964.out[0] (.names)                                          0.235     5.454
n_n3966.D[0] (.latch)                                            0.000     5.454
data arrival time                                                          5.454

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3966.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.477


#Path 37
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
n_n3830.in[2] (.names)                                           0.630     4.496
n_n3830.out[0] (.names)                                          0.235     4.731
n_n3821.in[1] (.names)                                           0.488     5.219
n_n3821.out[0] (.names)                                          0.235     5.454
n_n3823.D[0] (.latch)                                            0.000     5.454
data arrival time                                                          5.454

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3823.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.477


#Path 38
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
n_n3830.in[2] (.names)                                           0.630     4.496
n_n3830.out[0] (.names)                                          0.235     4.731
n_n3582.in[1] (.names)                                           0.488     5.219
n_n3582.out[0] (.names)                                          0.235     5.454
n_n3583.D[0] (.latch)                                            0.000     5.454
data arrival time                                                          5.454

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3583.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.477


#Path 39
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3207.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3852.in[2] (.names)                                           0.100     3.631
n_n3852.out[0] (.names)                                          0.235     3.866
n_n3830.in[2] (.names)                                           0.630     4.496
n_n3830.out[0] (.names)                                          0.235     4.731
n_n3206.in[1] (.names)                                           0.488     5.219
n_n3206.out[0] (.names)                                          0.235     5.454
n_n3207.D[0] (.latch)                                            0.000     5.454
data arrival time                                                          5.454

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3207.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.454
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.477


#Path 40
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3563.in[2] (.names)                                           0.100     3.631
n_n3563.out[0] (.names)                                          0.235     3.866
n_n3788.in[2] (.names)                                           0.100     3.966
n_n3788.out[0] (.names)                                          0.235     4.201
nak3_17.in[1] (.names)                                           0.634     4.835
nak3_17.out[0] (.names)                                          0.235     5.070
n_n3866.in[1] (.names)                                           0.100     5.170
n_n3866.out[0] (.names)                                          0.235     5.405
n_n4067.D[0] (.latch)                                            0.000     5.405
data arrival time                                                          5.405

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4067.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.405
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.429


#Path 41
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4157.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
n_n4158.in[0] (.names)                                           0.488     4.768
n_n4158.out[0] (.names)                                          0.235     5.003
n_n4156.in[1] (.names)                                           0.100     5.103
n_n4156.out[0] (.names)                                          0.235     5.338
n_n4157.D[0] (.latch)                                            0.000     5.338
data arrival time                                                          5.338

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4157.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.362


#Path 42
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4288.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
n_n4158.in[0] (.names)                                           0.488     4.768
n_n4158.out[0] (.names)                                          0.235     5.003
n_n3302.in[1] (.names)                                           0.100     5.103
n_n3302.out[0] (.names)                                          0.235     5.338
n_n4288.D[0] (.latch)                                            0.000     5.338
data arrival time                                                          5.338

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4288.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.338
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.362


#Path 43
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4142.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
[1096].in[3] (.names)                                            0.100     1.337
[1096].out[0] (.names)                                           0.235     1.572
n_n4069.in[1] (.names)                                           0.481     2.053
n_n4069.out[0] (.names)                                          0.235     2.288
[901].in[1] (.names)                                             0.338     2.626
[901].out[0] (.names)                                            0.235     2.861
n_n3240.in[2] (.names)                                           0.100     2.961
n_n3240.out[0] (.names)                                          0.235     3.196
[905].in[2] (.names)                                             0.100     3.296
[905].out[0] (.names)                                            0.235     3.531
n_n3563.in[2] (.names)                                           0.100     3.631
n_n3563.out[0] (.names)                                          0.235     3.866
[6252].in[3] (.names)                                            0.489     4.355
[6252].out[0] (.names)                                           0.235     4.590
n_n4140.in[3] (.names)                                           0.488     5.078
n_n4140.out[0] (.names)                                          0.235     5.313
n_n4142.D[0] (.latch)                                            0.000     5.313
data arrival time                                                          5.313

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4142.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.313
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.336


#Path 44
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4229.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
[1552].in[2] (.names)                                            0.338     4.283
[1552].out[0] (.names)                                           0.235     4.518
n_n4228.in[1] (.names)                                           0.339     4.857
n_n4228.out[0] (.names)                                          0.235     5.092
n_n4229.D[0] (.latch)                                            0.000     5.092
data arrival time                                                          5.092

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4229.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -5.092
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -5.116


#Path 45
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
[1487].in[2] (.names)                                            0.456     4.401
[1487].out[0] (.names)                                           0.235     4.636
n_n3058.in[1] (.names)                                           0.100     4.736
n_n3058.out[0] (.names)                                          0.235     4.971
n_n3085.D[0] (.latch)                                            0.000     4.971
data arrival time                                                          4.971

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3085.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.971
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.995


#Path 46
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4316.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
n_n4015.in[1] (.names)                                           0.483     4.094
n_n4015.out[0] (.names)                                          0.235     4.329
n_n3518.in[0] (.names)                                           0.336     4.665
n_n3518.out[0] (.names)                                          0.235     4.900
n_n4316.D[0] (.latch)                                            0.000     4.900
data arrival time                                                          4.900

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.923


#Path 47
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3916.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
n_n3226.in[1] (.names)                                           0.342     4.623
n_n3226.out[0] (.names)                                          0.235     4.858
n_n3916.D[0] (.latch)                                            0.000     4.858
data arrival time                                                          4.858

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3916.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.881


#Path 48
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3458.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
n_n3147.in[1] (.names)                                           0.342     4.623
n_n3147.out[0] (.names)                                          0.235     4.858
n_n3458.D[0] (.latch)                                            0.000     4.858
data arrival time                                                          4.858

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3458.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.858
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.881


#Path 49
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
[1509].in[2] (.names)                                            0.338     4.283
[1509].out[0] (.names)                                           0.235     4.518
n_n3308.in[1] (.names)                                           0.100     4.618
n_n3308.out[0] (.names)                                          0.235     4.853
n_n4351.D[0] (.latch)                                            0.000     4.853
data arrival time                                                          4.853

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4351.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.853
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.877


#Path 50
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3495.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
n_n4015.in[1] (.names)                                           0.483     4.094
n_n4015.out[0] (.names)                                          0.235     4.329
n_n3148.in[0] (.names)                                           0.100     4.429
n_n3148.out[0] (.names)                                          0.235     4.664
n_n3495.D[0] (.latch)                                            0.000     4.664
data arrival time                                                          4.664

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3495.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.664
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.687


#Path 51
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3657.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
n_n4015.in[1] (.names)                                           0.483     4.094
n_n4015.out[0] (.names)                                          0.235     4.329
n_n3017.in[1] (.names)                                           0.100     4.429
n_n3017.out[0] (.names)                                          0.235     4.664
n_n3657.D[0] (.latch)                                            0.000     4.664
data arrival time                                                          4.664

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3657.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.664
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.687


#Path 52
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4074.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
n_n3362.in[3] (.names)                                           0.340     3.375
n_n3362.out[0] (.names)                                          0.235     3.610
[2049].in[1] (.names)                                            0.100     3.710
[2049].out[0] (.names)                                           0.235     3.945
n_n4345.in[2] (.names)                                           0.100     4.045
n_n4345.out[0] (.names)                                          0.235     4.280
n_n4073.in[1] (.names)                                           0.100     4.380
n_n4073.out[0] (.names)                                          0.235     4.615
n_n4074.D[0] (.latch)                                            0.000     4.615
data arrival time                                                          4.615

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4074.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.615
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.639


#Path 53
Startpoint: n_n4316.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4324.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4316.clk[0] (.latch)                                          0.042     0.042
n_n4316.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n3899.in[0] (.names)                                           1.034     1.200
n_n3899.out[0] (.names)                                          0.235     1.435
n_n3870.in[2] (.names)                                           0.100     1.535
n_n3870.out[0] (.names)                                          0.235     1.770
n_n3869.in[2] (.names)                                           0.626     2.396
n_n3869.out[0] (.names)                                          0.235     2.631
n_n3205.in[2] (.names)                                           0.100     2.731
n_n3205.out[0] (.names)                                          0.235     2.966
[1062].in[3] (.names)                                            0.100     3.066
[1062].out[0] (.names)                                           0.235     3.301
n_n3585.in[3] (.names)                                           0.480     3.781
n_n3585.out[0] (.names)                                          0.235     4.016
n_n4324.D[0] (.latch)                                            0.000     4.016
data arrival time                                                          4.016

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4324.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -4.016
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.040


#Path 54
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4222.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
[1128].in[3] (.names)                                            0.100     3.135
[1128].out[0] (.names)                                           0.235     3.370
n_n3168.in[2] (.names)                                           0.338     3.708
n_n3168.out[0] (.names)                                          0.235     3.943
n_n4222.D[0] (.latch)                                            0.000     3.943
data arrival time                                                          3.943

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4222.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.943
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.967


#Path 55
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4381.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n4126.in[1] (.names)                                           0.548     2.313
n_n4126.out[0] (.names)                                          0.235     2.548
[2007].in[2] (.names)                                            0.520     3.068
[2007].out[0] (.names)                                           0.235     3.303
n_n3296.in[1] (.names)                                           0.270     3.574
n_n3296.out[0] (.names)                                          0.235     3.809
n_n4381.D[0] (.latch)                                            0.000     3.809
data arrival time                                                          3.809

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4381.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.809
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.832


#Path 56
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3475.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n4126.in[1] (.names)                                           0.548     2.313
n_n4126.out[0] (.names)                                          0.235     2.548
[934].in[1] (.names)                                             0.100     2.648
[934].out[0] (.names)                                            0.235     2.883
n_n3166.in[2] (.names)                                           0.671     3.554
n_n3166.out[0] (.names)                                          0.235     3.789
n_n3475.D[0] (.latch)                                            0.000     3.789
data arrival time                                                          3.789

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3475.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.789
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.813


#Path 57
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4366.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n4126.in[1] (.names)                                           0.548     2.313
n_n4126.out[0] (.names)                                          0.235     2.548
[934].in[1] (.names)                                             0.100     2.648
[934].out[0] (.names)                                            0.235     2.883
n_n3382.in[2] (.names)                                           0.671     3.554
n_n3382.out[0] (.names)                                          0.235     3.789
n_n4366.D[0] (.latch)                                            0.000     3.789
data arrival time                                                          3.789

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4366.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.789
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.813


#Path 58
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3111.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
n_n4267.in[2] (.names)                                           0.100     1.337
n_n4267.out[0] (.names)                                          0.235     1.572
n_n4034.in[3] (.names)                                           0.100     1.672
n_n4034.out[0] (.names)                                          0.235     1.907
n_n4259.in[2] (.names)                                           0.482     2.389
n_n4259.out[0] (.names)                                          0.235     2.624
[1078].in[2] (.names)                                            0.100     2.724
[1078].out[0] (.names)                                           0.235     2.959
n_n3110.in[2] (.names)                                           0.575     3.534
n_n3110.out[0] (.names)                                          0.235     3.769
n_n3111.D[0] (.latch)                                            0.000     3.769
data arrival time                                                          3.769

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3111.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.769
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.792


#Path 59
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n3500.in[2] (.names)                                           0.548     2.313
n_n3500.out[0] (.names)                                          0.235     2.548
[1006].in[2] (.names)                                            0.427     2.975
[1006].out[0] (.names)                                           0.235     3.210
n_n3693.in[0] (.names)                                           0.313     3.522
n_n3693.out[0] (.names)                                          0.235     3.757
n_n4099.D[0] (.latch)                                            0.000     3.757
data arrival time                                                          3.757

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.757
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.781


#Path 60
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n3500.in[2] (.names)                                           0.548     2.313
n_n3500.out[0] (.names)                                          0.235     2.548
[1006].in[2] (.names)                                            0.427     2.975
[1006].out[0] (.names)                                           0.235     3.210
n_n3579.in[0] (.names)                                           0.313     3.522
n_n3579.out[0] (.names)                                          0.235     3.757
n_n3955.D[0] (.latch)                                            0.000     3.757
data arrival time                                                          3.757

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.757
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.781


#Path 61
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n3500.in[2] (.names)                                           0.548     2.313
n_n3500.out[0] (.names)                                          0.235     2.548
[1006].in[2] (.names)                                            0.427     2.975
[1006].out[0] (.names)                                           0.235     3.210
n_n121.in[0] (.names)                                            0.313     3.522
n_n121.out[0] (.names)                                           0.235     3.757
n_n3954.D[0] (.latch)                                            0.000     3.757
data arrival time                                                          3.757

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3954.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.757
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.781


#Path 62
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n3500.in[2] (.names)                                           0.548     2.313
n_n3500.out[0] (.names)                                          0.235     2.548
[1187].in[3] (.names)                                            0.427     2.975
[1187].out[0] (.names)                                           0.235     3.210
n_n3680.in[1] (.names)                                           0.309     3.518
n_n3680.out[0] (.names)                                          0.235     3.753
n_n3845.D[0] (.latch)                                            0.000     3.753
data arrival time                                                          3.753

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3845.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.753
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.777


#Path 63
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n3500.in[2] (.names)                                           0.548     2.313
n_n3500.out[0] (.names)                                          0.235     2.548
[1006].in[2] (.names)                                            0.427     2.975
[1006].out[0] (.names)                                           0.235     3.210
n_n4028.in[0] (.names)                                           0.289     3.499
n_n4028.out[0] (.names)                                          0.235     3.734
n_n4029.D[0] (.latch)                                            0.000     3.734
data arrival time                                                          3.734

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4029.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.734
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.757


#Path 64
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n4126.in[1] (.names)                                           0.548     2.313
n_n4126.out[0] (.names)                                          0.235     2.548
[1362].in[2] (.names)                                            0.100     2.648
[1362].out[0] (.names)                                           0.235     2.883
n_n3552.in[3] (.names)                                           0.599     3.482
n_n3552.out[0] (.names)                                          0.235     3.717
n_n3934.D[0] (.latch)                                            0.000     3.717
data arrival time                                                          3.717

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3934.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.717
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.741


#Path 65
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
[1128].in[3] (.names)                                            0.100     3.135
[1128].out[0] (.names)                                           0.235     3.370
n_n3309.in[2] (.names)                                           0.100     3.470
n_n3309.out[0] (.names)                                          0.235     3.705
n_n4392.D[0] (.latch)                                            0.000     3.705
data arrival time                                                          3.705

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4392.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.705
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.729


#Path 66
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3099.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6275].in[1] (.names)                                            1.035     2.800
[6275].out[0] (.names)                                           0.235     3.035
[1128].in[3] (.names)                                            0.100     3.135
[1128].out[0] (.names)                                           0.235     3.370
n_n3059.in[2] (.names)                                           0.100     3.470
n_n3059.out[0] (.names)                                          0.235     3.705
n_n3099.D[0] (.latch)                                            0.000     3.705
data arrival time                                                          3.705

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3099.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.705
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.729


#Path 67
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3865.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[1008].in[2] (.names)                                            0.548     2.313
[1008].out[0] (.names)                                           0.235     2.548
[6380].in[3] (.names)                                            0.465     3.013
[6380].out[0] (.names)                                           0.235     3.248
n_n3104.in[3] (.names)                                           0.100     3.348
n_n3104.out[0] (.names)                                          0.235     3.583
n_n3865.D[0] (.latch)                                            0.000     3.583
data arrival time                                                          3.583

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3865.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.606


#Path 68
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[1008].in[2] (.names)                                            0.548     2.313
[1008].out[0] (.names)                                           0.235     2.548
[6337].in[1] (.names)                                            0.465     3.013
[6337].out[0] (.names)                                           0.235     3.248
n_n3540.in[3] (.names)                                           0.100     3.348
n_n3540.out[0] (.names)                                          0.235     3.583
n_n4052.D[0] (.latch)                                            0.000     3.583
data arrival time                                                          3.583

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4052.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.583
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.606


#Path 69
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3769.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n4126.in[1] (.names)                                           0.548     2.313
n_n4126.out[0] (.names)                                          0.235     2.548
n_n3632.in[2] (.names)                                           0.713     3.261
n_n3632.out[0] (.names)                                          0.235     3.496
n_n3769.D[0] (.latch)                                            0.000     3.496
data arrival time                                                          3.496

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3769.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.496
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.520


#Path 70
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n4126.in[1] (.names)                                           0.548     2.313
n_n4126.out[0] (.names)                                          0.235     2.548
n_n4046.in[2] (.names)                                           0.713     3.261
n_n4046.out[0] (.names)                                          0.235     3.496
n_n4047.D[0] (.latch)                                            0.000     3.496
data arrival time                                                          3.496

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4047.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.496
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.520


#Path 71
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.454     0.454
nrq3_2.out[0] (.names)                                           0.235     0.689
[1155].in[3] (.names)                                            0.776     1.465
[1155].out[0] (.names)                                           0.235     1.700
[1776].in[2] (.names)                                            0.602     2.302
[1776].out[0] (.names)                                           0.235     2.537
n_n3508.in[2] (.names)                                           0.685     3.222
n_n3508.out[0] (.names)                                          0.235     3.457
n_n3919.D[0] (.latch)                                            0.000     3.457
data arrival time                                                          3.457

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3919.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.481


#Path 72
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3858.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.454     0.454
nrq3_2.out[0] (.names)                                           0.235     0.689
[1155].in[3] (.names)                                            0.776     1.465
[1155].out[0] (.names)                                           0.235     1.700
[2023].in[2] (.names)                                            0.602     2.302
[2023].out[0] (.names)                                           0.235     2.537
n_n3181.in[2] (.names)                                           0.632     3.169
n_n3181.out[0] (.names)                                          0.235     3.404
n_n3858.D[0] (.latch)                                            0.000     3.404
data arrival time                                                          3.404

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3858.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.404
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.428


#Path 73
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4125.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n4126.in[1] (.names)                                           0.548     2.313
n_n4126.out[0] (.names)                                          0.235     2.548
n_n4124.in[2] (.names)                                           0.597     3.145
n_n4124.out[0] (.names)                                          0.235     3.380
n_n4125.D[0] (.latch)                                            0.000     3.380
data arrival time                                                          3.380

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4125.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.404


#Path 74
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3901.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n4126.in[1] (.names)                                           0.548     2.313
n_n4126.out[0] (.names)                                          0.235     2.548
n_n3289.in[2] (.names)                                           0.597     3.145
n_n3289.out[0] (.names)                                          0.235     3.380
n_n3901.D[0] (.latch)                                            0.000     3.380
data arrival time                                                          3.380

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3901.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.380
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.404


#Path 75
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3688.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n3974.in[1] (.names)                                           0.599     2.365
n_n3974.out[0] (.names)                                          0.235     2.600
n_n3018.in[2] (.names)                                           0.461     3.061
n_n3018.out[0] (.names)                                          0.235     3.296
n_n3688.D[0] (.latch)                                            0.000     3.296
data arrival time                                                          3.296

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3688.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.296
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.320


#Path 76
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6350].in[2] (.names)                                            0.453     2.218
[6350].out[0] (.names)                                           0.235     2.453
n_n131.in[1] (.names)                                            0.578     3.032
n_n131.out[0] (.names)                                           0.235     3.267
n_n4057.D[0] (.latch)                                            0.000     3.267
data arrival time                                                          3.267

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4057.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.267
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.290


#Path 77
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4045.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6355].in[0] (.names)                                            0.548     2.313
[6355].out[0] (.names)                                           0.235     2.548
[1477].in[3] (.names)                                            0.100     2.648
[1477].out[0] (.names)                                           0.235     2.883
n_n130.in[1] (.names)                                            0.100     2.983
n_n130.out[0] (.names)                                           0.235     3.218
n_n4045.D[0] (.latch)                                            0.000     3.218
data arrival time                                                          3.218

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4045.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.218
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.242


#Path 78
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4056.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n3656.in[1] (.names)                                           0.548     2.313
n_n3656.out[0] (.names)                                          0.235     2.548
[1068].in[1] (.names)                                            0.100     2.648
[1068].out[0] (.names)                                           0.235     2.883
n_n3473.in[2] (.names)                                           0.100     2.983
n_n3473.out[0] (.names)                                          0.235     3.218
n_n4056.D[0] (.latch)                                            0.000     3.218
data arrival time                                                          3.218

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4056.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.218
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.242


#Path 79
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n3974.in[1] (.names)                                           0.599     2.365
n_n3974.out[0] (.names)                                          0.235     2.600
n_n3519.in[2] (.names)                                           0.339     2.939
n_n3519.out[0] (.names)                                          0.235     3.174
n_n3976.D[0] (.latch)                                            0.000     3.174
data arrival time                                                          3.174

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.174
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.197


#Path 80
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3608.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n3974.in[1] (.names)                                           0.599     2.365
n_n3974.out[0] (.names)                                          0.235     2.600
n_n3607.in[2] (.names)                                           0.338     2.938
n_n3607.out[0] (.names)                                          0.235     3.173
n_n3608.D[0] (.latch)                                            0.000     3.173
data arrival time                                                          3.173

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3608.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.173
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.196


#Path 81
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4062.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[999].in[2] (.names)                                             1.111     1.277
[999].out[0] (.names)                                            0.235     1.512
n_n3122.in[1] (.names)                                           1.385     2.897
n_n3122.out[0] (.names)                                          0.235     3.132
n_n4062.D[0] (.latch)                                            0.000     3.132
data arrival time                                                          3.132

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4062.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.132
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.156


#Path 82
Startpoint: ndn3_5.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3451.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_5.clk[0] (.latch)                                           0.042     0.042
ndn3_5.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[999].in[2] (.names)                                             1.111     1.277
[999].out[0] (.names)                                            0.235     1.512
n_n3450.in[1] (.names)                                           1.385     2.897
n_n3450.out[0] (.names)                                          0.235     3.132
n_n3451.D[0] (.latch)                                            0.000     3.132
data arrival time                                                          3.132

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3451.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.132
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.156


#Path 83
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[6361].in[2] (.names)                                            0.453     2.218
[6361].out[0] (.names)                                           0.235     2.453
n_n3684.in[3] (.names)                                           0.427     2.880
n_n3684.out[0] (.names)                                          0.235     3.115
n_n3658.D[0] (.latch)                                            0.000     3.115
data arrival time                                                          3.115

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3658.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.115
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 84
Startpoint: n_n3955.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3557.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3955.clk[0] (.latch)                                          0.042     0.042
n_n3955.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[984].in[0] (.names)                                             0.685     0.851
[984].out[0] (.names)                                            0.235     1.086
n_n4357.in[3] (.names)                                           0.425     1.511
n_n4357.out[0] (.names)                                          0.235     1.746
[6349].in[1] (.names)                                            0.334     2.079
[6349].out[0] (.names)                                           0.235     2.314
n_n3355.in[3] (.names)                                           0.545     2.859
n_n3355.out[0] (.names)                                          0.235     3.094
n_n3557.D[0] (.latch)                                            0.000     3.094
data arrival time                                                          3.094

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3557.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.094
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.118


#Path 85
Startpoint: ndn3_9.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3936.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
ndn3_9.clk[0] (.latch)                                           0.042     0.042
ndn3_9.Q[0] (.latch) [clock-to-output]                           0.124     0.166
[2270].in[3] (.names)                                            0.704     0.871
[2270].out[0] (.names)                                           0.235     1.106
n_n3935.in[2] (.names)                                           1.749     2.855
n_n3935.out[0] (.names)                                          0.235     3.090
n_n3936.D[0] (.latch)                                            0.000     3.090
data arrival time                                                          3.090

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3936.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.090
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.114


#Path 86
Startpoint: n_n3976.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3237.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3976.clk[0] (.latch)                                          0.042     0.042
n_n3976.Q[0] (.latch) [clock-to-output]                          0.124     0.166
n_n4155.in[3] (.names)                                           0.500     0.667
n_n4155.out[0] (.names)                                          0.235     0.902
n_n3923.in[2] (.names)                                           0.100     1.002
n_n3923.out[0] (.names)                                          0.235     1.237
n_n4267.in[2] (.names)                                           0.100     1.337
n_n4267.out[0] (.names)                                          0.235     1.572
n_n4034.in[3] (.names)                                           0.100     1.672
n_n4034.out[0] (.names)                                          0.235     1.907
[1075].in[3] (.names)                                            0.100     2.007
[1075].out[0] (.names)                                           0.235     2.242
n_n3236.in[2] (.names)                                           0.604     2.845
n_n3236.out[0] (.names)                                          0.235     3.080
n_n3237.D[0] (.latch)                                            0.000     3.080
data arrival time                                                          3.080

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3237.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.104


#Path 87
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3511.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.454     0.454
nrq3_2.out[0] (.names)                                           0.235     0.689
[1155].in[3] (.names)                                            0.776     1.465
[1155].out[0] (.names)                                           0.235     1.700
[2141].in[2] (.names)                                            0.752     2.452
[2141].out[0] (.names)                                           0.235     2.687
n_n3510.in[2] (.names)                                           0.100     2.787
n_n3510.out[0] (.names)                                          0.235     3.022
n_n3511.D[0] (.latch)                                            0.000     3.022
data arrival time                                                          3.022

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3511.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.046


#Path 88
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3183.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.771     0.938
[894].out[0] (.names)                                            0.235     1.173
n_n3182.in[2] (.names)                                           1.549     2.722
n_n3182.out[0] (.names)                                          0.235     2.957
n_n3183.D[0] (.latch)                                            0.000     2.957
data arrival time                                                          2.957

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3183.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.957
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.980


#Path 89
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4390.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.771     0.938
[894].out[0] (.names)                                            0.235     1.173
n_n4387.in[2] (.names)                                           1.549     2.722
n_n4387.out[0] (.names)                                          0.235     2.957
n_n4390.D[0] (.latch)                                            0.000     2.957
data arrival time                                                          2.957

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4390.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.957
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.980


#Path 90
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3108.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.771     0.938
[894].out[0] (.names)                                            0.235     1.173
n_n3106.in[1] (.names)                                           1.549     2.722
n_n3106.out[0] (.names)                                          0.235     2.957
n_n3108.D[0] (.latch)                                            0.000     2.957
data arrival time                                                          2.957

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3108.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.957
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.980


#Path 91
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.771     0.938
[894].out[0] (.names)                                            0.235     1.173
n_n3343.in[1] (.names)                                           1.480     2.652
n_n3343.out[0] (.names)                                          0.235     2.887
n_n3344.D[0] (.latch)                                            0.000     2.887
data arrival time                                                          2.887

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3344.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.887
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.911


#Path 92
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n4342.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.771     0.938
[894].out[0] (.names)                                            0.235     1.173
n_n4339.in[1] (.names)                                           1.480     2.652
n_n4339.out[0] (.names)                                          0.235     2.887
n_n4342.D[0] (.latch)                                            0.000     2.887
data arrival time                                                          2.887

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4342.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.887
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.911


#Path 93
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3287.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.771     0.938
[894].out[0] (.names)                                            0.235     1.173
n_n3285.in[0] (.names)                                           1.480     2.652
n_n3285.out[0] (.names)                                          0.235     2.887
n_n3287.D[0] (.latch)                                            0.000     2.887
data arrival time                                                          2.887

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3287.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.887
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.911


#Path 94
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : nsr3_14.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
[1318].in[3] (.names)                                            0.548     2.313
[1318].out[0] (.names)                                           0.235     2.548
n_n133.in[2] (.names)                                            0.100     2.648
n_n133.out[0] (.names)                                           0.235     2.883
nsr3_14.D[0] (.latch)                                            0.000     2.883
data arrival time                                                          2.883

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
nsr3_14.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.883
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.907


#Path 95
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3670.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n3668.in[2] (.names)                                           0.855     2.620
n_n3668.out[0] (.names)                                          0.235     2.855
n_n3670.D[0] (.latch)                                            0.000     2.855
data arrival time                                                          2.855

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3670.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.855
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.879


#Path 96
Startpoint: n_n4337.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3136.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n4337.clk[0] (.latch)                                          0.042     0.042
n_n4337.Q[0] (.latch) [clock-to-output]                          0.124     0.166
[6265].in[3] (.names)                                            1.029     1.195
[6265].out[0] (.names)                                           0.235     1.430
n_n4367.in[2] (.names)                                           0.100     1.530
n_n4367.out[0] (.names)                                          0.235     1.765
n_n3134.in[2] (.names)                                           0.855     2.620
n_n3134.out[0] (.names)                                          0.235     2.855
n_n3136.D[0] (.latch)                                            0.000     2.855
data arrival time                                                          2.855

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3136.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.855
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.879


#Path 97
Startpoint: preset_0_0_.inpad[0] (.input clocked by pclk)
Endpoint  : n_n3886.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
preset_0_0_.inpad[0] (.input)                                    0.000     0.000
nrq3_2.in[0] (.names)                                            0.454     0.454
nrq3_2.out[0] (.names)                                           0.235     0.689
[1155].in[3] (.names)                                            0.776     1.465
[1155].out[0] (.names)                                           0.235     1.700
[1780].in[2] (.names)                                            0.582     2.282
[1780].out[0] (.names)                                           0.235     2.517
n_n3837.in[2] (.names)                                           0.100     2.617
n_n3837.out[0] (.names)                                          0.235     2.852
n_n3886.D[0] (.latch)                                            0.000     2.852
data arrival time                                                          2.852

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3886.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.852
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.876


#Path 98
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3687.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.771     0.938
[894].out[0] (.names)                                            0.235     1.173
n_n3686.in[1] (.names)                                           1.406     2.578
n_n3686.out[0] (.names)                                          0.235     2.813
n_n3687.D[0] (.latch)                                            0.000     2.813
data arrival time                                                          2.813

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3687.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.813
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.837


#Path 99
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3667.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.771     0.938
[894].out[0] (.names)                                            0.235     1.173
n_n3665.in[1] (.names)                                           1.406     2.578
n_n3665.out[0] (.names)                                          0.235     2.813
n_n3667.D[0] (.latch)                                            0.000     2.813
data arrival time                                                          2.813

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3667.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.813
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.837


#Path 100
Startpoint: pdn.Q[0] (.latch clocked by pclk)
Endpoint  : n_n3044.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
pdn.clk[0] (.latch)                                              0.042     0.042
pdn.Q[0] (.latch) [clock-to-output]                              0.124     0.166
[894].in[1] (.names)                                             0.771     0.938
[894].out[0] (.names)                                            0.235     1.173
n_n3043.in[1] (.names)                                           1.406     2.578
n_n3043.out[0] (.names)                                          0.235     2.813
n_n3044.D[0] (.latch)                                            0.000     2.813
data arrival time                                                          2.813

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n_n3044.clk[0] (.latch)                                          0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -2.813
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.837


#End of timing report
