#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 19 09:21:53 2021
# Process ID: 8126
# Current directory: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20
# Command line: xsim -source {xsim.dir/tb_simple_bram_ctrl/xsim_script.tcl}
# Log file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/xsim.log
# Journal file: /home/commit/RISC_V/verilog_practice/matbi/01_VerilogHDL/chapter_20/xsim.jou
#-----------------------------------------------------------
start_gui
source xsim.dir/tb_simple_bram_ctrl/xsim_script.tcl
add_wave {{/tb_simple_bram_ctrl/clk}} {{/tb_simple_bram_ctrl/reset_n}} {{/tb_simple_bram_ctrl/i_run}} {{/tb_simple_bram_ctrl/i_num_cnt}} {{/tb_simple_bram_ctrl/o_idle}} {{/tb_simple_bram_ctrl/o_write}} {{/tb_simple_bram_ctrl/o_read}} {{/tb_simple_bram_ctrl/o_done}} {{/tb_simple_bram_ctrl/addr0}} {{/tb_simple_bram_ctrl/ce0}} {{/tb_simple_bram_ctrl/we0}} {{/tb_simple_bram_ctrl/q0}} {{/tb_simple_bram_ctrl/d0}} {{/tb_simple_bram_ctrl/o_valid}} {{/tb_simple_bram_ctrl/o_mem_data}} {{/tb_simple_bram_ctrl/i}} 
run all
current_wave_config {Untitled 1}
add_wave {{/tb_simple_bram_ctrl/u_simple_bram_ctrl/num_cnt}} {{/tb_simple_bram_ctrl/u_simple_bram_ctrl/addr_cnt}} 
restart
run all
close_sim
