// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module RegisterRead_1(
  input         clock,
                reset,
                io_iss_valids_0,
                io_iss_valids_1,
  input  [6:0]  io_iss_uops_0_uopc,
  input  [31:0] io_iss_uops_0_inst,
                io_iss_uops_0_debug_inst,
  input         io_iss_uops_0_is_rvc,
  input  [39:0] io_iss_uops_0_debug_pc,
  input  [2:0]  io_iss_uops_0_iq_type,
  input  [9:0]  io_iss_uops_0_fu_code,
  input  [1:0]  io_iss_uops_0_iw_state,
  input         io_iss_uops_0_is_br,
                io_iss_uops_0_is_jalr,
                io_iss_uops_0_is_jal,
                io_iss_uops_0_is_sfb,
  input  [7:0]  io_iss_uops_0_br_mask,
  input  [2:0]  io_iss_uops_0_br_tag,
  input  [3:0]  io_iss_uops_0_ftq_idx,
  input         io_iss_uops_0_edge_inst,
  input  [5:0]  io_iss_uops_0_pc_lob,
  input         io_iss_uops_0_taken,
  input  [19:0] io_iss_uops_0_imm_packed,
  input  [11:0] io_iss_uops_0_csr_addr,
  input  [4:0]  io_iss_uops_0_rob_idx,
  input  [2:0]  io_iss_uops_0_ldq_idx,
                io_iss_uops_0_stq_idx,
  input  [1:0]  io_iss_uops_0_rxq_idx,
  input  [5:0]  io_iss_uops_0_pdst,
                io_iss_uops_0_prs1,
                io_iss_uops_0_prs2,
                io_iss_uops_0_prs3,
  input  [3:0]  io_iss_uops_0_ppred,
  input         io_iss_uops_0_prs1_busy,
                io_iss_uops_0_prs2_busy,
                io_iss_uops_0_prs3_busy,
                io_iss_uops_0_ppred_busy,
  input  [5:0]  io_iss_uops_0_stale_pdst,
  input         io_iss_uops_0_exception,
  input  [63:0] io_iss_uops_0_exc_cause,
  input         io_iss_uops_0_bypassable,
  input  [4:0]  io_iss_uops_0_mem_cmd,
  input  [1:0]  io_iss_uops_0_mem_size,
  input         io_iss_uops_0_mem_signed,
                io_iss_uops_0_is_fence,
                io_iss_uops_0_is_fencei,
                io_iss_uops_0_is_amo,
                io_iss_uops_0_uses_ldq,
                io_iss_uops_0_uses_stq,
                io_iss_uops_0_is_sys_pc2epc,
                io_iss_uops_0_is_unique,
                io_iss_uops_0_flush_on_commit,
                io_iss_uops_0_ldst_is_rs1,
  input  [5:0]  io_iss_uops_0_ldst,
                io_iss_uops_0_lrs1,
                io_iss_uops_0_lrs2,
                io_iss_uops_0_lrs3,
  input         io_iss_uops_0_ldst_val,
  input  [1:0]  io_iss_uops_0_dst_rtype,
                io_iss_uops_0_lrs1_rtype,
                io_iss_uops_0_lrs2_rtype,
  input         io_iss_uops_0_frs3_en,
                io_iss_uops_0_fp_val,
                io_iss_uops_0_fp_single,
                io_iss_uops_0_xcpt_pf_if,
                io_iss_uops_0_xcpt_ae_if,
                io_iss_uops_0_xcpt_ma_if,
                io_iss_uops_0_bp_debug_if,
                io_iss_uops_0_bp_xcpt_if,
  input  [1:0]  io_iss_uops_0_debug_fsrc,
                io_iss_uops_0_debug_tsrc,
  input  [6:0]  io_iss_uops_1_uopc,
  input  [31:0] io_iss_uops_1_inst,
                io_iss_uops_1_debug_inst,
  input         io_iss_uops_1_is_rvc,
  input  [39:0] io_iss_uops_1_debug_pc,
  input  [2:0]  io_iss_uops_1_iq_type,
  input  [9:0]  io_iss_uops_1_fu_code,
  input  [1:0]  io_iss_uops_1_iw_state,
  input         io_iss_uops_1_is_br,
                io_iss_uops_1_is_jalr,
                io_iss_uops_1_is_jal,
                io_iss_uops_1_is_sfb,
  input  [7:0]  io_iss_uops_1_br_mask,
  input  [2:0]  io_iss_uops_1_br_tag,
  input  [3:0]  io_iss_uops_1_ftq_idx,
  input         io_iss_uops_1_edge_inst,
  input  [5:0]  io_iss_uops_1_pc_lob,
  input         io_iss_uops_1_taken,
  input  [19:0] io_iss_uops_1_imm_packed,
  input  [11:0] io_iss_uops_1_csr_addr,
  input  [4:0]  io_iss_uops_1_rob_idx,
  input  [2:0]  io_iss_uops_1_ldq_idx,
                io_iss_uops_1_stq_idx,
  input  [1:0]  io_iss_uops_1_rxq_idx,
  input  [5:0]  io_iss_uops_1_pdst,
                io_iss_uops_1_prs1,
                io_iss_uops_1_prs2,
                io_iss_uops_1_prs3,
  input  [3:0]  io_iss_uops_1_ppred,
  input         io_iss_uops_1_prs1_busy,
                io_iss_uops_1_prs2_busy,
                io_iss_uops_1_prs3_busy,
                io_iss_uops_1_ppred_busy,
  input  [5:0]  io_iss_uops_1_stale_pdst,
  input         io_iss_uops_1_exception,
  input  [63:0] io_iss_uops_1_exc_cause,
  input         io_iss_uops_1_bypassable,
  input  [4:0]  io_iss_uops_1_mem_cmd,
  input  [1:0]  io_iss_uops_1_mem_size,
  input         io_iss_uops_1_mem_signed,
                io_iss_uops_1_is_fence,
                io_iss_uops_1_is_fencei,
                io_iss_uops_1_is_amo,
                io_iss_uops_1_uses_ldq,
                io_iss_uops_1_uses_stq,
                io_iss_uops_1_is_sys_pc2epc,
                io_iss_uops_1_is_unique,
                io_iss_uops_1_flush_on_commit,
                io_iss_uops_1_ldst_is_rs1,
  input  [5:0]  io_iss_uops_1_ldst,
                io_iss_uops_1_lrs1,
                io_iss_uops_1_lrs2,
                io_iss_uops_1_lrs3,
  input         io_iss_uops_1_ldst_val,
  input  [1:0]  io_iss_uops_1_dst_rtype,
                io_iss_uops_1_lrs1_rtype,
                io_iss_uops_1_lrs2_rtype,
  input         io_iss_uops_1_frs3_en,
                io_iss_uops_1_fp_val,
                io_iss_uops_1_fp_single,
                io_iss_uops_1_xcpt_pf_if,
                io_iss_uops_1_xcpt_ae_if,
                io_iss_uops_1_xcpt_ma_if,
                io_iss_uops_1_bp_debug_if,
                io_iss_uops_1_bp_xcpt_if,
  input  [1:0]  io_iss_uops_1_debug_fsrc,
                io_iss_uops_1_debug_tsrc,
  input  [63:0] io_rf_read_ports_0_data,
                io_rf_read_ports_1_data,
                io_rf_read_ports_2_data,
                io_rf_read_ports_3_data,
  input         io_bypass_0_valid,
  input  [5:0]  io_bypass_0_bits_uop_pdst,
  input  [1:0]  io_bypass_0_bits_uop_dst_rtype,
  input  [63:0] io_bypass_0_bits_data,
  input         io_bypass_1_valid,
  input  [5:0]  io_bypass_1_bits_uop_pdst,
  input  [1:0]  io_bypass_1_bits_uop_dst_rtype,
  input  [63:0] io_bypass_1_bits_data,
  input         io_bypass_2_valid,
  input  [5:0]  io_bypass_2_bits_uop_pdst,
  input  [1:0]  io_bypass_2_bits_uop_dst_rtype,
  input  [63:0] io_bypass_2_bits_data,
  input         io_kill,
  input  [7:0]  io_brupdate_b1_resolve_mask,
                io_brupdate_b1_mispredict_mask,
  output [5:0]  io_rf_read_ports_0_addr,
                io_rf_read_ports_1_addr,
                io_rf_read_ports_2_addr,
                io_rf_read_ports_3_addr,
  output        io_exe_reqs_0_valid,
  output [6:0]  io_exe_reqs_0_bits_uop_uopc,
  output [31:0] io_exe_reqs_0_bits_uop_inst,
                io_exe_reqs_0_bits_uop_debug_inst,
  output        io_exe_reqs_0_bits_uop_is_rvc,
  output [39:0] io_exe_reqs_0_bits_uop_debug_pc,
  output [2:0]  io_exe_reqs_0_bits_uop_iq_type,
  output [9:0]  io_exe_reqs_0_bits_uop_fu_code,
  output [3:0]  io_exe_reqs_0_bits_uop_ctrl_br_type,
  output [1:0]  io_exe_reqs_0_bits_uop_ctrl_op1_sel,
  output [2:0]  io_exe_reqs_0_bits_uop_ctrl_op2_sel,
                io_exe_reqs_0_bits_uop_ctrl_imm_sel,
  output [3:0]  io_exe_reqs_0_bits_uop_ctrl_op_fcn,
  output        io_exe_reqs_0_bits_uop_ctrl_fcn_dw,
  output [2:0]  io_exe_reqs_0_bits_uop_ctrl_csr_cmd,
  output        io_exe_reqs_0_bits_uop_ctrl_is_load,
                io_exe_reqs_0_bits_uop_ctrl_is_sta,
                io_exe_reqs_0_bits_uop_ctrl_is_std,
  output [1:0]  io_exe_reqs_0_bits_uop_iw_state,
  output        io_exe_reqs_0_bits_uop_is_br,
                io_exe_reqs_0_bits_uop_is_jalr,
                io_exe_reqs_0_bits_uop_is_jal,
                io_exe_reqs_0_bits_uop_is_sfb,
  output [7:0]  io_exe_reqs_0_bits_uop_br_mask,
  output [2:0]  io_exe_reqs_0_bits_uop_br_tag,
  output [3:0]  io_exe_reqs_0_bits_uop_ftq_idx,
  output        io_exe_reqs_0_bits_uop_edge_inst,
  output [5:0]  io_exe_reqs_0_bits_uop_pc_lob,
  output        io_exe_reqs_0_bits_uop_taken,
  output [19:0] io_exe_reqs_0_bits_uop_imm_packed,
  output [11:0] io_exe_reqs_0_bits_uop_csr_addr,
  output [4:0]  io_exe_reqs_0_bits_uop_rob_idx,
  output [2:0]  io_exe_reqs_0_bits_uop_ldq_idx,
                io_exe_reqs_0_bits_uop_stq_idx,
  output [1:0]  io_exe_reqs_0_bits_uop_rxq_idx,
  output [5:0]  io_exe_reqs_0_bits_uop_pdst,
                io_exe_reqs_0_bits_uop_prs1,
                io_exe_reqs_0_bits_uop_prs2,
                io_exe_reqs_0_bits_uop_prs3,
  output [3:0]  io_exe_reqs_0_bits_uop_ppred,
  output        io_exe_reqs_0_bits_uop_prs1_busy,
                io_exe_reqs_0_bits_uop_prs2_busy,
                io_exe_reqs_0_bits_uop_prs3_busy,
                io_exe_reqs_0_bits_uop_ppred_busy,
  output [5:0]  io_exe_reqs_0_bits_uop_stale_pdst,
  output        io_exe_reqs_0_bits_uop_exception,
  output [63:0] io_exe_reqs_0_bits_uop_exc_cause,
  output        io_exe_reqs_0_bits_uop_bypassable,
  output [4:0]  io_exe_reqs_0_bits_uop_mem_cmd,
  output [1:0]  io_exe_reqs_0_bits_uop_mem_size,
  output        io_exe_reqs_0_bits_uop_mem_signed,
                io_exe_reqs_0_bits_uop_is_fence,
                io_exe_reqs_0_bits_uop_is_fencei,
                io_exe_reqs_0_bits_uop_is_amo,
                io_exe_reqs_0_bits_uop_uses_ldq,
                io_exe_reqs_0_bits_uop_uses_stq,
                io_exe_reqs_0_bits_uop_is_sys_pc2epc,
                io_exe_reqs_0_bits_uop_is_unique,
                io_exe_reqs_0_bits_uop_flush_on_commit,
                io_exe_reqs_0_bits_uop_ldst_is_rs1,
  output [5:0]  io_exe_reqs_0_bits_uop_ldst,
                io_exe_reqs_0_bits_uop_lrs1,
                io_exe_reqs_0_bits_uop_lrs2,
                io_exe_reqs_0_bits_uop_lrs3,
  output        io_exe_reqs_0_bits_uop_ldst_val,
  output [1:0]  io_exe_reqs_0_bits_uop_dst_rtype,
                io_exe_reqs_0_bits_uop_lrs1_rtype,
                io_exe_reqs_0_bits_uop_lrs2_rtype,
  output        io_exe_reqs_0_bits_uop_frs3_en,
                io_exe_reqs_0_bits_uop_fp_val,
                io_exe_reqs_0_bits_uop_fp_single,
                io_exe_reqs_0_bits_uop_xcpt_pf_if,
                io_exe_reqs_0_bits_uop_xcpt_ae_if,
                io_exe_reqs_0_bits_uop_xcpt_ma_if,
                io_exe_reqs_0_bits_uop_bp_debug_if,
                io_exe_reqs_0_bits_uop_bp_xcpt_if,
  output [1:0]  io_exe_reqs_0_bits_uop_debug_fsrc,
                io_exe_reqs_0_bits_uop_debug_tsrc,
  output [63:0] io_exe_reqs_0_bits_rs1_data,
                io_exe_reqs_0_bits_rs2_data,
  output        io_exe_reqs_1_valid,
  output [6:0]  io_exe_reqs_1_bits_uop_uopc,
  output [31:0] io_exe_reqs_1_bits_uop_inst,
                io_exe_reqs_1_bits_uop_debug_inst,
  output        io_exe_reqs_1_bits_uop_is_rvc,
  output [39:0] io_exe_reqs_1_bits_uop_debug_pc,
  output [2:0]  io_exe_reqs_1_bits_uop_iq_type,
  output [9:0]  io_exe_reqs_1_bits_uop_fu_code,
  output [3:0]  io_exe_reqs_1_bits_uop_ctrl_br_type,
  output [1:0]  io_exe_reqs_1_bits_uop_ctrl_op1_sel,
  output [2:0]  io_exe_reqs_1_bits_uop_ctrl_op2_sel,
                io_exe_reqs_1_bits_uop_ctrl_imm_sel,
  output [3:0]  io_exe_reqs_1_bits_uop_ctrl_op_fcn,
  output        io_exe_reqs_1_bits_uop_ctrl_fcn_dw,
  output [2:0]  io_exe_reqs_1_bits_uop_ctrl_csr_cmd,
  output        io_exe_reqs_1_bits_uop_ctrl_is_load,
                io_exe_reqs_1_bits_uop_ctrl_is_sta,
                io_exe_reqs_1_bits_uop_ctrl_is_std,
  output [1:0]  io_exe_reqs_1_bits_uop_iw_state,
  output        io_exe_reqs_1_bits_uop_is_br,
                io_exe_reqs_1_bits_uop_is_jalr,
                io_exe_reqs_1_bits_uop_is_jal,
                io_exe_reqs_1_bits_uop_is_sfb,
  output [7:0]  io_exe_reqs_1_bits_uop_br_mask,
  output [2:0]  io_exe_reqs_1_bits_uop_br_tag,
  output [3:0]  io_exe_reqs_1_bits_uop_ftq_idx,
  output        io_exe_reqs_1_bits_uop_edge_inst,
  output [5:0]  io_exe_reqs_1_bits_uop_pc_lob,
  output        io_exe_reqs_1_bits_uop_taken,
  output [19:0] io_exe_reqs_1_bits_uop_imm_packed,
  output [11:0] io_exe_reqs_1_bits_uop_csr_addr,
  output [4:0]  io_exe_reqs_1_bits_uop_rob_idx,
  output [2:0]  io_exe_reqs_1_bits_uop_ldq_idx,
                io_exe_reqs_1_bits_uop_stq_idx,
  output [1:0]  io_exe_reqs_1_bits_uop_rxq_idx,
  output [5:0]  io_exe_reqs_1_bits_uop_pdst,
                io_exe_reqs_1_bits_uop_prs1,
                io_exe_reqs_1_bits_uop_prs2,
                io_exe_reqs_1_bits_uop_prs3,
  output [3:0]  io_exe_reqs_1_bits_uop_ppred,
  output        io_exe_reqs_1_bits_uop_prs1_busy,
                io_exe_reqs_1_bits_uop_prs2_busy,
                io_exe_reqs_1_bits_uop_prs3_busy,
                io_exe_reqs_1_bits_uop_ppred_busy,
  output [5:0]  io_exe_reqs_1_bits_uop_stale_pdst,
  output        io_exe_reqs_1_bits_uop_exception,
  output [63:0] io_exe_reqs_1_bits_uop_exc_cause,
  output        io_exe_reqs_1_bits_uop_bypassable,
  output [4:0]  io_exe_reqs_1_bits_uop_mem_cmd,
  output [1:0]  io_exe_reqs_1_bits_uop_mem_size,
  output        io_exe_reqs_1_bits_uop_mem_signed,
                io_exe_reqs_1_bits_uop_is_fence,
                io_exe_reqs_1_bits_uop_is_fencei,
                io_exe_reqs_1_bits_uop_is_amo,
                io_exe_reqs_1_bits_uop_uses_ldq,
                io_exe_reqs_1_bits_uop_uses_stq,
                io_exe_reqs_1_bits_uop_is_sys_pc2epc,
                io_exe_reqs_1_bits_uop_is_unique,
                io_exe_reqs_1_bits_uop_flush_on_commit,
                io_exe_reqs_1_bits_uop_ldst_is_rs1,
  output [5:0]  io_exe_reqs_1_bits_uop_ldst,
                io_exe_reqs_1_bits_uop_lrs1,
                io_exe_reqs_1_bits_uop_lrs2,
                io_exe_reqs_1_bits_uop_lrs3,
  output        io_exe_reqs_1_bits_uop_ldst_val,
  output [1:0]  io_exe_reqs_1_bits_uop_dst_rtype,
                io_exe_reqs_1_bits_uop_lrs1_rtype,
                io_exe_reqs_1_bits_uop_lrs2_rtype,
  output        io_exe_reqs_1_bits_uop_frs3_en,
                io_exe_reqs_1_bits_uop_fp_val,
                io_exe_reqs_1_bits_uop_fp_single,
                io_exe_reqs_1_bits_uop_xcpt_pf_if,
                io_exe_reqs_1_bits_uop_xcpt_ae_if,
                io_exe_reqs_1_bits_uop_xcpt_ma_if,
                io_exe_reqs_1_bits_uop_bp_debug_if,
                io_exe_reqs_1_bits_uop_bp_xcpt_if,
  output [1:0]  io_exe_reqs_1_bits_uop_debug_fsrc,
                io_exe_reqs_1_bits_uop_debug_tsrc,
  output [63:0] io_exe_reqs_1_bits_rs1_data,
                io_exe_reqs_1_bits_rs2_data
);

  wire        _rrd_decode_unit_1_io_rrd_valid;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_1_io_rrd_uop_uopc;	// @[register-read.scala:80:33]
  wire [31:0] _rrd_decode_unit_1_io_rrd_uop_inst;	// @[register-read.scala:80:33]
  wire [31:0] _rrd_decode_unit_1_io_rrd_uop_debug_inst;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_rvc;	// @[register-read.scala:80:33]
  wire [39:0] _rrd_decode_unit_1_io_rrd_uop_debug_pc;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_1_io_rrd_uop_iq_type;	// @[register-read.scala:80:33]
  wire [9:0]  _rrd_decode_unit_1_io_rrd_uop_fu_code;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_br_type;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_op1_sel;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_op2_sel;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_imm_sel;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_op_fcn;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ctrl_fcn_dw;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_1_io_rrd_uop_ctrl_csr_cmd;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ctrl_is_load;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ctrl_is_sta;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ctrl_is_std;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_iw_state;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_br;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_jalr;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_jal;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_sfb;	// @[register-read.scala:80:33]
  wire [7:0]  _rrd_decode_unit_1_io_rrd_uop_br_mask;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_1_io_rrd_uop_br_tag;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_1_io_rrd_uop_ftq_idx;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_edge_inst;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_pc_lob;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_taken;	// @[register-read.scala:80:33]
  wire [19:0] _rrd_decode_unit_1_io_rrd_uop_imm_packed;	// @[register-read.scala:80:33]
  wire [11:0] _rrd_decode_unit_1_io_rrd_uop_csr_addr;	// @[register-read.scala:80:33]
  wire [4:0]  _rrd_decode_unit_1_io_rrd_uop_rob_idx;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_1_io_rrd_uop_ldq_idx;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_1_io_rrd_uop_stq_idx;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_rxq_idx;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_pdst;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_prs1;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_prs2;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_prs3;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_1_io_rrd_uop_ppred;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_prs1_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_prs2_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_prs3_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ppred_busy;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_stale_pdst;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_exception;	// @[register-read.scala:80:33]
  wire [63:0] _rrd_decode_unit_1_io_rrd_uop_exc_cause;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_bypassable;	// @[register-read.scala:80:33]
  wire [4:0]  _rrd_decode_unit_1_io_rrd_uop_mem_cmd;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_mem_size;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_mem_signed;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_fence;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_fencei;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_amo;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_uses_ldq;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_uses_stq;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_sys_pc2epc;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_is_unique;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_flush_on_commit;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ldst_is_rs1;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_ldst;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_lrs1;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_lrs2;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_1_io_rrd_uop_lrs3;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_ldst_val;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_dst_rtype;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_lrs1_rtype;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_lrs2_rtype;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_frs3_en;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_fp_val;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_fp_single;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_xcpt_pf_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_xcpt_ae_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_xcpt_ma_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_bp_debug_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_1_io_rrd_uop_bp_xcpt_if;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_debug_fsrc;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_1_io_rrd_uop_debug_tsrc;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_valid;	// @[register-read.scala:80:33]
  wire [6:0]  _rrd_decode_unit_io_rrd_uop_uopc;	// @[register-read.scala:80:33]
  wire [31:0] _rrd_decode_unit_io_rrd_uop_inst;	// @[register-read.scala:80:33]
  wire [31:0] _rrd_decode_unit_io_rrd_uop_debug_inst;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_rvc;	// @[register-read.scala:80:33]
  wire [39:0] _rrd_decode_unit_io_rrd_uop_debug_pc;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_io_rrd_uop_iq_type;	// @[register-read.scala:80:33]
  wire [9:0]  _rrd_decode_unit_io_rrd_uop_fu_code;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_io_rrd_uop_ctrl_br_type;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_ctrl_op1_sel;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_io_rrd_uop_ctrl_op2_sel;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_io_rrd_uop_ctrl_imm_sel;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_io_rrd_uop_ctrl_op_fcn;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ctrl_fcn_dw;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_io_rrd_uop_ctrl_csr_cmd;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ctrl_is_load;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ctrl_is_sta;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ctrl_is_std;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_iw_state;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_br;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_jalr;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_jal;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_sfb;	// @[register-read.scala:80:33]
  wire [7:0]  _rrd_decode_unit_io_rrd_uop_br_mask;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_io_rrd_uop_br_tag;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_io_rrd_uop_ftq_idx;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_edge_inst;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_pc_lob;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_taken;	// @[register-read.scala:80:33]
  wire [19:0] _rrd_decode_unit_io_rrd_uop_imm_packed;	// @[register-read.scala:80:33]
  wire [11:0] _rrd_decode_unit_io_rrd_uop_csr_addr;	// @[register-read.scala:80:33]
  wire [4:0]  _rrd_decode_unit_io_rrd_uop_rob_idx;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_io_rrd_uop_ldq_idx;	// @[register-read.scala:80:33]
  wire [2:0]  _rrd_decode_unit_io_rrd_uop_stq_idx;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_rxq_idx;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_pdst;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_prs1;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_prs2;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_prs3;	// @[register-read.scala:80:33]
  wire [3:0]  _rrd_decode_unit_io_rrd_uop_ppred;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_prs1_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_prs2_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_prs3_busy;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ppred_busy;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_stale_pdst;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_exception;	// @[register-read.scala:80:33]
  wire [63:0] _rrd_decode_unit_io_rrd_uop_exc_cause;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_bypassable;	// @[register-read.scala:80:33]
  wire [4:0]  _rrd_decode_unit_io_rrd_uop_mem_cmd;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_mem_size;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_mem_signed;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_fence;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_fencei;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_amo;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_uses_ldq;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_uses_stq;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_sys_pc2epc;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_is_unique;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_flush_on_commit;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ldst_is_rs1;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_ldst;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_lrs1;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_lrs2;	// @[register-read.scala:80:33]
  wire [5:0]  _rrd_decode_unit_io_rrd_uop_lrs3;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_ldst_val;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_dst_rtype;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_lrs1_rtype;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_lrs2_rtype;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_frs3_en;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_fp_val;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_fp_single;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_xcpt_pf_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_xcpt_ae_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_xcpt_ma_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_bp_debug_if;	// @[register-read.scala:80:33]
  wire        _rrd_decode_unit_io_rrd_uop_bp_xcpt_if;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_debug_fsrc;	// @[register-read.scala:80:33]
  wire [1:0]  _rrd_decode_unit_io_rrd_uop_debug_tsrc;	// @[register-read.scala:80:33]
  reg         exe_reg_valids_0;	// @[register-read.scala:69:33]
  reg         exe_reg_valids_1;	// @[register-read.scala:69:33]
  reg  [6:0]  exe_reg_uops_0_uopc;	// @[register-read.scala:70:29]
  reg  [31:0] exe_reg_uops_0_inst;	// @[register-read.scala:70:29]
  reg  [31:0] exe_reg_uops_0_debug_inst;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_rvc;	// @[register-read.scala:70:29]
  reg  [39:0] exe_reg_uops_0_debug_pc;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_0_iq_type;	// @[register-read.scala:70:29]
  reg  [9:0]  exe_reg_uops_0_fu_code;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_0_ctrl_br_type;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_ctrl_op1_sel;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_0_ctrl_op2_sel;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_0_ctrl_imm_sel;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_0_ctrl_op_fcn;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ctrl_fcn_dw;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_0_ctrl_csr_cmd;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ctrl_is_load;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ctrl_is_sta;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ctrl_is_std;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_iw_state;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_br;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_jalr;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_jal;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_sfb;	// @[register-read.scala:70:29]
  reg  [7:0]  exe_reg_uops_0_br_mask;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_0_br_tag;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_0_ftq_idx;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_edge_inst;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_pc_lob;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_taken;	// @[register-read.scala:70:29]
  reg  [19:0] exe_reg_uops_0_imm_packed;	// @[register-read.scala:70:29]
  reg  [11:0] exe_reg_uops_0_csr_addr;	// @[register-read.scala:70:29]
  reg  [4:0]  exe_reg_uops_0_rob_idx;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_0_ldq_idx;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_0_stq_idx;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_rxq_idx;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_pdst;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_prs1;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_prs2;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_prs3;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_0_ppred;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_prs1_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_prs2_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_prs3_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ppred_busy;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_stale_pdst;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_exception;	// @[register-read.scala:70:29]
  reg  [63:0] exe_reg_uops_0_exc_cause;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_bypassable;	// @[register-read.scala:70:29]
  reg  [4:0]  exe_reg_uops_0_mem_cmd;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_mem_size;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_mem_signed;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_fence;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_fencei;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_amo;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_uses_ldq;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_uses_stq;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_sys_pc2epc;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_is_unique;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_flush_on_commit;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ldst_is_rs1;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_ldst;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_lrs1;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_lrs2;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_0_lrs3;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_ldst_val;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_dst_rtype;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_lrs1_rtype;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_lrs2_rtype;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_frs3_en;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_fp_val;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_fp_single;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_xcpt_pf_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_xcpt_ae_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_xcpt_ma_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_bp_debug_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_0_bp_xcpt_if;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_debug_fsrc;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_0_debug_tsrc;	// @[register-read.scala:70:29]
  reg  [6:0]  exe_reg_uops_1_uopc;	// @[register-read.scala:70:29]
  reg  [31:0] exe_reg_uops_1_inst;	// @[register-read.scala:70:29]
  reg  [31:0] exe_reg_uops_1_debug_inst;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_rvc;	// @[register-read.scala:70:29]
  reg  [39:0] exe_reg_uops_1_debug_pc;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_1_iq_type;	// @[register-read.scala:70:29]
  reg  [9:0]  exe_reg_uops_1_fu_code;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_1_ctrl_br_type;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_ctrl_op1_sel;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_1_ctrl_op2_sel;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_1_ctrl_imm_sel;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_1_ctrl_op_fcn;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ctrl_fcn_dw;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_1_ctrl_csr_cmd;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ctrl_is_load;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ctrl_is_sta;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ctrl_is_std;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_iw_state;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_br;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_jalr;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_jal;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_sfb;	// @[register-read.scala:70:29]
  reg  [7:0]  exe_reg_uops_1_br_mask;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_1_br_tag;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_1_ftq_idx;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_edge_inst;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_pc_lob;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_taken;	// @[register-read.scala:70:29]
  reg  [19:0] exe_reg_uops_1_imm_packed;	// @[register-read.scala:70:29]
  reg  [11:0] exe_reg_uops_1_csr_addr;	// @[register-read.scala:70:29]
  reg  [4:0]  exe_reg_uops_1_rob_idx;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_1_ldq_idx;	// @[register-read.scala:70:29]
  reg  [2:0]  exe_reg_uops_1_stq_idx;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_rxq_idx;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_pdst;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_prs1;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_prs2;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_prs3;	// @[register-read.scala:70:29]
  reg  [3:0]  exe_reg_uops_1_ppred;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_prs1_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_prs2_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_prs3_busy;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ppred_busy;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_stale_pdst;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_exception;	// @[register-read.scala:70:29]
  reg  [63:0] exe_reg_uops_1_exc_cause;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_bypassable;	// @[register-read.scala:70:29]
  reg  [4:0]  exe_reg_uops_1_mem_cmd;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_mem_size;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_mem_signed;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_fence;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_fencei;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_amo;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_uses_ldq;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_uses_stq;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_sys_pc2epc;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_is_unique;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_flush_on_commit;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ldst_is_rs1;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_ldst;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_lrs1;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_lrs2;	// @[register-read.scala:70:29]
  reg  [5:0]  exe_reg_uops_1_lrs3;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_ldst_val;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_dst_rtype;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_lrs1_rtype;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_lrs2_rtype;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_frs3_en;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_fp_val;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_fp_single;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_xcpt_pf_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_xcpt_ae_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_xcpt_ma_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_bp_debug_if;	// @[register-read.scala:70:29]
  reg         exe_reg_uops_1_bp_xcpt_if;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_debug_fsrc;	// @[register-read.scala:70:29]
  reg  [1:0]  exe_reg_uops_1_debug_tsrc;	// @[register-read.scala:70:29]
  reg  [63:0] exe_reg_rs1_data_0;	// @[register-read.scala:71:29]
  reg  [63:0] exe_reg_rs1_data_1;	// @[register-read.scala:71:29]
  reg  [63:0] exe_reg_rs2_data_0;	// @[register-read.scala:72:29]
  reg  [63:0] exe_reg_rs2_data_1;	// @[register-read.scala:72:29]
  reg         rrd_valids_0_REG;	// @[register-read.scala:84:29]
  reg  [6:0]  rrd_uops_0_REG_uopc;	// @[register-read.scala:86:29]
  reg  [31:0] rrd_uops_0_REG_inst;	// @[register-read.scala:86:29]
  reg  [31:0] rrd_uops_0_REG_debug_inst;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_rvc;	// @[register-read.scala:86:29]
  reg  [39:0] rrd_uops_0_REG_debug_pc;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_0_REG_iq_type;	// @[register-read.scala:86:29]
  reg  [9:0]  rrd_uops_0_REG_fu_code;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_0_REG_ctrl_br_type;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_ctrl_op1_sel;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_0_REG_ctrl_op2_sel;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_0_REG_ctrl_imm_sel;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_0_REG_ctrl_op_fcn;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ctrl_fcn_dw;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_0_REG_ctrl_csr_cmd;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ctrl_is_load;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ctrl_is_sta;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ctrl_is_std;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_iw_state;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_br;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_jalr;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_jal;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_sfb;	// @[register-read.scala:86:29]
  reg  [7:0]  rrd_uops_0_REG_br_mask;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_0_REG_br_tag;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_0_REG_ftq_idx;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_edge_inst;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_pc_lob;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_taken;	// @[register-read.scala:86:29]
  reg  [19:0] rrd_uops_0_REG_imm_packed;	// @[register-read.scala:86:29]
  reg  [11:0] rrd_uops_0_REG_csr_addr;	// @[register-read.scala:86:29]
  reg  [4:0]  rrd_uops_0_REG_rob_idx;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_0_REG_ldq_idx;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_0_REG_stq_idx;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_rxq_idx;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_pdst;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_prs1;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_prs2;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_prs3;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_0_REG_ppred;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_prs1_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_prs2_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_prs3_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ppred_busy;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_stale_pdst;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_exception;	// @[register-read.scala:86:29]
  reg  [63:0] rrd_uops_0_REG_exc_cause;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_bypassable;	// @[register-read.scala:86:29]
  reg  [4:0]  rrd_uops_0_REG_mem_cmd;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_mem_size;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_mem_signed;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_fence;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_fencei;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_amo;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_uses_ldq;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_uses_stq;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_sys_pc2epc;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_is_unique;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_flush_on_commit;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ldst_is_rs1;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_ldst;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_lrs1;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_lrs2;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_0_REG_lrs3;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_ldst_val;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_dst_rtype;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_lrs1_rtype;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_lrs2_rtype;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_frs3_en;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_fp_val;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_fp_single;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_xcpt_pf_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_xcpt_ae_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_xcpt_ma_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_bp_debug_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_0_REG_bp_xcpt_if;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_debug_fsrc;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_0_REG_debug_tsrc;	// @[register-read.scala:86:29]
  reg         rrd_valids_1_REG;	// @[register-read.scala:84:29]
  reg  [6:0]  rrd_uops_1_REG_uopc;	// @[register-read.scala:86:29]
  reg  [31:0] rrd_uops_1_REG_inst;	// @[register-read.scala:86:29]
  reg  [31:0] rrd_uops_1_REG_debug_inst;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_rvc;	// @[register-read.scala:86:29]
  reg  [39:0] rrd_uops_1_REG_debug_pc;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_1_REG_iq_type;	// @[register-read.scala:86:29]
  reg  [9:0]  rrd_uops_1_REG_fu_code;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_1_REG_ctrl_br_type;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_ctrl_op1_sel;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_1_REG_ctrl_op2_sel;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_1_REG_ctrl_imm_sel;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_1_REG_ctrl_op_fcn;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ctrl_fcn_dw;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_1_REG_ctrl_csr_cmd;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ctrl_is_load;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ctrl_is_sta;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ctrl_is_std;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_iw_state;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_br;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_jalr;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_jal;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_sfb;	// @[register-read.scala:86:29]
  reg  [7:0]  rrd_uops_1_REG_br_mask;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_1_REG_br_tag;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_1_REG_ftq_idx;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_edge_inst;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_pc_lob;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_taken;	// @[register-read.scala:86:29]
  reg  [19:0] rrd_uops_1_REG_imm_packed;	// @[register-read.scala:86:29]
  reg  [11:0] rrd_uops_1_REG_csr_addr;	// @[register-read.scala:86:29]
  reg  [4:0]  rrd_uops_1_REG_rob_idx;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_1_REG_ldq_idx;	// @[register-read.scala:86:29]
  reg  [2:0]  rrd_uops_1_REG_stq_idx;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_rxq_idx;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_pdst;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_prs1;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_prs2;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_prs3;	// @[register-read.scala:86:29]
  reg  [3:0]  rrd_uops_1_REG_ppred;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_prs1_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_prs2_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_prs3_busy;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ppred_busy;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_stale_pdst;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_exception;	// @[register-read.scala:86:29]
  reg  [63:0] rrd_uops_1_REG_exc_cause;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_bypassable;	// @[register-read.scala:86:29]
  reg  [4:0]  rrd_uops_1_REG_mem_cmd;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_mem_size;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_mem_signed;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_fence;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_fencei;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_amo;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_uses_ldq;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_uses_stq;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_sys_pc2epc;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_is_unique;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_flush_on_commit;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ldst_is_rs1;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_ldst;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_lrs1;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_lrs2;	// @[register-read.scala:86:29]
  reg  [5:0]  rrd_uops_1_REG_lrs3;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_ldst_val;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_dst_rtype;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_lrs1_rtype;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_lrs2_rtype;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_frs3_en;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_fp_val;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_fp_single;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_xcpt_pf_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_xcpt_ae_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_xcpt_ma_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_bp_debug_if;	// @[register-read.scala:86:29]
  reg         rrd_uops_1_REG_bp_xcpt_if;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_debug_fsrc;	// @[register-read.scala:86:29]
  reg  [1:0]  rrd_uops_1_REG_debug_tsrc;	// @[register-read.scala:86:29]
  reg         rrd_rs1_data_0_REG;	// @[register-read.scala:124:57]
  reg         rrd_rs2_data_0_REG;	// @[register-read.scala:125:57]
  reg         rrd_rs1_data_1_REG;	// @[register-read.scala:124:57]
  reg         rrd_rs2_data_1_REG;	// @[register-read.scala:125:57]
  wire        rrd_kill = io_kill | (|(io_brupdate_b1_mispredict_mask & rrd_uops_0_REG_br_mask));	// @[register-read.scala:86:29, :130:28, util.scala:118:{51,59}]
  wire        rrd_kill_1 = io_kill | (|(io_brupdate_b1_mispredict_mask & rrd_uops_1_REG_br_mask));	// @[register-read.scala:86:29, :130:28, util.scala:118:{51,59}]
  wire        _T_87 = io_bypass_0_bits_uop_dst_rtype != 2'h2;	// @[consts.scala:277:20, micro-op.scala:149:36]
  wire        _T_89 = io_bypass_0_bits_uop_dst_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:174:38]
  wire        _T_46 = rrd_uops_0_REG_lrs1_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:86:29, :174:63]
  wire        _T_56 = rrd_uops_0_REG_lrs2_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:86:29, :176:63]
  wire        _T_107 = io_bypass_1_bits_uop_dst_rtype != 2'h2;	// @[consts.scala:277:20, micro-op.scala:149:36]
  wire        _T_109 = io_bypass_1_bits_uop_dst_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:174:38]
  wire        _T_127 = io_bypass_2_bits_uop_dst_rtype != 2'h2;	// @[consts.scala:277:20, micro-op.scala:149:36]
  wire        _T_129 = io_bypass_2_bits_uop_dst_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:174:38]
  wire        _T_121 = rrd_uops_1_REG_lrs1_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:86:29, :174:63]
  wire        _T_131 = rrd_uops_1_REG_lrs2_rtype == 2'h0;	// @[consts.scala:270:20, register-read.scala:86:29, :176:63]
  always @(posedge clock) begin
    if (reset) begin
      exe_reg_valids_0 <= 1'h0;	// @[register-read.scala:69:33]
      exe_reg_valids_1 <= 1'h0;	// @[register-read.scala:69:33]
    end
    else begin
      exe_reg_valids_0 <= ~rrd_kill & rrd_valids_0_REG;	// @[register-read.scala:69:33, :84:29, :130:28, :132:29]
      exe_reg_valids_1 <= ~rrd_kill_1 & rrd_valids_1_REG;	// @[register-read.scala:69:33, :84:29, :130:28, :132:29]
    end
    if (rrd_kill) begin	// @[register-read.scala:130:28]
      exe_reg_uops_0_uopc <= 7'h0;	// @[consts.scala:271:20, register-read.scala:70:29]
      exe_reg_uops_0_inst <= 32'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_debug_inst <= 32'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_debug_pc <= 40'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_iq_type <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_fu_code <= 10'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ctrl_br_type <= 4'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_0_ctrl_op1_sel <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ctrl_op2_sel <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ctrl_imm_sel <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ctrl_op_fcn <= 4'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_0_ctrl_csr_cmd <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_iw_state <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_br_tag <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ftq_idx <= 4'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_0_pc_lob <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_imm_packed <= 20'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_csr_addr <= 12'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_rob_idx <= 5'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ldq_idx <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_stq_idx <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_rxq_idx <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_pdst <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_prs1 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_prs2 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_prs3 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ppred <= 4'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_0_stale_pdst <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_exc_cause <= 64'h0;	// @[register-read.scala:70:29]
      exe_reg_uops_0_mem_cmd <= 5'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_mem_size <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_ldst <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_lrs1 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_lrs2 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_lrs3 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_dst_rtype <= 2'h2;	// @[consts.scala:277:20, register-read.scala:70:29]
      exe_reg_uops_0_lrs1_rtype <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_lrs2_rtype <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_debug_fsrc <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_0_debug_tsrc <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
    end
    else begin	// @[register-read.scala:130:28]
      exe_reg_uops_0_uopc <= rrd_uops_0_REG_uopc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_inst <= rrd_uops_0_REG_inst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_debug_inst <= rrd_uops_0_REG_debug_inst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_debug_pc <= rrd_uops_0_REG_debug_pc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_iq_type <= rrd_uops_0_REG_iq_type;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_fu_code <= rrd_uops_0_REG_fu_code;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_br_type <= rrd_uops_0_REG_ctrl_br_type;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_op1_sel <= rrd_uops_0_REG_ctrl_op1_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_op2_sel <= rrd_uops_0_REG_ctrl_op2_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_imm_sel <= rrd_uops_0_REG_ctrl_imm_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_op_fcn <= rrd_uops_0_REG_ctrl_op_fcn;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ctrl_csr_cmd <= rrd_uops_0_REG_ctrl_csr_cmd;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_iw_state <= rrd_uops_0_REG_iw_state;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_br_tag <= rrd_uops_0_REG_br_tag;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ftq_idx <= rrd_uops_0_REG_ftq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_pc_lob <= rrd_uops_0_REG_pc_lob;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_imm_packed <= rrd_uops_0_REG_imm_packed;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_csr_addr <= rrd_uops_0_REG_csr_addr;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_rob_idx <= rrd_uops_0_REG_rob_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ldq_idx <= rrd_uops_0_REG_ldq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_stq_idx <= rrd_uops_0_REG_stq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_rxq_idx <= rrd_uops_0_REG_rxq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_pdst <= rrd_uops_0_REG_pdst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_prs1 <= rrd_uops_0_REG_prs1;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_prs2 <= rrd_uops_0_REG_prs2;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_prs3 <= rrd_uops_0_REG_prs3;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ppred <= rrd_uops_0_REG_ppred;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_stale_pdst <= rrd_uops_0_REG_stale_pdst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_exc_cause <= rrd_uops_0_REG_exc_cause;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_mem_cmd <= rrd_uops_0_REG_mem_cmd;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_mem_size <= rrd_uops_0_REG_mem_size;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_ldst <= rrd_uops_0_REG_ldst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_lrs1 <= rrd_uops_0_REG_lrs1;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_lrs2 <= rrd_uops_0_REG_lrs2;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_lrs3 <= rrd_uops_0_REG_lrs3;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_dst_rtype <= rrd_uops_0_REG_dst_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_lrs1_rtype <= rrd_uops_0_REG_lrs1_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_lrs2_rtype <= rrd_uops_0_REG_lrs2_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_debug_fsrc <= rrd_uops_0_REG_debug_fsrc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_0_debug_tsrc <= rrd_uops_0_REG_debug_tsrc;	// @[register-read.scala:70:29, :86:29]
    end
    exe_reg_uops_0_is_rvc <= ~rrd_kill & rrd_uops_0_REG_is_rvc;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ctrl_fcn_dw <= ~rrd_kill & rrd_uops_0_REG_ctrl_fcn_dw;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ctrl_is_load <= ~rrd_kill & rrd_uops_0_REG_ctrl_is_load;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ctrl_is_sta <= ~rrd_kill & rrd_uops_0_REG_ctrl_is_sta;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ctrl_is_std <= ~rrd_kill & rrd_uops_0_REG_ctrl_is_std;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_br <= ~rrd_kill & rrd_uops_0_REG_is_br;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_jalr <= ~rrd_kill & rrd_uops_0_REG_is_jalr;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_jal <= ~rrd_kill & rrd_uops_0_REG_is_jal;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_sfb <= ~rrd_kill & rrd_uops_0_REG_is_sfb;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_br_mask <= rrd_uops_0_REG_br_mask & ~io_brupdate_b1_resolve_mask;	// @[register-read.scala:70:29, :86:29, util.scala:74:37, :85:25]
    exe_reg_uops_0_edge_inst <= ~rrd_kill & rrd_uops_0_REG_edge_inst;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_taken <= ~rrd_kill & rrd_uops_0_REG_taken;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_prs1_busy <= ~rrd_kill & rrd_uops_0_REG_prs1_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_prs2_busy <= ~rrd_kill & rrd_uops_0_REG_prs2_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_prs3_busy <= ~rrd_kill & rrd_uops_0_REG_prs3_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ppred_busy <= ~rrd_kill & rrd_uops_0_REG_ppred_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_exception <= ~rrd_kill & rrd_uops_0_REG_exception;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_bypassable <= ~rrd_kill & rrd_uops_0_REG_bypassable;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_mem_signed <= ~rrd_kill & rrd_uops_0_REG_mem_signed;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_fence <= ~rrd_kill & rrd_uops_0_REG_is_fence;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_fencei <= ~rrd_kill & rrd_uops_0_REG_is_fencei;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_amo <= ~rrd_kill & rrd_uops_0_REG_is_amo;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_uses_ldq <= ~rrd_kill & rrd_uops_0_REG_uses_ldq;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_uses_stq <= ~rrd_kill & rrd_uops_0_REG_uses_stq;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_sys_pc2epc <= ~rrd_kill & rrd_uops_0_REG_is_sys_pc2epc;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_is_unique <= ~rrd_kill & rrd_uops_0_REG_is_unique;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_flush_on_commit <= ~rrd_kill & rrd_uops_0_REG_flush_on_commit;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ldst_is_rs1 <= ~rrd_kill & rrd_uops_0_REG_ldst_is_rs1;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_ldst_val <= ~rrd_kill & rrd_uops_0_REG_ldst_val;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_frs3_en <= ~rrd_kill & rrd_uops_0_REG_frs3_en;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_fp_val <= ~rrd_kill & rrd_uops_0_REG_fp_val;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_fp_single <= ~rrd_kill & rrd_uops_0_REG_fp_single;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_xcpt_pf_if <= ~rrd_kill & rrd_uops_0_REG_xcpt_pf_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_xcpt_ae_if <= ~rrd_kill & rrd_uops_0_REG_xcpt_ae_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_xcpt_ma_if <= ~rrd_kill & rrd_uops_0_REG_xcpt_ma_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_bp_debug_if <= ~rrd_kill & rrd_uops_0_REG_bp_debug_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_0_bp_xcpt_if <= ~rrd_kill & rrd_uops_0_REG_bp_xcpt_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    if (rrd_kill_1) begin	// @[register-read.scala:130:28]
      exe_reg_uops_1_uopc <= 7'h0;	// @[consts.scala:271:20, register-read.scala:70:29]
      exe_reg_uops_1_inst <= 32'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_debug_inst <= 32'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_debug_pc <= 40'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_iq_type <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_fu_code <= 10'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ctrl_br_type <= 4'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_1_ctrl_op1_sel <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ctrl_op2_sel <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ctrl_imm_sel <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ctrl_op_fcn <= 4'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_1_ctrl_csr_cmd <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_iw_state <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_br_tag <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ftq_idx <= 4'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_1_pc_lob <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_imm_packed <= 20'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_csr_addr <= 12'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_rob_idx <= 5'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ldq_idx <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_stq_idx <= 3'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_rxq_idx <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_pdst <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_prs1 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_prs2 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_prs3 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ppred <= 4'h0;	// @[register-read.scala:70:29, :103:21]
      exe_reg_uops_1_stale_pdst <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_exc_cause <= 64'h0;	// @[register-read.scala:70:29]
      exe_reg_uops_1_mem_cmd <= 5'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_mem_size <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_ldst <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_lrs1 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_lrs2 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_lrs3 <= 6'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_dst_rtype <= 2'h2;	// @[consts.scala:277:20, register-read.scala:70:29]
      exe_reg_uops_1_lrs1_rtype <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_lrs2_rtype <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_debug_fsrc <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
      exe_reg_uops_1_debug_tsrc <= 2'h0;	// @[consts.scala:270:20, register-read.scala:70:29]
    end
    else begin	// @[register-read.scala:130:28]
      exe_reg_uops_1_uopc <= rrd_uops_1_REG_uopc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_inst <= rrd_uops_1_REG_inst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_debug_inst <= rrd_uops_1_REG_debug_inst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_debug_pc <= rrd_uops_1_REG_debug_pc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_iq_type <= rrd_uops_1_REG_iq_type;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_fu_code <= rrd_uops_1_REG_fu_code;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_br_type <= rrd_uops_1_REG_ctrl_br_type;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_op1_sel <= rrd_uops_1_REG_ctrl_op1_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_op2_sel <= rrd_uops_1_REG_ctrl_op2_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_imm_sel <= rrd_uops_1_REG_ctrl_imm_sel;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_op_fcn <= rrd_uops_1_REG_ctrl_op_fcn;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ctrl_csr_cmd <= rrd_uops_1_REG_ctrl_csr_cmd;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_iw_state <= rrd_uops_1_REG_iw_state;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_br_tag <= rrd_uops_1_REG_br_tag;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ftq_idx <= rrd_uops_1_REG_ftq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_pc_lob <= rrd_uops_1_REG_pc_lob;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_imm_packed <= rrd_uops_1_REG_imm_packed;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_csr_addr <= rrd_uops_1_REG_csr_addr;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_rob_idx <= rrd_uops_1_REG_rob_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ldq_idx <= rrd_uops_1_REG_ldq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_stq_idx <= rrd_uops_1_REG_stq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_rxq_idx <= rrd_uops_1_REG_rxq_idx;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_pdst <= rrd_uops_1_REG_pdst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_prs1 <= rrd_uops_1_REG_prs1;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_prs2 <= rrd_uops_1_REG_prs2;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_prs3 <= rrd_uops_1_REG_prs3;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ppred <= rrd_uops_1_REG_ppred;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_stale_pdst <= rrd_uops_1_REG_stale_pdst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_exc_cause <= rrd_uops_1_REG_exc_cause;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_mem_cmd <= rrd_uops_1_REG_mem_cmd;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_mem_size <= rrd_uops_1_REG_mem_size;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_ldst <= rrd_uops_1_REG_ldst;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_lrs1 <= rrd_uops_1_REG_lrs1;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_lrs2 <= rrd_uops_1_REG_lrs2;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_lrs3 <= rrd_uops_1_REG_lrs3;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_dst_rtype <= rrd_uops_1_REG_dst_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_lrs1_rtype <= rrd_uops_1_REG_lrs1_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_lrs2_rtype <= rrd_uops_1_REG_lrs2_rtype;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_debug_fsrc <= rrd_uops_1_REG_debug_fsrc;	// @[register-read.scala:70:29, :86:29]
      exe_reg_uops_1_debug_tsrc <= rrd_uops_1_REG_debug_tsrc;	// @[register-read.scala:70:29, :86:29]
    end
    exe_reg_uops_1_is_rvc <= ~rrd_kill_1 & rrd_uops_1_REG_is_rvc;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ctrl_fcn_dw <= ~rrd_kill_1 & rrd_uops_1_REG_ctrl_fcn_dw;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ctrl_is_load <= ~rrd_kill_1 & rrd_uops_1_REG_ctrl_is_load;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ctrl_is_sta <= ~rrd_kill_1 & rrd_uops_1_REG_ctrl_is_sta;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ctrl_is_std <= ~rrd_kill_1 & rrd_uops_1_REG_ctrl_is_std;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_br <= ~rrd_kill_1 & rrd_uops_1_REG_is_br;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_jalr <= ~rrd_kill_1 & rrd_uops_1_REG_is_jalr;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_jal <= ~rrd_kill_1 & rrd_uops_1_REG_is_jal;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_sfb <= ~rrd_kill_1 & rrd_uops_1_REG_is_sfb;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_br_mask <= rrd_uops_1_REG_br_mask & ~io_brupdate_b1_resolve_mask;	// @[register-read.scala:70:29, :86:29, util.scala:74:37, :85:25]
    exe_reg_uops_1_edge_inst <= ~rrd_kill_1 & rrd_uops_1_REG_edge_inst;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_taken <= ~rrd_kill_1 & rrd_uops_1_REG_taken;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_prs1_busy <= ~rrd_kill_1 & rrd_uops_1_REG_prs1_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_prs2_busy <= ~rrd_kill_1 & rrd_uops_1_REG_prs2_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_prs3_busy <= ~rrd_kill_1 & rrd_uops_1_REG_prs3_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ppred_busy <= ~rrd_kill_1 & rrd_uops_1_REG_ppred_busy;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_exception <= ~rrd_kill_1 & rrd_uops_1_REG_exception;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_bypassable <= ~rrd_kill_1 & rrd_uops_1_REG_bypassable;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_mem_signed <= ~rrd_kill_1 & rrd_uops_1_REG_mem_signed;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_fence <= ~rrd_kill_1 & rrd_uops_1_REG_is_fence;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_fencei <= ~rrd_kill_1 & rrd_uops_1_REG_is_fencei;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_amo <= ~rrd_kill_1 & rrd_uops_1_REG_is_amo;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_uses_ldq <= ~rrd_kill_1 & rrd_uops_1_REG_uses_ldq;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_uses_stq <= ~rrd_kill_1 & rrd_uops_1_REG_uses_stq;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_sys_pc2epc <= ~rrd_kill_1 & rrd_uops_1_REG_is_sys_pc2epc;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_is_unique <= ~rrd_kill_1 & rrd_uops_1_REG_is_unique;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_flush_on_commit <= ~rrd_kill_1 & rrd_uops_1_REG_flush_on_commit;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ldst_is_rs1 <= ~rrd_kill_1 & rrd_uops_1_REG_ldst_is_rs1;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_ldst_val <= ~rrd_kill_1 & rrd_uops_1_REG_ldst_val;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_frs3_en <= ~rrd_kill_1 & rrd_uops_1_REG_frs3_en;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_fp_val <= ~rrd_kill_1 & rrd_uops_1_REG_fp_val;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_fp_single <= ~rrd_kill_1 & rrd_uops_1_REG_fp_single;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_xcpt_pf_if <= ~rrd_kill_1 & rrd_uops_1_REG_xcpt_pf_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_xcpt_ae_if <= ~rrd_kill_1 & rrd_uops_1_REG_xcpt_ae_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_xcpt_ma_if <= ~rrd_kill_1 & rrd_uops_1_REG_xcpt_ma_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_bp_debug_if <= ~rrd_kill_1 & rrd_uops_1_REG_bp_debug_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    exe_reg_uops_1_bp_xcpt_if <= ~rrd_kill_1 & rrd_uops_1_REG_bp_xcpt_if;	// @[register-read.scala:70:29, :86:29, :130:28, :132:29, :134:29]
    if (io_bypass_0_valid & rrd_uops_0_REG_prs1 == io_bypass_0_bits_uop_pdst & _T_87 & _T_89 & _T_46 & (|rrd_uops_0_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_0 <= io_bypass_0_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_1_valid & rrd_uops_0_REG_prs1 == io_bypass_1_bits_uop_pdst & _T_107 & _T_109 & _T_46 & (|rrd_uops_0_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_0 <= io_bypass_1_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_2_valid & rrd_uops_0_REG_prs1 == io_bypass_2_bits_uop_pdst & _T_127 & _T_129 & _T_46 & (|rrd_uops_0_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_0 <= io_bypass_2_bits_data;	// @[register-read.scala:71:29]
    else if (rrd_rs1_data_0_REG)	// @[register-read.scala:124:57]
      exe_reg_rs1_data_0 <= 64'h0;	// @[register-read.scala:71:29]
    else	// @[register-read.scala:124:57]
      exe_reg_rs1_data_0 <= io_rf_read_ports_0_data;	// @[register-read.scala:71:29]
    if (io_bypass_0_valid & rrd_uops_1_REG_prs1 == io_bypass_0_bits_uop_pdst & _T_87 & _T_89 & _T_121 & (|rrd_uops_1_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_1 <= io_bypass_0_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_1_valid & rrd_uops_1_REG_prs1 == io_bypass_1_bits_uop_pdst & _T_107 & _T_109 & _T_121 & (|rrd_uops_1_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_1 <= io_bypass_1_bits_data;	// @[register-read.scala:71:29]
    else if (io_bypass_2_valid & rrd_uops_1_REG_prs1 == io_bypass_2_bits_uop_pdst & _T_127 & _T_129 & _T_121 & (|rrd_uops_1_REG_prs1))	// @[micro-op.scala:149:36, register-read.scala:86:29, :173:50, :174:{38,63,74,83}]
      exe_reg_rs1_data_1 <= io_bypass_2_bits_data;	// @[register-read.scala:71:29]
    else if (rrd_rs1_data_1_REG)	// @[register-read.scala:124:57]
      exe_reg_rs1_data_1 <= 64'h0;	// @[register-read.scala:71:29]
    else	// @[register-read.scala:124:57]
      exe_reg_rs1_data_1 <= io_rf_read_ports_2_data;	// @[register-read.scala:71:29]
    if (io_bypass_0_valid & rrd_uops_0_REG_prs2 == io_bypass_0_bits_uop_pdst & _T_87 & _T_89 & _T_56 & (|rrd_uops_0_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_0 <= io_bypass_0_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_1_valid & rrd_uops_0_REG_prs2 == io_bypass_1_bits_uop_pdst & _T_107 & _T_109 & _T_56 & (|rrd_uops_0_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_0 <= io_bypass_1_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_2_valid & rrd_uops_0_REG_prs2 == io_bypass_2_bits_uop_pdst & _T_127 & _T_129 & _T_56 & (|rrd_uops_0_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_0 <= io_bypass_2_bits_data;	// @[register-read.scala:72:29]
    else if (rrd_rs2_data_0_REG)	// @[register-read.scala:125:57]
      exe_reg_rs2_data_0 <= 64'h0;	// @[register-read.scala:72:29]
    else	// @[register-read.scala:125:57]
      exe_reg_rs2_data_0 <= io_rf_read_ports_1_data;	// @[register-read.scala:72:29]
    if (io_bypass_0_valid & rrd_uops_1_REG_prs2 == io_bypass_0_bits_uop_pdst & _T_87 & _T_89 & _T_131 & (|rrd_uops_1_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_1 <= io_bypass_0_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_1_valid & rrd_uops_1_REG_prs2 == io_bypass_1_bits_uop_pdst & _T_107 & _T_109 & _T_131 & (|rrd_uops_1_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_1 <= io_bypass_1_bits_data;	// @[register-read.scala:72:29]
    else if (io_bypass_2_valid & rrd_uops_1_REG_prs2 == io_bypass_2_bits_uop_pdst & _T_127 & _T_129 & _T_131 & (|rrd_uops_1_REG_prs2))	// @[micro-op.scala:149:36, register-read.scala:86:29, :174:38, :175:50, :176:{63,74,83}]
      exe_reg_rs2_data_1 <= io_bypass_2_bits_data;	// @[register-read.scala:72:29]
    else if (rrd_rs2_data_1_REG)	// @[register-read.scala:125:57]
      exe_reg_rs2_data_1 <= 64'h0;	// @[register-read.scala:72:29]
    else	// @[register-read.scala:125:57]
      exe_reg_rs2_data_1 <= io_rf_read_ports_3_data;	// @[register-read.scala:72:29]
    rrd_valids_0_REG <= _rrd_decode_unit_io_rrd_valid & (io_brupdate_b1_mispredict_mask & _rrd_decode_unit_io_rrd_uop_br_mask) == 8'h0;	// @[register-read.scala:80:33, :84:{29,59}, util.scala:118:{51,59}]
    rrd_uops_0_REG_uopc <= _rrd_decode_unit_io_rrd_uop_uopc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_inst <= _rrd_decode_unit_io_rrd_uop_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_debug_inst <= _rrd_decode_unit_io_rrd_uop_debug_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_rvc <= _rrd_decode_unit_io_rrd_uop_is_rvc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_debug_pc <= _rrd_decode_unit_io_rrd_uop_debug_pc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_iq_type <= _rrd_decode_unit_io_rrd_uop_iq_type;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_fu_code <= _rrd_decode_unit_io_rrd_uop_fu_code;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_br_type <= _rrd_decode_unit_io_rrd_uop_ctrl_br_type;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_op1_sel <= _rrd_decode_unit_io_rrd_uop_ctrl_op1_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_op2_sel <= _rrd_decode_unit_io_rrd_uop_ctrl_op2_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_imm_sel <= _rrd_decode_unit_io_rrd_uop_ctrl_imm_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_op_fcn <= _rrd_decode_unit_io_rrd_uop_ctrl_op_fcn;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_fcn_dw <= _rrd_decode_unit_io_rrd_uop_ctrl_fcn_dw;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_csr_cmd <= _rrd_decode_unit_io_rrd_uop_ctrl_csr_cmd;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_is_load <= _rrd_decode_unit_io_rrd_uop_ctrl_is_load;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_is_sta <= _rrd_decode_unit_io_rrd_uop_ctrl_is_sta;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ctrl_is_std <= _rrd_decode_unit_io_rrd_uop_ctrl_is_std;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_iw_state <= _rrd_decode_unit_io_rrd_uop_iw_state;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_br <= _rrd_decode_unit_io_rrd_uop_is_br;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_jalr <= _rrd_decode_unit_io_rrd_uop_is_jalr;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_jal <= _rrd_decode_unit_io_rrd_uop_is_jal;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_sfb <= _rrd_decode_unit_io_rrd_uop_is_sfb;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_br_mask <= _rrd_decode_unit_io_rrd_uop_br_mask & ~io_brupdate_b1_resolve_mask;	// @[register-read.scala:80:33, :86:29, util.scala:74:{35,37}]
    rrd_uops_0_REG_br_tag <= _rrd_decode_unit_io_rrd_uop_br_tag;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ftq_idx <= _rrd_decode_unit_io_rrd_uop_ftq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_edge_inst <= _rrd_decode_unit_io_rrd_uop_edge_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_pc_lob <= _rrd_decode_unit_io_rrd_uop_pc_lob;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_taken <= _rrd_decode_unit_io_rrd_uop_taken;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_imm_packed <= _rrd_decode_unit_io_rrd_uop_imm_packed;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_csr_addr <= _rrd_decode_unit_io_rrd_uop_csr_addr;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_rob_idx <= _rrd_decode_unit_io_rrd_uop_rob_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ldq_idx <= _rrd_decode_unit_io_rrd_uop_ldq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_stq_idx <= _rrd_decode_unit_io_rrd_uop_stq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_rxq_idx <= _rrd_decode_unit_io_rrd_uop_rxq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_pdst <= _rrd_decode_unit_io_rrd_uop_pdst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs1 <= _rrd_decode_unit_io_rrd_uop_prs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs2 <= _rrd_decode_unit_io_rrd_uop_prs2;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs3 <= _rrd_decode_unit_io_rrd_uop_prs3;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ppred <= _rrd_decode_unit_io_rrd_uop_ppred;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs1_busy <= _rrd_decode_unit_io_rrd_uop_prs1_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs2_busy <= _rrd_decode_unit_io_rrd_uop_prs2_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_prs3_busy <= _rrd_decode_unit_io_rrd_uop_prs3_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ppred_busy <= _rrd_decode_unit_io_rrd_uop_ppred_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_stale_pdst <= _rrd_decode_unit_io_rrd_uop_stale_pdst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_exception <= _rrd_decode_unit_io_rrd_uop_exception;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_exc_cause <= _rrd_decode_unit_io_rrd_uop_exc_cause;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_bypassable <= _rrd_decode_unit_io_rrd_uop_bypassable;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_mem_cmd <= _rrd_decode_unit_io_rrd_uop_mem_cmd;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_mem_size <= _rrd_decode_unit_io_rrd_uop_mem_size;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_mem_signed <= _rrd_decode_unit_io_rrd_uop_mem_signed;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_fence <= _rrd_decode_unit_io_rrd_uop_is_fence;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_fencei <= _rrd_decode_unit_io_rrd_uop_is_fencei;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_amo <= _rrd_decode_unit_io_rrd_uop_is_amo;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_uses_ldq <= _rrd_decode_unit_io_rrd_uop_uses_ldq;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_uses_stq <= _rrd_decode_unit_io_rrd_uop_uses_stq;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_sys_pc2epc <= _rrd_decode_unit_io_rrd_uop_is_sys_pc2epc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_is_unique <= _rrd_decode_unit_io_rrd_uop_is_unique;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_flush_on_commit <= _rrd_decode_unit_io_rrd_uop_flush_on_commit;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ldst_is_rs1 <= _rrd_decode_unit_io_rrd_uop_ldst_is_rs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ldst <= _rrd_decode_unit_io_rrd_uop_ldst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_lrs1 <= _rrd_decode_unit_io_rrd_uop_lrs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_lrs2 <= _rrd_decode_unit_io_rrd_uop_lrs2;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_lrs3 <= _rrd_decode_unit_io_rrd_uop_lrs3;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_ldst_val <= _rrd_decode_unit_io_rrd_uop_ldst_val;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_dst_rtype <= _rrd_decode_unit_io_rrd_uop_dst_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_lrs1_rtype <= _rrd_decode_unit_io_rrd_uop_lrs1_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_lrs2_rtype <= _rrd_decode_unit_io_rrd_uop_lrs2_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_frs3_en <= _rrd_decode_unit_io_rrd_uop_frs3_en;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_fp_val <= _rrd_decode_unit_io_rrd_uop_fp_val;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_fp_single <= _rrd_decode_unit_io_rrd_uop_fp_single;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_xcpt_pf_if <= _rrd_decode_unit_io_rrd_uop_xcpt_pf_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_xcpt_ae_if <= _rrd_decode_unit_io_rrd_uop_xcpt_ae_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_xcpt_ma_if <= _rrd_decode_unit_io_rrd_uop_xcpt_ma_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_bp_debug_if <= _rrd_decode_unit_io_rrd_uop_bp_debug_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_bp_xcpt_if <= _rrd_decode_unit_io_rrd_uop_bp_xcpt_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_debug_fsrc <= _rrd_decode_unit_io_rrd_uop_debug_fsrc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_0_REG_debug_tsrc <= _rrd_decode_unit_io_rrd_uop_debug_tsrc;	// @[register-read.scala:80:33, :86:29]
    rrd_valids_1_REG <= _rrd_decode_unit_1_io_rrd_valid & (io_brupdate_b1_mispredict_mask & _rrd_decode_unit_1_io_rrd_uop_br_mask) == 8'h0;	// @[register-read.scala:80:33, :84:{29,59}, util.scala:118:{51,59}]
    rrd_uops_1_REG_uopc <= _rrd_decode_unit_1_io_rrd_uop_uopc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_inst <= _rrd_decode_unit_1_io_rrd_uop_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_debug_inst <= _rrd_decode_unit_1_io_rrd_uop_debug_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_rvc <= _rrd_decode_unit_1_io_rrd_uop_is_rvc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_debug_pc <= _rrd_decode_unit_1_io_rrd_uop_debug_pc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_iq_type <= _rrd_decode_unit_1_io_rrd_uop_iq_type;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_fu_code <= _rrd_decode_unit_1_io_rrd_uop_fu_code;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_br_type <= _rrd_decode_unit_1_io_rrd_uop_ctrl_br_type;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_op1_sel <= _rrd_decode_unit_1_io_rrd_uop_ctrl_op1_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_op2_sel <= _rrd_decode_unit_1_io_rrd_uop_ctrl_op2_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_imm_sel <= _rrd_decode_unit_1_io_rrd_uop_ctrl_imm_sel;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_op_fcn <= _rrd_decode_unit_1_io_rrd_uop_ctrl_op_fcn;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_fcn_dw <= _rrd_decode_unit_1_io_rrd_uop_ctrl_fcn_dw;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_csr_cmd <= _rrd_decode_unit_1_io_rrd_uop_ctrl_csr_cmd;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_is_load <= _rrd_decode_unit_1_io_rrd_uop_ctrl_is_load;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_is_sta <= _rrd_decode_unit_1_io_rrd_uop_ctrl_is_sta;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ctrl_is_std <= _rrd_decode_unit_1_io_rrd_uop_ctrl_is_std;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_iw_state <= _rrd_decode_unit_1_io_rrd_uop_iw_state;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_br <= _rrd_decode_unit_1_io_rrd_uop_is_br;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_jalr <= _rrd_decode_unit_1_io_rrd_uop_is_jalr;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_jal <= _rrd_decode_unit_1_io_rrd_uop_is_jal;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_sfb <= _rrd_decode_unit_1_io_rrd_uop_is_sfb;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_br_mask <= _rrd_decode_unit_1_io_rrd_uop_br_mask & ~io_brupdate_b1_resolve_mask;	// @[register-read.scala:80:33, :86:29, util.scala:74:{35,37}]
    rrd_uops_1_REG_br_tag <= _rrd_decode_unit_1_io_rrd_uop_br_tag;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ftq_idx <= _rrd_decode_unit_1_io_rrd_uop_ftq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_edge_inst <= _rrd_decode_unit_1_io_rrd_uop_edge_inst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_pc_lob <= _rrd_decode_unit_1_io_rrd_uop_pc_lob;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_taken <= _rrd_decode_unit_1_io_rrd_uop_taken;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_imm_packed <= _rrd_decode_unit_1_io_rrd_uop_imm_packed;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_csr_addr <= _rrd_decode_unit_1_io_rrd_uop_csr_addr;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_rob_idx <= _rrd_decode_unit_1_io_rrd_uop_rob_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ldq_idx <= _rrd_decode_unit_1_io_rrd_uop_ldq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_stq_idx <= _rrd_decode_unit_1_io_rrd_uop_stq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_rxq_idx <= _rrd_decode_unit_1_io_rrd_uop_rxq_idx;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_pdst <= _rrd_decode_unit_1_io_rrd_uop_pdst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs1 <= _rrd_decode_unit_1_io_rrd_uop_prs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs2 <= _rrd_decode_unit_1_io_rrd_uop_prs2;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs3 <= _rrd_decode_unit_1_io_rrd_uop_prs3;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ppred <= _rrd_decode_unit_1_io_rrd_uop_ppred;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs1_busy <= _rrd_decode_unit_1_io_rrd_uop_prs1_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs2_busy <= _rrd_decode_unit_1_io_rrd_uop_prs2_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_prs3_busy <= _rrd_decode_unit_1_io_rrd_uop_prs3_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ppred_busy <= _rrd_decode_unit_1_io_rrd_uop_ppred_busy;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_stale_pdst <= _rrd_decode_unit_1_io_rrd_uop_stale_pdst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_exception <= _rrd_decode_unit_1_io_rrd_uop_exception;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_exc_cause <= _rrd_decode_unit_1_io_rrd_uop_exc_cause;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_bypassable <= _rrd_decode_unit_1_io_rrd_uop_bypassable;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_mem_cmd <= _rrd_decode_unit_1_io_rrd_uop_mem_cmd;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_mem_size <= _rrd_decode_unit_1_io_rrd_uop_mem_size;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_mem_signed <= _rrd_decode_unit_1_io_rrd_uop_mem_signed;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_fence <= _rrd_decode_unit_1_io_rrd_uop_is_fence;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_fencei <= _rrd_decode_unit_1_io_rrd_uop_is_fencei;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_amo <= _rrd_decode_unit_1_io_rrd_uop_is_amo;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_uses_ldq <= _rrd_decode_unit_1_io_rrd_uop_uses_ldq;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_uses_stq <= _rrd_decode_unit_1_io_rrd_uop_uses_stq;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_sys_pc2epc <= _rrd_decode_unit_1_io_rrd_uop_is_sys_pc2epc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_is_unique <= _rrd_decode_unit_1_io_rrd_uop_is_unique;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_flush_on_commit <= _rrd_decode_unit_1_io_rrd_uop_flush_on_commit;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ldst_is_rs1 <= _rrd_decode_unit_1_io_rrd_uop_ldst_is_rs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ldst <= _rrd_decode_unit_1_io_rrd_uop_ldst;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_lrs1 <= _rrd_decode_unit_1_io_rrd_uop_lrs1;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_lrs2 <= _rrd_decode_unit_1_io_rrd_uop_lrs2;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_lrs3 <= _rrd_decode_unit_1_io_rrd_uop_lrs3;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_ldst_val <= _rrd_decode_unit_1_io_rrd_uop_ldst_val;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_dst_rtype <= _rrd_decode_unit_1_io_rrd_uop_dst_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_lrs1_rtype <= _rrd_decode_unit_1_io_rrd_uop_lrs1_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_lrs2_rtype <= _rrd_decode_unit_1_io_rrd_uop_lrs2_rtype;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_frs3_en <= _rrd_decode_unit_1_io_rrd_uop_frs3_en;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_fp_val <= _rrd_decode_unit_1_io_rrd_uop_fp_val;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_fp_single <= _rrd_decode_unit_1_io_rrd_uop_fp_single;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_xcpt_pf_if <= _rrd_decode_unit_1_io_rrd_uop_xcpt_pf_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_xcpt_ae_if <= _rrd_decode_unit_1_io_rrd_uop_xcpt_ae_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_xcpt_ma_if <= _rrd_decode_unit_1_io_rrd_uop_xcpt_ma_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_bp_debug_if <= _rrd_decode_unit_1_io_rrd_uop_bp_debug_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_bp_xcpt_if <= _rrd_decode_unit_1_io_rrd_uop_bp_xcpt_if;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_debug_fsrc <= _rrd_decode_unit_1_io_rrd_uop_debug_fsrc;	// @[register-read.scala:80:33, :86:29]
    rrd_uops_1_REG_debug_tsrc <= _rrd_decode_unit_1_io_rrd_uop_debug_tsrc;	// @[register-read.scala:80:33, :86:29]
    rrd_rs1_data_0_REG <= io_iss_uops_0_prs1 == 6'h0;	// @[consts.scala:270:20, register-read.scala:124:{57,67}]
    rrd_rs2_data_0_REG <= io_iss_uops_0_prs2 == 6'h0;	// @[consts.scala:270:20, register-read.scala:125:{57,67}]
    rrd_rs1_data_1_REG <= io_iss_uops_1_prs1 == 6'h0;	// @[consts.scala:270:20, register-read.scala:124:{57,67}]
    rrd_rs2_data_1_REG <= io_iss_uops_1_prs2 == 6'h0;	// @[consts.scala:270:20, register-read.scala:125:{57,67}]
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        exe_reg_valids_0 = _RANDOM_0[0];	// @[register-read.scala:69:33]
        exe_reg_valids_1 = _RANDOM_0[1];	// @[register-read.scala:69:33]
        exe_reg_uops_0_uopc = _RANDOM_0[8:2];	// @[register-read.scala:69:33, :70:29]
        exe_reg_uops_0_inst = {_RANDOM_0[31:9], _RANDOM_1[8:0]};	// @[register-read.scala:69:33, :70:29]
        exe_reg_uops_0_debug_inst = {_RANDOM_1[31:9], _RANDOM_2[8:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_rvc = _RANDOM_2[9];	// @[register-read.scala:70:29]
        exe_reg_uops_0_debug_pc = {_RANDOM_2[31:10], _RANDOM_3[17:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_iq_type = _RANDOM_3[20:18];	// @[register-read.scala:70:29]
        exe_reg_uops_0_fu_code = _RANDOM_3[30:21];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_br_type = {_RANDOM_3[31], _RANDOM_4[2:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_op1_sel = _RANDOM_4[4:3];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_op2_sel = _RANDOM_4[7:5];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_imm_sel = _RANDOM_4[10:8];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_op_fcn = _RANDOM_4[14:11];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_fcn_dw = _RANDOM_4[15];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_csr_cmd = _RANDOM_4[18:16];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_is_load = _RANDOM_4[19];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_is_sta = _RANDOM_4[20];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ctrl_is_std = _RANDOM_4[21];	// @[register-read.scala:70:29]
        exe_reg_uops_0_iw_state = _RANDOM_4[23:22];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_br = _RANDOM_4[26];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_jalr = _RANDOM_4[27];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_jal = _RANDOM_4[28];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_sfb = _RANDOM_4[29];	// @[register-read.scala:70:29]
        exe_reg_uops_0_br_mask = {_RANDOM_4[31:30], _RANDOM_5[5:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_br_tag = _RANDOM_5[8:6];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ftq_idx = _RANDOM_5[12:9];	// @[register-read.scala:70:29]
        exe_reg_uops_0_edge_inst = _RANDOM_5[13];	// @[register-read.scala:70:29]
        exe_reg_uops_0_pc_lob = _RANDOM_5[19:14];	// @[register-read.scala:70:29]
        exe_reg_uops_0_taken = _RANDOM_5[20];	// @[register-read.scala:70:29]
        exe_reg_uops_0_imm_packed = {_RANDOM_5[31:21], _RANDOM_6[8:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_csr_addr = _RANDOM_6[20:9];	// @[register-read.scala:70:29]
        exe_reg_uops_0_rob_idx = _RANDOM_6[25:21];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ldq_idx = _RANDOM_6[28:26];	// @[register-read.scala:70:29]
        exe_reg_uops_0_stq_idx = _RANDOM_6[31:29];	// @[register-read.scala:70:29]
        exe_reg_uops_0_rxq_idx = _RANDOM_7[1:0];	// @[register-read.scala:70:29]
        exe_reg_uops_0_pdst = _RANDOM_7[7:2];	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs1 = _RANDOM_7[13:8];	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs2 = _RANDOM_7[19:14];	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs3 = _RANDOM_7[25:20];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ppred = _RANDOM_7[29:26];	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs1_busy = _RANDOM_7[30];	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs2_busy = _RANDOM_7[31];	// @[register-read.scala:70:29]
        exe_reg_uops_0_prs3_busy = _RANDOM_8[0];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ppred_busy = _RANDOM_8[1];	// @[register-read.scala:70:29]
        exe_reg_uops_0_stale_pdst = _RANDOM_8[7:2];	// @[register-read.scala:70:29]
        exe_reg_uops_0_exception = _RANDOM_8[8];	// @[register-read.scala:70:29]
        exe_reg_uops_0_exc_cause = {_RANDOM_8[31:9], _RANDOM_9, _RANDOM_10[8:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_bypassable = _RANDOM_10[9];	// @[register-read.scala:70:29]
        exe_reg_uops_0_mem_cmd = _RANDOM_10[14:10];	// @[register-read.scala:70:29]
        exe_reg_uops_0_mem_size = _RANDOM_10[16:15];	// @[register-read.scala:70:29]
        exe_reg_uops_0_mem_signed = _RANDOM_10[17];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_fence = _RANDOM_10[18];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_fencei = _RANDOM_10[19];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_amo = _RANDOM_10[20];	// @[register-read.scala:70:29]
        exe_reg_uops_0_uses_ldq = _RANDOM_10[21];	// @[register-read.scala:70:29]
        exe_reg_uops_0_uses_stq = _RANDOM_10[22];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_sys_pc2epc = _RANDOM_10[23];	// @[register-read.scala:70:29]
        exe_reg_uops_0_is_unique = _RANDOM_10[24];	// @[register-read.scala:70:29]
        exe_reg_uops_0_flush_on_commit = _RANDOM_10[25];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ldst_is_rs1 = _RANDOM_10[26];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ldst = {_RANDOM_10[31:27], _RANDOM_11[0]};	// @[register-read.scala:70:29]
        exe_reg_uops_0_lrs1 = _RANDOM_11[6:1];	// @[register-read.scala:70:29]
        exe_reg_uops_0_lrs2 = _RANDOM_11[12:7];	// @[register-read.scala:70:29]
        exe_reg_uops_0_lrs3 = _RANDOM_11[18:13];	// @[register-read.scala:70:29]
        exe_reg_uops_0_ldst_val = _RANDOM_11[19];	// @[register-read.scala:70:29]
        exe_reg_uops_0_dst_rtype = _RANDOM_11[21:20];	// @[register-read.scala:70:29]
        exe_reg_uops_0_lrs1_rtype = _RANDOM_11[23:22];	// @[register-read.scala:70:29]
        exe_reg_uops_0_lrs2_rtype = _RANDOM_11[25:24];	// @[register-read.scala:70:29]
        exe_reg_uops_0_frs3_en = _RANDOM_11[26];	// @[register-read.scala:70:29]
        exe_reg_uops_0_fp_val = _RANDOM_11[27];	// @[register-read.scala:70:29]
        exe_reg_uops_0_fp_single = _RANDOM_11[28];	// @[register-read.scala:70:29]
        exe_reg_uops_0_xcpt_pf_if = _RANDOM_11[29];	// @[register-read.scala:70:29]
        exe_reg_uops_0_xcpt_ae_if = _RANDOM_11[30];	// @[register-read.scala:70:29]
        exe_reg_uops_0_xcpt_ma_if = _RANDOM_11[31];	// @[register-read.scala:70:29]
        exe_reg_uops_0_bp_debug_if = _RANDOM_12[0];	// @[register-read.scala:70:29]
        exe_reg_uops_0_bp_xcpt_if = _RANDOM_12[1];	// @[register-read.scala:70:29]
        exe_reg_uops_0_debug_fsrc = _RANDOM_12[3:2];	// @[register-read.scala:70:29]
        exe_reg_uops_0_debug_tsrc = _RANDOM_12[5:4];	// @[register-read.scala:70:29]
        exe_reg_uops_1_uopc = _RANDOM_12[12:6];	// @[register-read.scala:70:29]
        exe_reg_uops_1_inst = {_RANDOM_12[31:13], _RANDOM_13[12:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_debug_inst = {_RANDOM_13[31:13], _RANDOM_14[12:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_rvc = _RANDOM_14[13];	// @[register-read.scala:70:29]
        exe_reg_uops_1_debug_pc = {_RANDOM_14[31:14], _RANDOM_15[21:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_iq_type = _RANDOM_15[24:22];	// @[register-read.scala:70:29]
        exe_reg_uops_1_fu_code = {_RANDOM_15[31:25], _RANDOM_16[2:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_br_type = _RANDOM_16[6:3];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_op1_sel = _RANDOM_16[8:7];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_op2_sel = _RANDOM_16[11:9];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_imm_sel = _RANDOM_16[14:12];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_op_fcn = _RANDOM_16[18:15];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_fcn_dw = _RANDOM_16[19];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_csr_cmd = _RANDOM_16[22:20];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_is_load = _RANDOM_16[23];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_is_sta = _RANDOM_16[24];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ctrl_is_std = _RANDOM_16[25];	// @[register-read.scala:70:29]
        exe_reg_uops_1_iw_state = _RANDOM_16[27:26];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_br = _RANDOM_16[30];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_jalr = _RANDOM_16[31];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_jal = _RANDOM_17[0];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_sfb = _RANDOM_17[1];	// @[register-read.scala:70:29]
        exe_reg_uops_1_br_mask = _RANDOM_17[9:2];	// @[register-read.scala:70:29]
        exe_reg_uops_1_br_tag = _RANDOM_17[12:10];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ftq_idx = _RANDOM_17[16:13];	// @[register-read.scala:70:29]
        exe_reg_uops_1_edge_inst = _RANDOM_17[17];	// @[register-read.scala:70:29]
        exe_reg_uops_1_pc_lob = _RANDOM_17[23:18];	// @[register-read.scala:70:29]
        exe_reg_uops_1_taken = _RANDOM_17[24];	// @[register-read.scala:70:29]
        exe_reg_uops_1_imm_packed = {_RANDOM_17[31:25], _RANDOM_18[12:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_csr_addr = _RANDOM_18[24:13];	// @[register-read.scala:70:29]
        exe_reg_uops_1_rob_idx = _RANDOM_18[29:25];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ldq_idx = {_RANDOM_18[31:30], _RANDOM_19[0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_stq_idx = _RANDOM_19[3:1];	// @[register-read.scala:70:29]
        exe_reg_uops_1_rxq_idx = _RANDOM_19[5:4];	// @[register-read.scala:70:29]
        exe_reg_uops_1_pdst = _RANDOM_19[11:6];	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs1 = _RANDOM_19[17:12];	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs2 = _RANDOM_19[23:18];	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs3 = _RANDOM_19[29:24];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ppred = {_RANDOM_19[31:30], _RANDOM_20[1:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs1_busy = _RANDOM_20[2];	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs2_busy = _RANDOM_20[3];	// @[register-read.scala:70:29]
        exe_reg_uops_1_prs3_busy = _RANDOM_20[4];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ppred_busy = _RANDOM_20[5];	// @[register-read.scala:70:29]
        exe_reg_uops_1_stale_pdst = _RANDOM_20[11:6];	// @[register-read.scala:70:29]
        exe_reg_uops_1_exception = _RANDOM_20[12];	// @[register-read.scala:70:29]
        exe_reg_uops_1_exc_cause = {_RANDOM_20[31:13], _RANDOM_21, _RANDOM_22[12:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_bypassable = _RANDOM_22[13];	// @[register-read.scala:70:29]
        exe_reg_uops_1_mem_cmd = _RANDOM_22[18:14];	// @[register-read.scala:70:29]
        exe_reg_uops_1_mem_size = _RANDOM_22[20:19];	// @[register-read.scala:70:29]
        exe_reg_uops_1_mem_signed = _RANDOM_22[21];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_fence = _RANDOM_22[22];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_fencei = _RANDOM_22[23];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_amo = _RANDOM_22[24];	// @[register-read.scala:70:29]
        exe_reg_uops_1_uses_ldq = _RANDOM_22[25];	// @[register-read.scala:70:29]
        exe_reg_uops_1_uses_stq = _RANDOM_22[26];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_sys_pc2epc = _RANDOM_22[27];	// @[register-read.scala:70:29]
        exe_reg_uops_1_is_unique = _RANDOM_22[28];	// @[register-read.scala:70:29]
        exe_reg_uops_1_flush_on_commit = _RANDOM_22[29];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ldst_is_rs1 = _RANDOM_22[30];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ldst = {_RANDOM_22[31], _RANDOM_23[4:0]};	// @[register-read.scala:70:29]
        exe_reg_uops_1_lrs1 = _RANDOM_23[10:5];	// @[register-read.scala:70:29]
        exe_reg_uops_1_lrs2 = _RANDOM_23[16:11];	// @[register-read.scala:70:29]
        exe_reg_uops_1_lrs3 = _RANDOM_23[22:17];	// @[register-read.scala:70:29]
        exe_reg_uops_1_ldst_val = _RANDOM_23[23];	// @[register-read.scala:70:29]
        exe_reg_uops_1_dst_rtype = _RANDOM_23[25:24];	// @[register-read.scala:70:29]
        exe_reg_uops_1_lrs1_rtype = _RANDOM_23[27:26];	// @[register-read.scala:70:29]
        exe_reg_uops_1_lrs2_rtype = _RANDOM_23[29:28];	// @[register-read.scala:70:29]
        exe_reg_uops_1_frs3_en = _RANDOM_23[30];	// @[register-read.scala:70:29]
        exe_reg_uops_1_fp_val = _RANDOM_23[31];	// @[register-read.scala:70:29]
        exe_reg_uops_1_fp_single = _RANDOM_24[0];	// @[register-read.scala:70:29]
        exe_reg_uops_1_xcpt_pf_if = _RANDOM_24[1];	// @[register-read.scala:70:29]
        exe_reg_uops_1_xcpt_ae_if = _RANDOM_24[2];	// @[register-read.scala:70:29]
        exe_reg_uops_1_xcpt_ma_if = _RANDOM_24[3];	// @[register-read.scala:70:29]
        exe_reg_uops_1_bp_debug_if = _RANDOM_24[4];	// @[register-read.scala:70:29]
        exe_reg_uops_1_bp_xcpt_if = _RANDOM_24[5];	// @[register-read.scala:70:29]
        exe_reg_uops_1_debug_fsrc = _RANDOM_24[7:6];	// @[register-read.scala:70:29]
        exe_reg_uops_1_debug_tsrc = _RANDOM_24[9:8];	// @[register-read.scala:70:29]
        exe_reg_rs1_data_0 = {_RANDOM_24[31:10], _RANDOM_25, _RANDOM_26[9:0]};	// @[register-read.scala:70:29, :71:29]
        exe_reg_rs1_data_1 = {_RANDOM_26[31:10], _RANDOM_27, _RANDOM_28[9:0]};	// @[register-read.scala:71:29]
        exe_reg_rs2_data_0 = {_RANDOM_28[31:10], _RANDOM_29, _RANDOM_30[9:0]};	// @[register-read.scala:71:29, :72:29]
        exe_reg_rs2_data_1 = {_RANDOM_30[31:10], _RANDOM_31, _RANDOM_32[9:0]};	// @[register-read.scala:72:29]
        rrd_valids_0_REG = _RANDOM_36[12];	// @[register-read.scala:84:29]
        rrd_uops_0_REG_uopc = _RANDOM_36[19:13];	// @[register-read.scala:84:29, :86:29]
        rrd_uops_0_REG_inst = {_RANDOM_36[31:20], _RANDOM_37[19:0]};	// @[register-read.scala:84:29, :86:29]
        rrd_uops_0_REG_debug_inst = {_RANDOM_37[31:20], _RANDOM_38[19:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_rvc = _RANDOM_38[20];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_debug_pc = {_RANDOM_38[31:21], _RANDOM_39[28:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_iq_type = _RANDOM_39[31:29];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_fu_code = _RANDOM_40[9:0];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_br_type = _RANDOM_40[13:10];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_op1_sel = _RANDOM_40[15:14];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_op2_sel = _RANDOM_40[18:16];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_imm_sel = _RANDOM_40[21:19];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_op_fcn = _RANDOM_40[25:22];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_fcn_dw = _RANDOM_40[26];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_csr_cmd = _RANDOM_40[29:27];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_is_load = _RANDOM_40[30];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_is_sta = _RANDOM_40[31];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ctrl_is_std = _RANDOM_41[0];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_iw_state = _RANDOM_41[2:1];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_br = _RANDOM_41[5];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_jalr = _RANDOM_41[6];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_jal = _RANDOM_41[7];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_sfb = _RANDOM_41[8];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_br_mask = _RANDOM_41[16:9];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_br_tag = _RANDOM_41[19:17];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ftq_idx = _RANDOM_41[23:20];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_edge_inst = _RANDOM_41[24];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_pc_lob = _RANDOM_41[30:25];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_taken = _RANDOM_41[31];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_imm_packed = _RANDOM_42[19:0];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_csr_addr = _RANDOM_42[31:20];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_rob_idx = _RANDOM_43[4:0];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ldq_idx = _RANDOM_43[7:5];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_stq_idx = _RANDOM_43[10:8];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_rxq_idx = _RANDOM_43[12:11];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_pdst = _RANDOM_43[18:13];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs1 = _RANDOM_43[24:19];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs2 = _RANDOM_43[30:25];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs3 = {_RANDOM_43[31], _RANDOM_44[4:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ppred = _RANDOM_44[8:5];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs1_busy = _RANDOM_44[9];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs2_busy = _RANDOM_44[10];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_prs3_busy = _RANDOM_44[11];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ppred_busy = _RANDOM_44[12];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_stale_pdst = _RANDOM_44[18:13];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_exception = _RANDOM_44[19];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_exc_cause = {_RANDOM_44[31:20], _RANDOM_45, _RANDOM_46[19:0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_bypassable = _RANDOM_46[20];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_mem_cmd = _RANDOM_46[25:21];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_mem_size = _RANDOM_46[27:26];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_mem_signed = _RANDOM_46[28];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_fence = _RANDOM_46[29];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_fencei = _RANDOM_46[30];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_amo = _RANDOM_46[31];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_uses_ldq = _RANDOM_47[0];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_uses_stq = _RANDOM_47[1];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_sys_pc2epc = _RANDOM_47[2];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_is_unique = _RANDOM_47[3];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_flush_on_commit = _RANDOM_47[4];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ldst_is_rs1 = _RANDOM_47[5];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ldst = _RANDOM_47[11:6];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_lrs1 = _RANDOM_47[17:12];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_lrs2 = _RANDOM_47[23:18];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_lrs3 = _RANDOM_47[29:24];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_ldst_val = _RANDOM_47[30];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_dst_rtype = {_RANDOM_47[31], _RANDOM_48[0]};	// @[register-read.scala:86:29]
        rrd_uops_0_REG_lrs1_rtype = _RANDOM_48[2:1];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_lrs2_rtype = _RANDOM_48[4:3];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_frs3_en = _RANDOM_48[5];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_fp_val = _RANDOM_48[6];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_fp_single = _RANDOM_48[7];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_xcpt_pf_if = _RANDOM_48[8];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_xcpt_ae_if = _RANDOM_48[9];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_xcpt_ma_if = _RANDOM_48[10];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_bp_debug_if = _RANDOM_48[11];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_bp_xcpt_if = _RANDOM_48[12];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_debug_fsrc = _RANDOM_48[14:13];	// @[register-read.scala:86:29]
        rrd_uops_0_REG_debug_tsrc = _RANDOM_48[16:15];	// @[register-read.scala:86:29]
        rrd_valids_1_REG = _RANDOM_48[17];	// @[register-read.scala:84:29, :86:29]
        rrd_uops_1_REG_uopc = _RANDOM_48[24:18];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_inst = {_RANDOM_48[31:25], _RANDOM_49[24:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_debug_inst = {_RANDOM_49[31:25], _RANDOM_50[24:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_rvc = _RANDOM_50[25];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_debug_pc = {_RANDOM_50[31:26], _RANDOM_51, _RANDOM_52[1:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_iq_type = _RANDOM_52[4:2];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_fu_code = _RANDOM_52[14:5];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_br_type = _RANDOM_52[18:15];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_op1_sel = _RANDOM_52[20:19];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_op2_sel = _RANDOM_52[23:21];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_imm_sel = _RANDOM_52[26:24];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_op_fcn = _RANDOM_52[30:27];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_fcn_dw = _RANDOM_52[31];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_csr_cmd = _RANDOM_53[2:0];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_is_load = _RANDOM_53[3];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_is_sta = _RANDOM_53[4];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ctrl_is_std = _RANDOM_53[5];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_iw_state = _RANDOM_53[7:6];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_br = _RANDOM_53[10];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_jalr = _RANDOM_53[11];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_jal = _RANDOM_53[12];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_sfb = _RANDOM_53[13];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_br_mask = _RANDOM_53[21:14];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_br_tag = _RANDOM_53[24:22];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ftq_idx = _RANDOM_53[28:25];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_edge_inst = _RANDOM_53[29];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_pc_lob = {_RANDOM_53[31:30], _RANDOM_54[3:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_taken = _RANDOM_54[4];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_imm_packed = _RANDOM_54[24:5];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_csr_addr = {_RANDOM_54[31:25], _RANDOM_55[4:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_rob_idx = _RANDOM_55[9:5];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ldq_idx = _RANDOM_55[12:10];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_stq_idx = _RANDOM_55[15:13];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_rxq_idx = _RANDOM_55[17:16];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_pdst = _RANDOM_55[23:18];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs1 = _RANDOM_55[29:24];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs2 = {_RANDOM_55[31:30], _RANDOM_56[3:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs3 = _RANDOM_56[9:4];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ppred = _RANDOM_56[13:10];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs1_busy = _RANDOM_56[14];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs2_busy = _RANDOM_56[15];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_prs3_busy = _RANDOM_56[16];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ppred_busy = _RANDOM_56[17];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_stale_pdst = _RANDOM_56[23:18];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_exception = _RANDOM_56[24];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_exc_cause = {_RANDOM_56[31:25], _RANDOM_57, _RANDOM_58[24:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_bypassable = _RANDOM_58[25];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_mem_cmd = _RANDOM_58[30:26];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_mem_size = {_RANDOM_58[31], _RANDOM_59[0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_mem_signed = _RANDOM_59[1];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_fence = _RANDOM_59[2];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_fencei = _RANDOM_59[3];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_amo = _RANDOM_59[4];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_uses_ldq = _RANDOM_59[5];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_uses_stq = _RANDOM_59[6];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_sys_pc2epc = _RANDOM_59[7];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_is_unique = _RANDOM_59[8];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_flush_on_commit = _RANDOM_59[9];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ldst_is_rs1 = _RANDOM_59[10];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ldst = _RANDOM_59[16:11];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_lrs1 = _RANDOM_59[22:17];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_lrs2 = _RANDOM_59[28:23];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_lrs3 = {_RANDOM_59[31:29], _RANDOM_60[2:0]};	// @[register-read.scala:86:29]
        rrd_uops_1_REG_ldst_val = _RANDOM_60[3];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_dst_rtype = _RANDOM_60[5:4];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_lrs1_rtype = _RANDOM_60[7:6];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_lrs2_rtype = _RANDOM_60[9:8];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_frs3_en = _RANDOM_60[10];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_fp_val = _RANDOM_60[11];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_fp_single = _RANDOM_60[12];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_xcpt_pf_if = _RANDOM_60[13];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_xcpt_ae_if = _RANDOM_60[14];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_xcpt_ma_if = _RANDOM_60[15];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_bp_debug_if = _RANDOM_60[16];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_bp_xcpt_if = _RANDOM_60[17];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_debug_fsrc = _RANDOM_60[19:18];	// @[register-read.scala:86:29]
        rrd_uops_1_REG_debug_tsrc = _RANDOM_60[21:20];	// @[register-read.scala:86:29]
        rrd_rs1_data_0_REG = _RANDOM_60[22];	// @[register-read.scala:86:29, :124:57]
        rrd_rs2_data_0_REG = _RANDOM_60[23];	// @[register-read.scala:86:29, :125:57]
        rrd_rs1_data_1_REG = _RANDOM_60[24];	// @[register-read.scala:86:29, :124:57]
        rrd_rs2_data_1_REG = _RANDOM_60[25];	// @[register-read.scala:86:29, :125:57]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  RegisterReadDecode_1 rrd_decode_unit (	// @[register-read.scala:80:33]
    .io_iss_valid               (io_iss_valids_0),
    .io_iss_uop_uopc            (io_iss_uops_0_uopc),
    .io_iss_uop_inst            (io_iss_uops_0_inst),
    .io_iss_uop_debug_inst      (io_iss_uops_0_debug_inst),
    .io_iss_uop_is_rvc          (io_iss_uops_0_is_rvc),
    .io_iss_uop_debug_pc        (io_iss_uops_0_debug_pc),
    .io_iss_uop_iq_type         (io_iss_uops_0_iq_type),
    .io_iss_uop_fu_code         (io_iss_uops_0_fu_code),
    .io_iss_uop_iw_state        (io_iss_uops_0_iw_state),
    .io_iss_uop_is_br           (io_iss_uops_0_is_br),
    .io_iss_uop_is_jalr         (io_iss_uops_0_is_jalr),
    .io_iss_uop_is_jal          (io_iss_uops_0_is_jal),
    .io_iss_uop_is_sfb          (io_iss_uops_0_is_sfb),
    .io_iss_uop_br_mask         (io_iss_uops_0_br_mask),
    .io_iss_uop_br_tag          (io_iss_uops_0_br_tag),
    .io_iss_uop_ftq_idx         (io_iss_uops_0_ftq_idx),
    .io_iss_uop_edge_inst       (io_iss_uops_0_edge_inst),
    .io_iss_uop_pc_lob          (io_iss_uops_0_pc_lob),
    .io_iss_uop_taken           (io_iss_uops_0_taken),
    .io_iss_uop_imm_packed      (io_iss_uops_0_imm_packed),
    .io_iss_uop_csr_addr        (io_iss_uops_0_csr_addr),
    .io_iss_uop_rob_idx         (io_iss_uops_0_rob_idx),
    .io_iss_uop_ldq_idx         (io_iss_uops_0_ldq_idx),
    .io_iss_uop_stq_idx         (io_iss_uops_0_stq_idx),
    .io_iss_uop_rxq_idx         (io_iss_uops_0_rxq_idx),
    .io_iss_uop_pdst            (io_iss_uops_0_pdst),
    .io_iss_uop_prs1            (io_iss_uops_0_prs1),
    .io_iss_uop_prs2            (io_iss_uops_0_prs2),
    .io_iss_uop_prs3            (io_iss_uops_0_prs3),
    .io_iss_uop_ppred           (io_iss_uops_0_ppred),
    .io_iss_uop_prs1_busy       (io_iss_uops_0_prs1_busy),
    .io_iss_uop_prs2_busy       (io_iss_uops_0_prs2_busy),
    .io_iss_uop_prs3_busy       (io_iss_uops_0_prs3_busy),
    .io_iss_uop_ppred_busy      (io_iss_uops_0_ppred_busy),
    .io_iss_uop_stale_pdst      (io_iss_uops_0_stale_pdst),
    .io_iss_uop_exception       (io_iss_uops_0_exception),
    .io_iss_uop_exc_cause       (io_iss_uops_0_exc_cause),
    .io_iss_uop_bypassable      (io_iss_uops_0_bypassable),
    .io_iss_uop_mem_cmd         (io_iss_uops_0_mem_cmd),
    .io_iss_uop_mem_size        (io_iss_uops_0_mem_size),
    .io_iss_uop_mem_signed      (io_iss_uops_0_mem_signed),
    .io_iss_uop_is_fence        (io_iss_uops_0_is_fence),
    .io_iss_uop_is_fencei       (io_iss_uops_0_is_fencei),
    .io_iss_uop_is_amo          (io_iss_uops_0_is_amo),
    .io_iss_uop_uses_ldq        (io_iss_uops_0_uses_ldq),
    .io_iss_uop_uses_stq        (io_iss_uops_0_uses_stq),
    .io_iss_uop_is_sys_pc2epc   (io_iss_uops_0_is_sys_pc2epc),
    .io_iss_uop_is_unique       (io_iss_uops_0_is_unique),
    .io_iss_uop_flush_on_commit (io_iss_uops_0_flush_on_commit),
    .io_iss_uop_ldst_is_rs1     (io_iss_uops_0_ldst_is_rs1),
    .io_iss_uop_ldst            (io_iss_uops_0_ldst),
    .io_iss_uop_lrs1            (io_iss_uops_0_lrs1),
    .io_iss_uop_lrs2            (io_iss_uops_0_lrs2),
    .io_iss_uop_lrs3            (io_iss_uops_0_lrs3),
    .io_iss_uop_ldst_val        (io_iss_uops_0_ldst_val),
    .io_iss_uop_dst_rtype       (io_iss_uops_0_dst_rtype),
    .io_iss_uop_lrs1_rtype      (io_iss_uops_0_lrs1_rtype),
    .io_iss_uop_lrs2_rtype      (io_iss_uops_0_lrs2_rtype),
    .io_iss_uop_frs3_en         (io_iss_uops_0_frs3_en),
    .io_iss_uop_fp_val          (io_iss_uops_0_fp_val),
    .io_iss_uop_fp_single       (io_iss_uops_0_fp_single),
    .io_iss_uop_xcpt_pf_if      (io_iss_uops_0_xcpt_pf_if),
    .io_iss_uop_xcpt_ae_if      (io_iss_uops_0_xcpt_ae_if),
    .io_iss_uop_xcpt_ma_if      (io_iss_uops_0_xcpt_ma_if),
    .io_iss_uop_bp_debug_if     (io_iss_uops_0_bp_debug_if),
    .io_iss_uop_bp_xcpt_if      (io_iss_uops_0_bp_xcpt_if),
    .io_iss_uop_debug_fsrc      (io_iss_uops_0_debug_fsrc),
    .io_iss_uop_debug_tsrc      (io_iss_uops_0_debug_tsrc),
    .io_rrd_valid               (_rrd_decode_unit_io_rrd_valid),
    .io_rrd_uop_uopc            (_rrd_decode_unit_io_rrd_uop_uopc),
    .io_rrd_uop_inst            (_rrd_decode_unit_io_rrd_uop_inst),
    .io_rrd_uop_debug_inst      (_rrd_decode_unit_io_rrd_uop_debug_inst),
    .io_rrd_uop_is_rvc          (_rrd_decode_unit_io_rrd_uop_is_rvc),
    .io_rrd_uop_debug_pc        (_rrd_decode_unit_io_rrd_uop_debug_pc),
    .io_rrd_uop_iq_type         (_rrd_decode_unit_io_rrd_uop_iq_type),
    .io_rrd_uop_fu_code         (_rrd_decode_unit_io_rrd_uop_fu_code),
    .io_rrd_uop_ctrl_br_type    (_rrd_decode_unit_io_rrd_uop_ctrl_br_type),
    .io_rrd_uop_ctrl_op1_sel    (_rrd_decode_unit_io_rrd_uop_ctrl_op1_sel),
    .io_rrd_uop_ctrl_op2_sel    (_rrd_decode_unit_io_rrd_uop_ctrl_op2_sel),
    .io_rrd_uop_ctrl_imm_sel    (_rrd_decode_unit_io_rrd_uop_ctrl_imm_sel),
    .io_rrd_uop_ctrl_op_fcn     (_rrd_decode_unit_io_rrd_uop_ctrl_op_fcn),
    .io_rrd_uop_ctrl_fcn_dw     (_rrd_decode_unit_io_rrd_uop_ctrl_fcn_dw),
    .io_rrd_uop_ctrl_csr_cmd    (_rrd_decode_unit_io_rrd_uop_ctrl_csr_cmd),
    .io_rrd_uop_ctrl_is_load    (_rrd_decode_unit_io_rrd_uop_ctrl_is_load),
    .io_rrd_uop_ctrl_is_sta     (_rrd_decode_unit_io_rrd_uop_ctrl_is_sta),
    .io_rrd_uop_ctrl_is_std     (_rrd_decode_unit_io_rrd_uop_ctrl_is_std),
    .io_rrd_uop_iw_state        (_rrd_decode_unit_io_rrd_uop_iw_state),
    .io_rrd_uop_is_br           (_rrd_decode_unit_io_rrd_uop_is_br),
    .io_rrd_uop_is_jalr         (_rrd_decode_unit_io_rrd_uop_is_jalr),
    .io_rrd_uop_is_jal          (_rrd_decode_unit_io_rrd_uop_is_jal),
    .io_rrd_uop_is_sfb          (_rrd_decode_unit_io_rrd_uop_is_sfb),
    .io_rrd_uop_br_mask         (_rrd_decode_unit_io_rrd_uop_br_mask),
    .io_rrd_uop_br_tag          (_rrd_decode_unit_io_rrd_uop_br_tag),
    .io_rrd_uop_ftq_idx         (_rrd_decode_unit_io_rrd_uop_ftq_idx),
    .io_rrd_uop_edge_inst       (_rrd_decode_unit_io_rrd_uop_edge_inst),
    .io_rrd_uop_pc_lob          (_rrd_decode_unit_io_rrd_uop_pc_lob),
    .io_rrd_uop_taken           (_rrd_decode_unit_io_rrd_uop_taken),
    .io_rrd_uop_imm_packed      (_rrd_decode_unit_io_rrd_uop_imm_packed),
    .io_rrd_uop_csr_addr        (_rrd_decode_unit_io_rrd_uop_csr_addr),
    .io_rrd_uop_rob_idx         (_rrd_decode_unit_io_rrd_uop_rob_idx),
    .io_rrd_uop_ldq_idx         (_rrd_decode_unit_io_rrd_uop_ldq_idx),
    .io_rrd_uop_stq_idx         (_rrd_decode_unit_io_rrd_uop_stq_idx),
    .io_rrd_uop_rxq_idx         (_rrd_decode_unit_io_rrd_uop_rxq_idx),
    .io_rrd_uop_pdst            (_rrd_decode_unit_io_rrd_uop_pdst),
    .io_rrd_uop_prs1            (_rrd_decode_unit_io_rrd_uop_prs1),
    .io_rrd_uop_prs2            (_rrd_decode_unit_io_rrd_uop_prs2),
    .io_rrd_uop_prs3            (_rrd_decode_unit_io_rrd_uop_prs3),
    .io_rrd_uop_ppred           (_rrd_decode_unit_io_rrd_uop_ppred),
    .io_rrd_uop_prs1_busy       (_rrd_decode_unit_io_rrd_uop_prs1_busy),
    .io_rrd_uop_prs2_busy       (_rrd_decode_unit_io_rrd_uop_prs2_busy),
    .io_rrd_uop_prs3_busy       (_rrd_decode_unit_io_rrd_uop_prs3_busy),
    .io_rrd_uop_ppred_busy      (_rrd_decode_unit_io_rrd_uop_ppred_busy),
    .io_rrd_uop_stale_pdst      (_rrd_decode_unit_io_rrd_uop_stale_pdst),
    .io_rrd_uop_exception       (_rrd_decode_unit_io_rrd_uop_exception),
    .io_rrd_uop_exc_cause       (_rrd_decode_unit_io_rrd_uop_exc_cause),
    .io_rrd_uop_bypassable      (_rrd_decode_unit_io_rrd_uop_bypassable),
    .io_rrd_uop_mem_cmd         (_rrd_decode_unit_io_rrd_uop_mem_cmd),
    .io_rrd_uop_mem_size        (_rrd_decode_unit_io_rrd_uop_mem_size),
    .io_rrd_uop_mem_signed      (_rrd_decode_unit_io_rrd_uop_mem_signed),
    .io_rrd_uop_is_fence        (_rrd_decode_unit_io_rrd_uop_is_fence),
    .io_rrd_uop_is_fencei       (_rrd_decode_unit_io_rrd_uop_is_fencei),
    .io_rrd_uop_is_amo          (_rrd_decode_unit_io_rrd_uop_is_amo),
    .io_rrd_uop_uses_ldq        (_rrd_decode_unit_io_rrd_uop_uses_ldq),
    .io_rrd_uop_uses_stq        (_rrd_decode_unit_io_rrd_uop_uses_stq),
    .io_rrd_uop_is_sys_pc2epc   (_rrd_decode_unit_io_rrd_uop_is_sys_pc2epc),
    .io_rrd_uop_is_unique       (_rrd_decode_unit_io_rrd_uop_is_unique),
    .io_rrd_uop_flush_on_commit (_rrd_decode_unit_io_rrd_uop_flush_on_commit),
    .io_rrd_uop_ldst_is_rs1     (_rrd_decode_unit_io_rrd_uop_ldst_is_rs1),
    .io_rrd_uop_ldst            (_rrd_decode_unit_io_rrd_uop_ldst),
    .io_rrd_uop_lrs1            (_rrd_decode_unit_io_rrd_uop_lrs1),
    .io_rrd_uop_lrs2            (_rrd_decode_unit_io_rrd_uop_lrs2),
    .io_rrd_uop_lrs3            (_rrd_decode_unit_io_rrd_uop_lrs3),
    .io_rrd_uop_ldst_val        (_rrd_decode_unit_io_rrd_uop_ldst_val),
    .io_rrd_uop_dst_rtype       (_rrd_decode_unit_io_rrd_uop_dst_rtype),
    .io_rrd_uop_lrs1_rtype      (_rrd_decode_unit_io_rrd_uop_lrs1_rtype),
    .io_rrd_uop_lrs2_rtype      (_rrd_decode_unit_io_rrd_uop_lrs2_rtype),
    .io_rrd_uop_frs3_en         (_rrd_decode_unit_io_rrd_uop_frs3_en),
    .io_rrd_uop_fp_val          (_rrd_decode_unit_io_rrd_uop_fp_val),
    .io_rrd_uop_fp_single       (_rrd_decode_unit_io_rrd_uop_fp_single),
    .io_rrd_uop_xcpt_pf_if      (_rrd_decode_unit_io_rrd_uop_xcpt_pf_if),
    .io_rrd_uop_xcpt_ae_if      (_rrd_decode_unit_io_rrd_uop_xcpt_ae_if),
    .io_rrd_uop_xcpt_ma_if      (_rrd_decode_unit_io_rrd_uop_xcpt_ma_if),
    .io_rrd_uop_bp_debug_if     (_rrd_decode_unit_io_rrd_uop_bp_debug_if),
    .io_rrd_uop_bp_xcpt_if      (_rrd_decode_unit_io_rrd_uop_bp_xcpt_if),
    .io_rrd_uop_debug_fsrc      (_rrd_decode_unit_io_rrd_uop_debug_fsrc),
    .io_rrd_uop_debug_tsrc      (_rrd_decode_unit_io_rrd_uop_debug_tsrc)
  );
  RegisterReadDecode_2 rrd_decode_unit_1 (	// @[register-read.scala:80:33]
    .io_iss_valid               (io_iss_valids_1),
    .io_iss_uop_uopc            (io_iss_uops_1_uopc),
    .io_iss_uop_inst            (io_iss_uops_1_inst),
    .io_iss_uop_debug_inst      (io_iss_uops_1_debug_inst),
    .io_iss_uop_is_rvc          (io_iss_uops_1_is_rvc),
    .io_iss_uop_debug_pc        (io_iss_uops_1_debug_pc),
    .io_iss_uop_iq_type         (io_iss_uops_1_iq_type),
    .io_iss_uop_fu_code         (io_iss_uops_1_fu_code),
    .io_iss_uop_iw_state        (io_iss_uops_1_iw_state),
    .io_iss_uop_is_br           (io_iss_uops_1_is_br),
    .io_iss_uop_is_jalr         (io_iss_uops_1_is_jalr),
    .io_iss_uop_is_jal          (io_iss_uops_1_is_jal),
    .io_iss_uop_is_sfb          (io_iss_uops_1_is_sfb),
    .io_iss_uop_br_mask         (io_iss_uops_1_br_mask),
    .io_iss_uop_br_tag          (io_iss_uops_1_br_tag),
    .io_iss_uop_ftq_idx         (io_iss_uops_1_ftq_idx),
    .io_iss_uop_edge_inst       (io_iss_uops_1_edge_inst),
    .io_iss_uop_pc_lob          (io_iss_uops_1_pc_lob),
    .io_iss_uop_taken           (io_iss_uops_1_taken),
    .io_iss_uop_imm_packed      (io_iss_uops_1_imm_packed),
    .io_iss_uop_csr_addr        (io_iss_uops_1_csr_addr),
    .io_iss_uop_rob_idx         (io_iss_uops_1_rob_idx),
    .io_iss_uop_ldq_idx         (io_iss_uops_1_ldq_idx),
    .io_iss_uop_stq_idx         (io_iss_uops_1_stq_idx),
    .io_iss_uop_rxq_idx         (io_iss_uops_1_rxq_idx),
    .io_iss_uop_pdst            (io_iss_uops_1_pdst),
    .io_iss_uop_prs1            (io_iss_uops_1_prs1),
    .io_iss_uop_prs2            (io_iss_uops_1_prs2),
    .io_iss_uop_prs3            (io_iss_uops_1_prs3),
    .io_iss_uop_ppred           (io_iss_uops_1_ppred),
    .io_iss_uop_prs1_busy       (io_iss_uops_1_prs1_busy),
    .io_iss_uop_prs2_busy       (io_iss_uops_1_prs2_busy),
    .io_iss_uop_prs3_busy       (io_iss_uops_1_prs3_busy),
    .io_iss_uop_ppred_busy      (io_iss_uops_1_ppred_busy),
    .io_iss_uop_stale_pdst      (io_iss_uops_1_stale_pdst),
    .io_iss_uop_exception       (io_iss_uops_1_exception),
    .io_iss_uop_exc_cause       (io_iss_uops_1_exc_cause),
    .io_iss_uop_bypassable      (io_iss_uops_1_bypassable),
    .io_iss_uop_mem_cmd         (io_iss_uops_1_mem_cmd),
    .io_iss_uop_mem_size        (io_iss_uops_1_mem_size),
    .io_iss_uop_mem_signed      (io_iss_uops_1_mem_signed),
    .io_iss_uop_is_fence        (io_iss_uops_1_is_fence),
    .io_iss_uop_is_fencei       (io_iss_uops_1_is_fencei),
    .io_iss_uop_is_amo          (io_iss_uops_1_is_amo),
    .io_iss_uop_uses_ldq        (io_iss_uops_1_uses_ldq),
    .io_iss_uop_uses_stq        (io_iss_uops_1_uses_stq),
    .io_iss_uop_is_sys_pc2epc   (io_iss_uops_1_is_sys_pc2epc),
    .io_iss_uop_is_unique       (io_iss_uops_1_is_unique),
    .io_iss_uop_flush_on_commit (io_iss_uops_1_flush_on_commit),
    .io_iss_uop_ldst_is_rs1     (io_iss_uops_1_ldst_is_rs1),
    .io_iss_uop_ldst            (io_iss_uops_1_ldst),
    .io_iss_uop_lrs1            (io_iss_uops_1_lrs1),
    .io_iss_uop_lrs2            (io_iss_uops_1_lrs2),
    .io_iss_uop_lrs3            (io_iss_uops_1_lrs3),
    .io_iss_uop_ldst_val        (io_iss_uops_1_ldst_val),
    .io_iss_uop_dst_rtype       (io_iss_uops_1_dst_rtype),
    .io_iss_uop_lrs1_rtype      (io_iss_uops_1_lrs1_rtype),
    .io_iss_uop_lrs2_rtype      (io_iss_uops_1_lrs2_rtype),
    .io_iss_uop_frs3_en         (io_iss_uops_1_frs3_en),
    .io_iss_uop_fp_val          (io_iss_uops_1_fp_val),
    .io_iss_uop_fp_single       (io_iss_uops_1_fp_single),
    .io_iss_uop_xcpt_pf_if      (io_iss_uops_1_xcpt_pf_if),
    .io_iss_uop_xcpt_ae_if      (io_iss_uops_1_xcpt_ae_if),
    .io_iss_uop_xcpt_ma_if      (io_iss_uops_1_xcpt_ma_if),
    .io_iss_uop_bp_debug_if     (io_iss_uops_1_bp_debug_if),
    .io_iss_uop_bp_xcpt_if      (io_iss_uops_1_bp_xcpt_if),
    .io_iss_uop_debug_fsrc      (io_iss_uops_1_debug_fsrc),
    .io_iss_uop_debug_tsrc      (io_iss_uops_1_debug_tsrc),
    .io_rrd_valid               (_rrd_decode_unit_1_io_rrd_valid),
    .io_rrd_uop_uopc            (_rrd_decode_unit_1_io_rrd_uop_uopc),
    .io_rrd_uop_inst            (_rrd_decode_unit_1_io_rrd_uop_inst),
    .io_rrd_uop_debug_inst      (_rrd_decode_unit_1_io_rrd_uop_debug_inst),
    .io_rrd_uop_is_rvc          (_rrd_decode_unit_1_io_rrd_uop_is_rvc),
    .io_rrd_uop_debug_pc        (_rrd_decode_unit_1_io_rrd_uop_debug_pc),
    .io_rrd_uop_iq_type         (_rrd_decode_unit_1_io_rrd_uop_iq_type),
    .io_rrd_uop_fu_code         (_rrd_decode_unit_1_io_rrd_uop_fu_code),
    .io_rrd_uop_ctrl_br_type    (_rrd_decode_unit_1_io_rrd_uop_ctrl_br_type),
    .io_rrd_uop_ctrl_op1_sel    (_rrd_decode_unit_1_io_rrd_uop_ctrl_op1_sel),
    .io_rrd_uop_ctrl_op2_sel    (_rrd_decode_unit_1_io_rrd_uop_ctrl_op2_sel),
    .io_rrd_uop_ctrl_imm_sel    (_rrd_decode_unit_1_io_rrd_uop_ctrl_imm_sel),
    .io_rrd_uop_ctrl_op_fcn     (_rrd_decode_unit_1_io_rrd_uop_ctrl_op_fcn),
    .io_rrd_uop_ctrl_fcn_dw     (_rrd_decode_unit_1_io_rrd_uop_ctrl_fcn_dw),
    .io_rrd_uop_ctrl_csr_cmd    (_rrd_decode_unit_1_io_rrd_uop_ctrl_csr_cmd),
    .io_rrd_uop_ctrl_is_load    (_rrd_decode_unit_1_io_rrd_uop_ctrl_is_load),
    .io_rrd_uop_ctrl_is_sta     (_rrd_decode_unit_1_io_rrd_uop_ctrl_is_sta),
    .io_rrd_uop_ctrl_is_std     (_rrd_decode_unit_1_io_rrd_uop_ctrl_is_std),
    .io_rrd_uop_iw_state        (_rrd_decode_unit_1_io_rrd_uop_iw_state),
    .io_rrd_uop_is_br           (_rrd_decode_unit_1_io_rrd_uop_is_br),
    .io_rrd_uop_is_jalr         (_rrd_decode_unit_1_io_rrd_uop_is_jalr),
    .io_rrd_uop_is_jal          (_rrd_decode_unit_1_io_rrd_uop_is_jal),
    .io_rrd_uop_is_sfb          (_rrd_decode_unit_1_io_rrd_uop_is_sfb),
    .io_rrd_uop_br_mask         (_rrd_decode_unit_1_io_rrd_uop_br_mask),
    .io_rrd_uop_br_tag          (_rrd_decode_unit_1_io_rrd_uop_br_tag),
    .io_rrd_uop_ftq_idx         (_rrd_decode_unit_1_io_rrd_uop_ftq_idx),
    .io_rrd_uop_edge_inst       (_rrd_decode_unit_1_io_rrd_uop_edge_inst),
    .io_rrd_uop_pc_lob          (_rrd_decode_unit_1_io_rrd_uop_pc_lob),
    .io_rrd_uop_taken           (_rrd_decode_unit_1_io_rrd_uop_taken),
    .io_rrd_uop_imm_packed      (_rrd_decode_unit_1_io_rrd_uop_imm_packed),
    .io_rrd_uop_csr_addr        (_rrd_decode_unit_1_io_rrd_uop_csr_addr),
    .io_rrd_uop_rob_idx         (_rrd_decode_unit_1_io_rrd_uop_rob_idx),
    .io_rrd_uop_ldq_idx         (_rrd_decode_unit_1_io_rrd_uop_ldq_idx),
    .io_rrd_uop_stq_idx         (_rrd_decode_unit_1_io_rrd_uop_stq_idx),
    .io_rrd_uop_rxq_idx         (_rrd_decode_unit_1_io_rrd_uop_rxq_idx),
    .io_rrd_uop_pdst            (_rrd_decode_unit_1_io_rrd_uop_pdst),
    .io_rrd_uop_prs1            (_rrd_decode_unit_1_io_rrd_uop_prs1),
    .io_rrd_uop_prs2            (_rrd_decode_unit_1_io_rrd_uop_prs2),
    .io_rrd_uop_prs3            (_rrd_decode_unit_1_io_rrd_uop_prs3),
    .io_rrd_uop_ppred           (_rrd_decode_unit_1_io_rrd_uop_ppred),
    .io_rrd_uop_prs1_busy       (_rrd_decode_unit_1_io_rrd_uop_prs1_busy),
    .io_rrd_uop_prs2_busy       (_rrd_decode_unit_1_io_rrd_uop_prs2_busy),
    .io_rrd_uop_prs3_busy       (_rrd_decode_unit_1_io_rrd_uop_prs3_busy),
    .io_rrd_uop_ppred_busy      (_rrd_decode_unit_1_io_rrd_uop_ppred_busy),
    .io_rrd_uop_stale_pdst      (_rrd_decode_unit_1_io_rrd_uop_stale_pdst),
    .io_rrd_uop_exception       (_rrd_decode_unit_1_io_rrd_uop_exception),
    .io_rrd_uop_exc_cause       (_rrd_decode_unit_1_io_rrd_uop_exc_cause),
    .io_rrd_uop_bypassable      (_rrd_decode_unit_1_io_rrd_uop_bypassable),
    .io_rrd_uop_mem_cmd         (_rrd_decode_unit_1_io_rrd_uop_mem_cmd),
    .io_rrd_uop_mem_size        (_rrd_decode_unit_1_io_rrd_uop_mem_size),
    .io_rrd_uop_mem_signed      (_rrd_decode_unit_1_io_rrd_uop_mem_signed),
    .io_rrd_uop_is_fence        (_rrd_decode_unit_1_io_rrd_uop_is_fence),
    .io_rrd_uop_is_fencei       (_rrd_decode_unit_1_io_rrd_uop_is_fencei),
    .io_rrd_uop_is_amo          (_rrd_decode_unit_1_io_rrd_uop_is_amo),
    .io_rrd_uop_uses_ldq        (_rrd_decode_unit_1_io_rrd_uop_uses_ldq),
    .io_rrd_uop_uses_stq        (_rrd_decode_unit_1_io_rrd_uop_uses_stq),
    .io_rrd_uop_is_sys_pc2epc   (_rrd_decode_unit_1_io_rrd_uop_is_sys_pc2epc),
    .io_rrd_uop_is_unique       (_rrd_decode_unit_1_io_rrd_uop_is_unique),
    .io_rrd_uop_flush_on_commit (_rrd_decode_unit_1_io_rrd_uop_flush_on_commit),
    .io_rrd_uop_ldst_is_rs1     (_rrd_decode_unit_1_io_rrd_uop_ldst_is_rs1),
    .io_rrd_uop_ldst            (_rrd_decode_unit_1_io_rrd_uop_ldst),
    .io_rrd_uop_lrs1            (_rrd_decode_unit_1_io_rrd_uop_lrs1),
    .io_rrd_uop_lrs2            (_rrd_decode_unit_1_io_rrd_uop_lrs2),
    .io_rrd_uop_lrs3            (_rrd_decode_unit_1_io_rrd_uop_lrs3),
    .io_rrd_uop_ldst_val        (_rrd_decode_unit_1_io_rrd_uop_ldst_val),
    .io_rrd_uop_dst_rtype       (_rrd_decode_unit_1_io_rrd_uop_dst_rtype),
    .io_rrd_uop_lrs1_rtype      (_rrd_decode_unit_1_io_rrd_uop_lrs1_rtype),
    .io_rrd_uop_lrs2_rtype      (_rrd_decode_unit_1_io_rrd_uop_lrs2_rtype),
    .io_rrd_uop_frs3_en         (_rrd_decode_unit_1_io_rrd_uop_frs3_en),
    .io_rrd_uop_fp_val          (_rrd_decode_unit_1_io_rrd_uop_fp_val),
    .io_rrd_uop_fp_single       (_rrd_decode_unit_1_io_rrd_uop_fp_single),
    .io_rrd_uop_xcpt_pf_if      (_rrd_decode_unit_1_io_rrd_uop_xcpt_pf_if),
    .io_rrd_uop_xcpt_ae_if      (_rrd_decode_unit_1_io_rrd_uop_xcpt_ae_if),
    .io_rrd_uop_xcpt_ma_if      (_rrd_decode_unit_1_io_rrd_uop_xcpt_ma_if),
    .io_rrd_uop_bp_debug_if     (_rrd_decode_unit_1_io_rrd_uop_bp_debug_if),
    .io_rrd_uop_bp_xcpt_if      (_rrd_decode_unit_1_io_rrd_uop_bp_xcpt_if),
    .io_rrd_uop_debug_fsrc      (_rrd_decode_unit_1_io_rrd_uop_debug_fsrc),
    .io_rrd_uop_debug_tsrc      (_rrd_decode_unit_1_io_rrd_uop_debug_tsrc)
  );
  assign io_rf_read_ports_0_addr = io_iss_uops_0_prs1;
  assign io_rf_read_ports_1_addr = io_iss_uops_0_prs2;
  assign io_rf_read_ports_2_addr = io_iss_uops_1_prs1;
  assign io_rf_read_ports_3_addr = io_iss_uops_1_prs2;
  assign io_exe_reqs_0_valid = exe_reg_valids_0;	// @[register-read.scala:69:33]
  assign io_exe_reqs_0_bits_uop_uopc = exe_reg_uops_0_uopc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_inst = exe_reg_uops_0_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_debug_inst = exe_reg_uops_0_debug_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_rvc = exe_reg_uops_0_is_rvc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_debug_pc = exe_reg_uops_0_debug_pc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_iq_type = exe_reg_uops_0_iq_type;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_fu_code = exe_reg_uops_0_fu_code;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_br_type = exe_reg_uops_0_ctrl_br_type;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_op1_sel = exe_reg_uops_0_ctrl_op1_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_op2_sel = exe_reg_uops_0_ctrl_op2_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_imm_sel = exe_reg_uops_0_ctrl_imm_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_op_fcn = exe_reg_uops_0_ctrl_op_fcn;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_fcn_dw = exe_reg_uops_0_ctrl_fcn_dw;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_csr_cmd = exe_reg_uops_0_ctrl_csr_cmd;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_is_load = exe_reg_uops_0_ctrl_is_load;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_is_sta = exe_reg_uops_0_ctrl_is_sta;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ctrl_is_std = exe_reg_uops_0_ctrl_is_std;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_iw_state = exe_reg_uops_0_iw_state;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_br = exe_reg_uops_0_is_br;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_jalr = exe_reg_uops_0_is_jalr;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_jal = exe_reg_uops_0_is_jal;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_sfb = exe_reg_uops_0_is_sfb;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_br_mask = exe_reg_uops_0_br_mask;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_br_tag = exe_reg_uops_0_br_tag;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ftq_idx = exe_reg_uops_0_ftq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_edge_inst = exe_reg_uops_0_edge_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_pc_lob = exe_reg_uops_0_pc_lob;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_taken = exe_reg_uops_0_taken;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_imm_packed = exe_reg_uops_0_imm_packed;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_csr_addr = exe_reg_uops_0_csr_addr;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_rob_idx = exe_reg_uops_0_rob_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ldq_idx = exe_reg_uops_0_ldq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_stq_idx = exe_reg_uops_0_stq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_rxq_idx = exe_reg_uops_0_rxq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_pdst = exe_reg_uops_0_pdst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs1 = exe_reg_uops_0_prs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs2 = exe_reg_uops_0_prs2;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs3 = exe_reg_uops_0_prs3;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ppred = exe_reg_uops_0_ppred;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs1_busy = exe_reg_uops_0_prs1_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs2_busy = exe_reg_uops_0_prs2_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_prs3_busy = exe_reg_uops_0_prs3_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ppred_busy = exe_reg_uops_0_ppred_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_stale_pdst = exe_reg_uops_0_stale_pdst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_exception = exe_reg_uops_0_exception;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_exc_cause = exe_reg_uops_0_exc_cause;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_bypassable = exe_reg_uops_0_bypassable;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_mem_cmd = exe_reg_uops_0_mem_cmd;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_mem_size = exe_reg_uops_0_mem_size;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_mem_signed = exe_reg_uops_0_mem_signed;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_fence = exe_reg_uops_0_is_fence;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_fencei = exe_reg_uops_0_is_fencei;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_amo = exe_reg_uops_0_is_amo;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_uses_ldq = exe_reg_uops_0_uses_ldq;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_uses_stq = exe_reg_uops_0_uses_stq;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_sys_pc2epc = exe_reg_uops_0_is_sys_pc2epc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_is_unique = exe_reg_uops_0_is_unique;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_flush_on_commit = exe_reg_uops_0_flush_on_commit;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ldst_is_rs1 = exe_reg_uops_0_ldst_is_rs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ldst = exe_reg_uops_0_ldst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_lrs1 = exe_reg_uops_0_lrs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_lrs2 = exe_reg_uops_0_lrs2;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_lrs3 = exe_reg_uops_0_lrs3;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_ldst_val = exe_reg_uops_0_ldst_val;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_dst_rtype = exe_reg_uops_0_dst_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_lrs1_rtype = exe_reg_uops_0_lrs1_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_lrs2_rtype = exe_reg_uops_0_lrs2_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_frs3_en = exe_reg_uops_0_frs3_en;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_fp_val = exe_reg_uops_0_fp_val;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_fp_single = exe_reg_uops_0_fp_single;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_xcpt_pf_if = exe_reg_uops_0_xcpt_pf_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_xcpt_ae_if = exe_reg_uops_0_xcpt_ae_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_xcpt_ma_if = exe_reg_uops_0_xcpt_ma_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_bp_debug_if = exe_reg_uops_0_bp_debug_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_bp_xcpt_if = exe_reg_uops_0_bp_xcpt_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_debug_fsrc = exe_reg_uops_0_debug_fsrc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_uop_debug_tsrc = exe_reg_uops_0_debug_tsrc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_0_bits_rs1_data = exe_reg_rs1_data_0;	// @[register-read.scala:71:29]
  assign io_exe_reqs_0_bits_rs2_data = exe_reg_rs2_data_0;	// @[register-read.scala:72:29]
  assign io_exe_reqs_1_valid = exe_reg_valids_1;	// @[register-read.scala:69:33]
  assign io_exe_reqs_1_bits_uop_uopc = exe_reg_uops_1_uopc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_inst = exe_reg_uops_1_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_debug_inst = exe_reg_uops_1_debug_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_rvc = exe_reg_uops_1_is_rvc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_debug_pc = exe_reg_uops_1_debug_pc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_iq_type = exe_reg_uops_1_iq_type;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_fu_code = exe_reg_uops_1_fu_code;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_br_type = exe_reg_uops_1_ctrl_br_type;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_op1_sel = exe_reg_uops_1_ctrl_op1_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_op2_sel = exe_reg_uops_1_ctrl_op2_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_imm_sel = exe_reg_uops_1_ctrl_imm_sel;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_op_fcn = exe_reg_uops_1_ctrl_op_fcn;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_fcn_dw = exe_reg_uops_1_ctrl_fcn_dw;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_csr_cmd = exe_reg_uops_1_ctrl_csr_cmd;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_is_load = exe_reg_uops_1_ctrl_is_load;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_is_sta = exe_reg_uops_1_ctrl_is_sta;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ctrl_is_std = exe_reg_uops_1_ctrl_is_std;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_iw_state = exe_reg_uops_1_iw_state;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_br = exe_reg_uops_1_is_br;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_jalr = exe_reg_uops_1_is_jalr;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_jal = exe_reg_uops_1_is_jal;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_sfb = exe_reg_uops_1_is_sfb;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_br_mask = exe_reg_uops_1_br_mask;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_br_tag = exe_reg_uops_1_br_tag;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ftq_idx = exe_reg_uops_1_ftq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_edge_inst = exe_reg_uops_1_edge_inst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_pc_lob = exe_reg_uops_1_pc_lob;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_taken = exe_reg_uops_1_taken;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_imm_packed = exe_reg_uops_1_imm_packed;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_csr_addr = exe_reg_uops_1_csr_addr;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_rob_idx = exe_reg_uops_1_rob_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ldq_idx = exe_reg_uops_1_ldq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_stq_idx = exe_reg_uops_1_stq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_rxq_idx = exe_reg_uops_1_rxq_idx;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_pdst = exe_reg_uops_1_pdst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs1 = exe_reg_uops_1_prs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs2 = exe_reg_uops_1_prs2;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs3 = exe_reg_uops_1_prs3;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ppred = exe_reg_uops_1_ppred;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs1_busy = exe_reg_uops_1_prs1_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs2_busy = exe_reg_uops_1_prs2_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_prs3_busy = exe_reg_uops_1_prs3_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ppred_busy = exe_reg_uops_1_ppred_busy;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_stale_pdst = exe_reg_uops_1_stale_pdst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_exception = exe_reg_uops_1_exception;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_exc_cause = exe_reg_uops_1_exc_cause;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_bypassable = exe_reg_uops_1_bypassable;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_mem_cmd = exe_reg_uops_1_mem_cmd;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_mem_size = exe_reg_uops_1_mem_size;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_mem_signed = exe_reg_uops_1_mem_signed;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_fence = exe_reg_uops_1_is_fence;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_fencei = exe_reg_uops_1_is_fencei;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_amo = exe_reg_uops_1_is_amo;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_uses_ldq = exe_reg_uops_1_uses_ldq;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_uses_stq = exe_reg_uops_1_uses_stq;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_sys_pc2epc = exe_reg_uops_1_is_sys_pc2epc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_is_unique = exe_reg_uops_1_is_unique;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_flush_on_commit = exe_reg_uops_1_flush_on_commit;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ldst_is_rs1 = exe_reg_uops_1_ldst_is_rs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ldst = exe_reg_uops_1_ldst;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_lrs1 = exe_reg_uops_1_lrs1;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_lrs2 = exe_reg_uops_1_lrs2;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_lrs3 = exe_reg_uops_1_lrs3;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_ldst_val = exe_reg_uops_1_ldst_val;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_dst_rtype = exe_reg_uops_1_dst_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_lrs1_rtype = exe_reg_uops_1_lrs1_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_lrs2_rtype = exe_reg_uops_1_lrs2_rtype;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_frs3_en = exe_reg_uops_1_frs3_en;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_fp_val = exe_reg_uops_1_fp_val;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_fp_single = exe_reg_uops_1_fp_single;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_xcpt_pf_if = exe_reg_uops_1_xcpt_pf_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_xcpt_ae_if = exe_reg_uops_1_xcpt_ae_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_xcpt_ma_if = exe_reg_uops_1_xcpt_ma_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_bp_debug_if = exe_reg_uops_1_bp_debug_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_bp_xcpt_if = exe_reg_uops_1_bp_xcpt_if;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_debug_fsrc = exe_reg_uops_1_debug_fsrc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_uop_debug_tsrc = exe_reg_uops_1_debug_tsrc;	// @[register-read.scala:70:29]
  assign io_exe_reqs_1_bits_rs1_data = exe_reg_rs1_data_1;	// @[register-read.scala:71:29]
  assign io_exe_reqs_1_bits_rs2_data = exe_reg_rs2_data_1;	// @[register-read.scala:72:29]
endmodule

