12:59:54 INFO  : Registering command handlers for SDK TCF services
12:59:56 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
12:59:57 INFO  : XSCT server has started successfully.
12:59:58 INFO  : Successfully done setting XSCT server connection channel  
12:59:58 INFO  : Successfully done setting SDK workspace  
12:59:58 INFO  : Processing command line option -hwspec ./software/system.hdf.
13:01:40 INFO  : Invoking Bootgen: bootgen -image bif.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_up.bin
13:01:40 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/bif.bif
13:01:41 INFO  : Bootgen command execution is done.
13:02:11 INFO  : Invoking Bootgen: bootgen -image mode_s.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_down.bin
13:02:11 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_s.bif
13:02:11 INFO  : Bootgen command execution is done.
13:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
13:02:27 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_up.bit"
13:02:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
13:02:45 INFO  : 'fpga -state' command is executed.
13:02:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
13:02:46 INFO  : 'jtag frequency' command is executed.
13:02:46 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
13:02:46 INFO  : Context for 'APU' is selected.
13:02:46 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
13:02:46 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:46 INFO  : Context for 'APU' is selected.
13:02:46 INFO  : 'stop' command is executed.
13:02:46 INFO  : 'ps7_init' command is executed.
13:02:46 INFO  : 'ps7_post_config' command is executed.
13:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:46 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:46 INFO  : Memory regions updated for context APU
13:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:47 INFO  : 'con' command is executed.
13:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

13:02:47 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
13:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
13:48:50 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_up.bit"
13:49:12 INFO  : Disconnected from the channel tcfchan#1.
13:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
13:49:13 INFO  : 'fpga -state' command is executed.
13:49:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
13:49:13 INFO  : 'jtag frequency' command is executed.
13:49:13 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
13:49:13 INFO  : Context for 'APU' is selected.
13:49:15 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
13:49:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:15 INFO  : Context for 'APU' is selected.
13:49:15 INFO  : 'stop' command is executed.
13:49:15 INFO  : 'ps7_init' command is executed.
13:49:15 INFO  : 'ps7_post_config' command is executed.
13:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:15 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:16 INFO  : Memory regions updated for context APU
13:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:16 INFO  : 'con' command is executed.
13:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

13:49:16 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
13:51:30 INFO  : Disconnected from the channel tcfchan#2.
13:51:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
13:51:31 INFO  : 'fpga -state' command is executed.
13:51:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
13:51:32 INFO  : 'jtag frequency' command is executed.
13:51:32 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
13:51:32 INFO  : Context for 'APU' is selected.
13:51:33 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
13:51:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:33 INFO  : Context for 'APU' is selected.
13:51:33 INFO  : 'stop' command is executed.
13:51:33 INFO  : 'ps7_init' command is executed.
13:51:33 INFO  : 'ps7_post_config' command is executed.
13:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:34 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:34 INFO  : Memory regions updated for context APU
13:51:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:34 INFO  : 'con' command is executed.
13:51:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

13:51:34 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
13:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
13:57:46 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_up.bit"
13:57:56 INFO  : Disconnected from the channel tcfchan#3.
13:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
13:57:57 INFO  : 'fpga -state' command is executed.
13:57:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
13:57:57 INFO  : 'jtag frequency' command is executed.
13:57:57 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
13:57:57 INFO  : Context for 'APU' is selected.
13:57:58 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
13:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:58 INFO  : Context for 'APU' is selected.
13:57:58 INFO  : 'stop' command is executed.
13:57:59 INFO  : 'ps7_init' command is executed.
13:57:59 INFO  : 'ps7_post_config' command is executed.
13:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:59 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:59 INFO  : Memory regions updated for context APU
13:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:59 INFO  : 'con' command is executed.
13:57:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

13:57:59 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
13:58:57 INFO  : Disconnected from the channel tcfchan#4.
13:58:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
13:58:58 INFO  : 'fpga -state' command is executed.
13:58:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
13:58:58 INFO  : 'jtag frequency' command is executed.
13:58:58 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
13:58:58 INFO  : Context for 'APU' is selected.
13:58:59 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
13:58:59 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:59 INFO  : Context for 'APU' is selected.
13:58:59 INFO  : 'stop' command is executed.
13:59:00 INFO  : 'ps7_init' command is executed.
13:59:00 INFO  : 'ps7_post_config' command is executed.
13:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:00 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:00 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:00 INFO  : Memory regions updated for context APU
13:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:00 INFO  : 'con' command is executed.
13:59:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

13:59:00 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
13:59:48 INFO  : Disconnected from the channel tcfchan#5.
13:59:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
13:59:49 INFO  : 'fpga -state' command is executed.
13:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
13:59:49 INFO  : 'jtag frequency' command is executed.
13:59:49 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
13:59:49 INFO  : Context for 'APU' is selected.
13:59:50 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
13:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:50 INFO  : Context for 'APU' is selected.
13:59:50 INFO  : 'stop' command is executed.
13:59:51 INFO  : 'ps7_init' command is executed.
13:59:51 INFO  : 'ps7_post_config' command is executed.
13:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:51 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:51 INFO  : Memory regions updated for context APU
13:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:51 INFO  : 'con' command is executed.
13:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

13:59:51 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
14:43:03 INFO  : Disconnected from the channel tcfchan#6.
14:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:43:05 INFO  : 'fpga -state' command is executed.
14:43:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:43:05 INFO  : 'jtag frequency' command is executed.
14:43:05 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
14:43:05 INFO  : Context for 'APU' is selected.
14:43:06 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
14:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:06 INFO  : Context for 'APU' is selected.
14:43:06 INFO  : 'stop' command is executed.
14:43:07 INFO  : 'ps7_init' command is executed.
14:43:07 INFO  : 'ps7_post_config' command is executed.
14:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:07 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:07 INFO  : Memory regions updated for context APU
14:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:07 INFO  : 'con' command is executed.
14:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:43:07 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
14:43:32 INFO  : Disconnected from the channel tcfchan#7.
14:43:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:43:33 INFO  : 'fpga -state' command is executed.
14:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:43:33 INFO  : 'jtag frequency' command is executed.
14:43:33 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
14:43:34 INFO  : Context for 'APU' is selected.
14:43:35 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
14:43:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:35 INFO  : Context for 'APU' is selected.
14:43:35 INFO  : 'stop' command is executed.
14:43:35 INFO  : 'ps7_init' command is executed.
14:43:35 INFO  : 'ps7_post_config' command is executed.
14:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:36 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:36 INFO  : Memory regions updated for context APU
14:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:36 INFO  : 'con' command is executed.
14:43:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:43:36 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
14:43:51 INFO  : Refreshed build settings on project zyncap_test
14:44:06 INFO  : Disconnected from the channel tcfchan#8.
14:44:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:44:08 INFO  : 'fpga -state' command is executed.
14:44:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:44:08 INFO  : 'jtag frequency' command is executed.
14:44:08 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
14:44:08 INFO  : Context for 'APU' is selected.
14:44:09 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
14:44:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:09 INFO  : Context for 'APU' is selected.
14:44:09 INFO  : 'stop' command is executed.
14:44:09 INFO  : 'ps7_init' command is executed.
14:44:09 INFO  : 'ps7_post_config' command is executed.
14:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:10 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:10 INFO  : Memory regions updated for context APU
14:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:10 INFO  : 'con' command is executed.
14:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:44:10 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
14:46:27 INFO  : Disconnected from the channel tcfchan#9.
14:46:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:46:28 INFO  : 'fpga -state' command is executed.
14:46:31 INFO  : Memory regions updated for context APU
14:46:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:46:41 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_up.bit"
14:46:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:46:50 INFO  : 'fpga -state' command is executed.
14:46:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:51 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:46:51 INFO  : 'jtag frequency' command is executed.
14:46:51 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
14:46:51 INFO  : Context for 'APU' is selected.
14:46:51 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
14:46:51 INFO  : 'configparams force-mem-access 1' command is executed.
14:46:51 INFO  : Context for 'APU' is selected.
14:46:51 INFO  : 'stop' command is executed.
14:46:51 INFO  : 'ps7_init' command is executed.
14:46:51 INFO  : 'ps7_post_config' command is executed.
14:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:52 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:46:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:46:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:46:52 INFO  : Memory regions updated for context APU
14:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:46:52 INFO  : 'con' command is executed.
14:46:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:46:52 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
14:48:09 INFO  : Disconnected from the channel tcfchan#10.
14:48:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:48:10 INFO  : 'fpga -state' command is executed.
14:48:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:48:10 INFO  : 'jtag frequency' command is executed.
14:48:10 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
14:48:10 INFO  : Context for 'APU' is selected.
14:48:12 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
14:48:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:48:12 INFO  : Context for 'APU' is selected.
14:48:12 INFO  : 'stop' command is executed.
14:48:12 INFO  : 'ps7_init' command is executed.
14:48:12 INFO  : 'ps7_post_config' command is executed.
14:48:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:13 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:13 INFO  : Memory regions updated for context APU
14:48:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:13 INFO  : 'con' command is executed.
14:48:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:48:13 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
14:55:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:55:33 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_down.bit"
14:55:42 INFO  : Disconnected from the channel tcfchan#11.
14:55:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:55:43 INFO  : 'fpga -state' command is executed.
14:55:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:55:44 INFO  : 'jtag frequency' command is executed.
14:55:44 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
14:55:44 INFO  : Context for 'APU' is selected.
14:55:45 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
14:55:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:45 INFO  : Context for 'APU' is selected.
14:55:45 INFO  : 'stop' command is executed.
14:55:45 INFO  : 'ps7_init' command is executed.
14:55:45 INFO  : 'ps7_post_config' command is executed.
14:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:46 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:46 INFO  : Memory regions updated for context APU
14:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:46 INFO  : 'con' command is executed.
14:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:55:46 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
14:57:30 INFO  : Disconnected from the channel tcfchan#12.
14:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:57:31 INFO  : 'fpga -state' command is executed.
14:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:57:31 INFO  : 'jtag frequency' command is executed.
14:57:31 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
14:57:31 INFO  : Context for 'APU' is selected.
14:57:33 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
14:57:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:33 INFO  : Context for 'APU' is selected.
14:57:33 INFO  : 'stop' command is executed.
14:57:33 INFO  : 'ps7_init' command is executed.
14:57:33 INFO  : 'ps7_post_config' command is executed.
14:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:34 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:34 INFO  : Memory regions updated for context APU
14:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:34 INFO  : 'con' command is executed.
14:57:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:57:34 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
14:59:49 INFO  : Disconnected from the channel tcfchan#13.
14:59:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:59:51 INFO  : 'fpga -state' command is executed.
14:59:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:51 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:59:51 INFO  : 'jtag frequency' command is executed.
14:59:51 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
14:59:51 INFO  : Context for 'APU' is selected.
14:59:52 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
14:59:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:52 INFO  : Context for 'APU' is selected.
14:59:52 INFO  : 'stop' command is executed.
14:59:53 INFO  : 'ps7_init' command is executed.
14:59:53 INFO  : 'ps7_post_config' command is executed.
14:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:53 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:53 INFO  : Memory regions updated for context APU
14:59:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:53 INFO  : 'con' command is executed.
14:59:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:59:53 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
15:00:16 INFO  : Disconnected from the channel tcfchan#14.
15:00:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:00:18 INFO  : 'fpga -state' command is executed.
15:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:18 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:00:18 INFO  : 'jtag frequency' command is executed.
15:00:18 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
15:00:18 INFO  : Context for 'APU' is selected.
15:00:19 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
15:00:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:19 INFO  : Context for 'APU' is selected.
15:00:19 INFO  : 'stop' command is executed.
15:00:20 INFO  : 'ps7_init' command is executed.
15:00:20 INFO  : 'ps7_post_config' command is executed.
15:00:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:20 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:20 INFO  : Memory regions updated for context APU
15:00:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:20 INFO  : 'con' command is executed.
15:00:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:00:20 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
15:08:36 INFO  : Disconnected from the channel tcfchan#15.
15:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:08:37 INFO  : 'fpga -state' command is executed.
15:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:08:37 INFO  : 'jtag frequency' command is executed.
15:08:37 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
15:08:37 INFO  : Context for 'APU' is selected.
15:08:39 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
15:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:39 INFO  : Context for 'APU' is selected.
15:08:39 INFO  : 'stop' command is executed.
15:08:39 INFO  : 'ps7_init' command is executed.
15:08:39 INFO  : 'ps7_post_config' command is executed.
15:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:40 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:40 INFO  : Memory regions updated for context APU
15:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:40 INFO  : 'con' command is executed.
15:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:08:40 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
15:09:00 INFO  : Disconnected from the channel tcfchan#16.
15:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:09:01 INFO  : 'fpga -state' command is executed.
15:09:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:09:01 INFO  : 'jtag frequency' command is executed.
15:09:01 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
15:09:01 INFO  : Context for 'APU' is selected.
15:09:03 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
15:09:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:03 INFO  : Context for 'APU' is selected.
15:09:03 INFO  : 'stop' command is executed.
15:09:03 INFO  : 'ps7_init' command is executed.
15:09:03 INFO  : 'ps7_post_config' command is executed.
15:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:09:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:04 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:09:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:04 INFO  : Memory regions updated for context APU
15:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:09:04 INFO  : 'con' command is executed.
15:09:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:09:04 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
15:15:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:15:44 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_up.bit"
15:16:22 INFO  : Invoking Bootgen: bootgen -image bif.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/up.bin
15:16:22 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/bif.bif
15:16:22 INFO  : Bootgen command execution is done.
15:16:45 INFO  : Invoking Bootgen: bootgen -image bif.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/down.bin
15:16:45 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/bif.bif
15:16:46 INFO  : Bootgen command execution is done.
15:18:16 INFO  : Disconnected from the channel tcfchan#17.
15:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:18:17 INFO  : 'fpga -state' command is executed.
15:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:17 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:18:17 INFO  : 'jtag frequency' command is executed.
15:18:17 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
15:18:17 INFO  : Context for 'APU' is selected.
15:18:19 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
15:18:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:19 INFO  : Context for 'APU' is selected.
15:18:19 INFO  : 'stop' command is executed.
15:18:20 INFO  : 'ps7_init' command is executed.
15:18:20 INFO  : 'ps7_post_config' command is executed.
15:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:20 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:20 INFO  : Memory regions updated for context APU
15:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:20 INFO  : 'con' command is executed.
15:18:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:18:20 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
15:20:37 INFO  : Disconnected from the channel tcfchan#18.
15:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:20:38 INFO  : 'fpga -state' command is executed.
15:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:20:38 INFO  : 'jtag frequency' command is executed.
15:20:38 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
15:20:38 INFO  : Context for 'APU' is selected.
15:20:40 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
15:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:40 INFO  : Context for 'APU' is selected.
15:20:40 INFO  : 'stop' command is executed.
15:20:40 INFO  : 'ps7_init' command is executed.
15:20:40 INFO  : 'ps7_post_config' command is executed.
15:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:41 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:41 INFO  : Memory regions updated for context APU
15:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:41 INFO  : 'con' command is executed.
15:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:20:41 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
15:22:55 INFO  : Disconnected from the channel tcfchan#19.
15:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:22:56 INFO  : 'fpga -state' command is executed.
15:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:22:56 INFO  : 'jtag frequency' command is executed.
15:22:56 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
15:22:56 INFO  : Context for 'APU' is selected.
15:22:58 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
15:22:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:58 INFO  : Context for 'APU' is selected.
15:22:58 INFO  : 'stop' command is executed.
15:22:58 INFO  : 'ps7_init' command is executed.
15:22:58 INFO  : 'ps7_post_config' command is executed.
15:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:59 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:59 INFO  : Memory regions updated for context APU
15:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:59 INFO  : 'con' command is executed.
15:22:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:22:59 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
15:23:52 INFO  : Disconnected from the channel tcfchan#20.
15:23:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:23:53 INFO  : 'fpga -state' command is executed.
15:23:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:23:54 INFO  : 'jtag frequency' command is executed.
15:23:54 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
15:23:54 INFO  : Context for 'APU' is selected.
15:23:55 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
15:23:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:55 INFO  : Context for 'APU' is selected.
15:23:55 INFO  : 'stop' command is executed.
15:23:55 INFO  : 'ps7_init' command is executed.
15:23:55 INFO  : 'ps7_post_config' command is executed.
15:23:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:56 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:56 INFO  : Memory regions updated for context APU
15:23:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:56 INFO  : 'con' command is executed.
15:23:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:23:56 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
15:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:24:39 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_down.bit"
15:27:08 INFO  : Disconnected from the channel tcfchan#21.
15:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:27:09 INFO  : 'fpga -state' command is executed.
15:27:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:27:10 INFO  : 'jtag frequency' command is executed.
15:27:10 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
15:27:10 INFO  : Context for 'APU' is selected.
15:27:11 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
15:27:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:11 INFO  : Context for 'APU' is selected.
15:27:11 INFO  : 'stop' command is executed.
15:27:12 INFO  : 'ps7_init' command is executed.
15:27:12 INFO  : 'ps7_post_config' command is executed.
15:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:12 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_test/Debug/zyncap_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:12 INFO  : Memory regions updated for context APU
15:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:12 INFO  : 'con' command is executed.
15:27:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:27:12 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_test.elf_on_local.tcl'
15:51:18 INFO  : Inferring section assignments and sizes from elf file: /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extend/Debug/zyncap_extend.elf
15:51:23 INFO  : Successfully generated /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extend/src/lscript.ld.
15:51:23 INFO  : Applying linker script to all configurations of project zyncap_extend.
15:51:23 INFO  : Setting rebuild state to true for all configurations of project zyncap_extend.
15:53:56 INFO  : Disconnected from the channel tcfchan#22.
15:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:53:57 INFO  : 'fpga -state' command is executed.
15:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:53:57 INFO  : 'jtag frequency' command is executed.
15:53:57 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
15:53:57 INFO  : Context for 'APU' is selected.
15:53:59 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
15:53:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:59 INFO  : Context for 'APU' is selected.
15:53:59 INFO  : 'stop' command is executed.
15:53:59 INFO  : 'ps7_init' command is executed.
15:53:59 INFO  : 'ps7_post_config' command is executed.
15:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:59 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:59 INFO  : Memory regions updated for context APU
15:53:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:59 INFO  : 'con' command is executed.
15:53:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:53:59 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
15:55:00 INFO  : Disconnected from the channel tcfchan#23.
15:55:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:55:01 INFO  : 'fpga -state' command is executed.
15:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:02 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:55:02 INFO  : 'jtag frequency' command is executed.
15:55:02 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
15:55:02 INFO  : Context for 'APU' is selected.
15:55:03 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
15:55:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:03 INFO  : Context for 'APU' is selected.
15:55:03 INFO  : 'stop' command is executed.
15:55:04 INFO  : 'ps7_init' command is executed.
15:55:04 INFO  : 'ps7_post_config' command is executed.
15:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:04 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:04 INFO  : Memory regions updated for context APU
15:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:04 INFO  : 'con' command is executed.
15:55:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:55:04 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:06:17 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_down.bit"
16:06:23 INFO  : Disconnected from the channel tcfchan#24.
16:06:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:06:24 INFO  : 'fpga -state' command is executed.
16:06:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:06:24 INFO  : 'jtag frequency' command is executed.
16:06:24 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:06:24 INFO  : Context for 'APU' is selected.
16:06:26 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:06:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:26 INFO  : Context for 'APU' is selected.
16:06:26 INFO  : 'stop' command is executed.
16:06:26 INFO  : 'ps7_init' command is executed.
16:06:26 INFO  : 'ps7_post_config' command is executed.
16:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:27 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:27 INFO  : Memory regions updated for context APU
16:06:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:27 INFO  : 'con' command is executed.
16:06:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:06:27 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:06:40 INFO  : Disconnected from the channel tcfchan#25.
16:06:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:06:41 INFO  : 'fpga -state' command is executed.
16:06:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:06:41 INFO  : 'jtag frequency' command is executed.
16:06:41 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:06:41 INFO  : Context for 'APU' is selected.
16:06:43 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:43 INFO  : Context for 'APU' is selected.
16:06:43 INFO  : 'stop' command is executed.
16:06:43 INFO  : 'ps7_init' command is executed.
16:06:43 INFO  : 'ps7_post_config' command is executed.
16:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:44 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:44 INFO  : Memory regions updated for context APU
16:06:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:44 INFO  : 'con' command is executed.
16:06:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:06:44 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:07:37 INFO  : Disconnected from the channel tcfchan#26.
16:07:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:07:38 INFO  : 'fpga -state' command is executed.
16:07:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:07:38 INFO  : 'jtag frequency' command is executed.
16:07:38 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:07:38 INFO  : Context for 'APU' is selected.
16:07:40 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:07:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:40 INFO  : Context for 'APU' is selected.
16:07:40 INFO  : 'stop' command is executed.
16:07:41 INFO  : 'ps7_init' command is executed.
16:07:41 INFO  : 'ps7_post_config' command is executed.
16:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:41 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:41 INFO  : Memory regions updated for context APU
16:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:41 INFO  : 'con' command is executed.
16:07:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:07:41 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:10:00 INFO  : Disconnected from the channel tcfchan#27.
16:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:10:01 INFO  : 'fpga -state' command is executed.
16:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:01 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:10:01 INFO  : 'jtag frequency' command is executed.
16:10:01 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:10:01 INFO  : Context for 'APU' is selected.
16:10:03 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:03 INFO  : Context for 'APU' is selected.
16:10:03 INFO  : 'stop' command is executed.
16:10:03 INFO  : 'ps7_init' command is executed.
16:10:03 INFO  : 'ps7_post_config' command is executed.
16:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:04 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:04 INFO  : Memory regions updated for context APU
16:10:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:04 INFO  : 'con' command is executed.
16:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:10:04 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:13:31 INFO  : Disconnected from the channel tcfchan#28.
16:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:13:32 INFO  : 'fpga -state' command is executed.
16:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:13:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:13:32 INFO  : 'jtag frequency' command is executed.
16:13:33 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:13:33 INFO  : Context for 'APU' is selected.
16:13:34 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:13:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:34 INFO  : Context for 'APU' is selected.
16:13:34 INFO  : 'stop' command is executed.
16:13:35 INFO  : 'ps7_init' command is executed.
16:13:35 INFO  : 'ps7_post_config' command is executed.
16:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:35 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:35 INFO  : Memory regions updated for context APU
16:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:35 INFO  : 'con' command is executed.
16:13:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:13:35 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:26:02 INFO  : Disconnected from the channel tcfchan#29.
16:26:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:26:03 INFO  : 'fpga -state' command is executed.
16:26:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:26:04 INFO  : 'jtag frequency' command is executed.
16:26:04 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:26:04 INFO  : Context for 'APU' is selected.
16:26:05 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:26:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:05 INFO  : Context for 'APU' is selected.
16:26:05 INFO  : 'stop' command is executed.
16:26:06 INFO  : 'ps7_init' command is executed.
16:26:06 INFO  : 'ps7_post_config' command is executed.
16:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:06 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:06 INFO  : Memory regions updated for context APU
16:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:06 INFO  : 'con' command is executed.
16:26:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:26:06 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:27:25 INFO  : Disconnected from the channel tcfchan#30.
16:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:27:26 INFO  : 'fpga -state' command is executed.
16:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:27:26 INFO  : 'jtag frequency' command is executed.
16:27:26 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:27:26 INFO  : Context for 'APU' is selected.
16:27:28 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:27:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:28 INFO  : Context for 'APU' is selected.
16:27:28 INFO  : 'stop' command is executed.
16:27:28 INFO  : 'ps7_init' command is executed.
16:27:28 INFO  : 'ps7_post_config' command is executed.
16:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:27:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:29 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:29 INFO  : Memory regions updated for context APU
16:27:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:29 INFO  : 'con' command is executed.
16:27:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:27:29 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:34:58 INFO  : Disconnected from the channel tcfchan#31.
16:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:34:59 INFO  : 'fpga -state' command is executed.
16:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:34:59 INFO  : 'jtag frequency' command is executed.
16:34:59 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:34:59 INFO  : Context for 'APU' is selected.
16:35:01 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:35:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:01 INFO  : Context for 'APU' is selected.
16:35:01 INFO  : 'stop' command is executed.
16:35:01 INFO  : 'ps7_init' command is executed.
16:35:01 INFO  : 'ps7_post_config' command is executed.
16:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:01 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:01 INFO  : Memory regions updated for context APU
16:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:02 INFO  : 'con' command is executed.
16:35:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:35:02 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:35:27 INFO  : Disconnected from the channel tcfchan#32.
16:35:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:35:28 INFO  : 'fpga -state' command is executed.
16:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:35:28 INFO  : 'jtag frequency' command is executed.
16:35:28 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:35:28 INFO  : Context for 'APU' is selected.
16:35:30 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:35:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:30 INFO  : Context for 'APU' is selected.
16:35:30 INFO  : 'stop' command is executed.
16:35:30 INFO  : 'ps7_init' command is executed.
16:35:30 INFO  : 'ps7_post_config' command is executed.
16:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:31 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:31 INFO  : Memory regions updated for context APU
16:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:31 INFO  : 'con' command is executed.
16:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:35:31 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:35:59 INFO  : Disconnected from the channel tcfchan#33.
16:36:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:36:00 INFO  : 'fpga -state' command is executed.
16:36:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:36:00 INFO  : 'jtag frequency' command is executed.
16:36:00 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:36:00 INFO  : Context for 'APU' is selected.
16:36:02 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:36:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:02 INFO  : Context for 'APU' is selected.
16:36:02 INFO  : 'stop' command is executed.
16:36:02 INFO  : 'ps7_init' command is executed.
16:36:02 INFO  : 'ps7_post_config' command is executed.
16:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:03 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:03 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:03 INFO  : Memory regions updated for context APU
16:36:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:03 INFO  : 'con' command is executed.
16:36:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:36:03 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:36:37 INFO  : Disconnected from the channel tcfchan#34.
16:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:36:38 INFO  : 'fpga -state' command is executed.
16:36:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:36:38 INFO  : 'jtag frequency' command is executed.
16:36:38 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:36:38 INFO  : Context for 'APU' is selected.
16:36:40 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:36:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:40 INFO  : Context for 'APU' is selected.
16:36:40 INFO  : 'stop' command is executed.
16:36:40 INFO  : 'ps7_init' command is executed.
16:36:40 INFO  : 'ps7_post_config' command is executed.
16:36:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:41 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:41 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:41 INFO  : Memory regions updated for context APU
16:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:41 INFO  : 'con' command is executed.
16:36:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:36:41 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
16:42:10 INFO  : Invoking Bootgen: bootgen -image up.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/up.bin -w on
16:42:10 INFO  : Creating new bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/up.bif
16:42:11 INFO  : Bootgen command execution is done.
16:42:36 INFO  : Invoking Bootgen: bootgen -image down.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/down.bin -w on
16:42:36 INFO  : Creating new bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/down.bif
16:42:37 INFO  : Bootgen command execution is done.
16:45:15 INFO  : Invoking Bootgen: bootgen -image up.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/up.bin -w on
16:45:15 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/up.bif
16:45:16 INFO  : Bootgen command execution is done.
16:45:53 INFO  : Invoking Bootgen: bootgen -image up.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/1.bin
16:45:53 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/up.bif
16:45:54 INFO  : Bootgen command execution is done.
16:46:47 INFO  : Invoking Bootgen: bootgen -image up.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/up.bin -w on
16:46:47 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/up.bif
16:46:47 INFO  : Bootgen command execution is done.
16:47:08 INFO  : Invoking Bootgen: bootgen -image down.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/down.bin -w on
16:47:08 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/down.bif
16:47:08 INFO  : Bootgen command execution is done.
16:47:51 INFO  : Invoking Bootgen: bootgen -image up.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/up.bin -w on
16:47:51 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/up.bif
16:47:51 INFO  : Bootgen command execution is done.
16:56:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:56:58 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode_down.bit"
16:57:03 INFO  : Disconnected from the channel tcfchan#35.
16:57:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:57:04 INFO  : 'fpga -state' command is executed.
16:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:57:04 INFO  : 'jtag frequency' command is executed.
16:57:04 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl' is done.
16:57:04 INFO  : Context for 'APU' is selected.
16:57:06 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf'.
16:57:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:06 INFO  : Context for 'APU' is selected.
16:57:06 INFO  : 'stop' command is executed.
16:57:06 INFO  : 'ps7_init' command is executed.
16:57:06 INFO  : 'ps7_post_config' command is executed.
16:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:57:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:07 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:57:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:57:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/system_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyncap_extended/Debug/zyncap_extended.elf
configparams force-mem-access 0
----------------End of Script----------------

16:57:07 INFO  : Memory regions updated for context APU
16:57:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:57:07 INFO  : 'con' command is executed.
16:57:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:57:07 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyncap_extended.elf_on_local.tcl'
