// Seed: 4081032160
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_3;
endmodule
module module_2 (
    input tri1 id_0,
    output tri id_1,
    input supply1 id_2,
    input wire id_3
    , id_18,
    input tri1 id_4,
    output uwire id_5,
    input wire id_6,
    output wire id_7,
    input wor id_8,
    output wor id_9
    , id_19,
    output tri1 id_10,
    output wand id_11,
    input tri id_12,
    output supply0 id_13,
    output supply1 id_14,
    input tri0 id_15,
    input tri1 id_16
);
  wire id_20;
  assign id_19 = 1'b0;
  and primCall (id_11, id_4, id_0, id_3, id_19, id_16, id_18, id_2, id_12, id_8);
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  wire id_21;
endmodule
