#-----------------------------------------------------------
# Vivado v2014.2
# SW Build 932637 on Wed Jun 11 13:24:38 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Sun Jan 18 14:33:20 2015
# Process ID: 2552
# Log file: F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/impl_1/vga.vdi
# Journal file: F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source vga.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'u_clk'
INFO: [Project 1-454] Reading design checkpoint 'F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'blk_mem_gen'
INFO: [Project 1-454] Reading design checkpoint 'F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp' for cell 'blk_mem_gen_2'
INFO: [Project 1-454] Reading design checkpoint 'F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/blk_mem_gen_3_synth_1/blk_mem_gen_3.dcp' for cell 'blk_mem_gen_4'
INFO: [Netlist 29-17] Analyzing 524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'vga' is not ideal for floorplanning, since the cellview 'vga' defined in file 'vga.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, u_clk/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_clk/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/impl_1/.Xil/Vivado-2552-lenovon-PC/dcp_2/clk_wiz_0.edf:276]
Parsing XDC File [f:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [f:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 603.816 ; gain = 268.445
Finished Parsing XDC File [f:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk/inst'
Parsing XDC File [f:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Finished Parsing XDC File [f:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk/inst'
Parsing XDC File [F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.srcs/constrs_1/imports/file_vga/vga.xdc]
Finished Parsing XDC File [F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.srcs/constrs_1/imports/file_vga/vga.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/blk_mem_gen_1_synth_1/blk_mem_gen_1.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/blk_mem_gen_3_synth_1/blk_mem_gen_3.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 603.816 ; gain = 434.469
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.390 . Memory (MB): peak = 603.816 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 32 load pin(s).
INFO: [Opt 31-194] Inserted BUFG xlnx_opt_BUFG to drive 62 load(s) on clock net xlnx_opt_
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 27dc074e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.733 . Memory (MB): peak = 603.816 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 452 cells.
Phase 2 Constant Propagation | Checksum: 26ef0d012

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 603.816 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1518 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 2856af092

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 603.816 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2856af092

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 603.816 ; gain = 0.000
Implement Debug Cores | Checksum: 191e6a1be
Logic Optimization | Checksum: 191e6a1be

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 49 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 48 newly gated: 32 Total Ports: 98
Number of Flops added for Enable Generation: 7

Ending PowerOpt Patch Enables Task | Checksum: 2499217de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 670.875 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2499217de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 670.875 ; gain = 67.059
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 670.875 ; gain = 67.059
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.468 . Memory (MB): peak = 670.875 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 164e13a77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: e348020b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.531 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: e348020b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.578 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: e348020b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.593 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 15bec8fed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 15bec8fed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: e348020b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 670.875 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: e348020b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: e348020b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: e410e721

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15cb57503

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1d76de1f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 2349b5c3f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 1f6259f3d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 22abfce75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 22abfce75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 22abfce75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 22abfce75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 22abfce75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 22abfce75

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: a76d24d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: a76d24d9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19eb12e52

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 182ca35de

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 18546b65d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: f39d4c04

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 8d02ca6c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 8d02ca6c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 8d02ca6c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: d0c65d21

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.974. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 15ce94b22

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 5.2 Post Placement Optimization | Checksum: 15ce94b22

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 15ce94b22

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 15ce94b22

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 5.4 Placer Reporting | Checksum: 15ce94b22

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 670.875 ; gain = 0.000

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 13e02b533

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 670.875 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 13e02b533

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 670.875 ; gain = 0.000
Ending Placer Task | Checksum: 41af905d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:26 . Memory (MB): peak = 670.875 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 670.875 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 670.875 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 670.875 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 375fde38

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 780.820 ; gain = 109.945

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 375fde38

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 780.820 ; gain = 109.945
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: 1802b59c7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 791.027 ; gain = 120.152
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.11   | TNS=0      | WHS=-0.196 | THS=-17.3  |

Phase 2 Router Initialization | Checksum: 1802b59c7

Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 791.027 ; gain = 120.152

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17f04a467

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 791.652 ; gain = 120.777

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 759
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1181afb47

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 791.652 ; gain = 120.777
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.89   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 445ed33e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 791.652 ; gain = 120.777

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 178fd3d00

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 791.652 ; gain = 120.777
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.89   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 178fd3d00

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 791.652 ; gain = 120.777
Phase 4 Rip-up And Reroute | Checksum: 178fd3d00

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 791.652 ; gain = 120.777

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 178fd3d00

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 791.652 ; gain = 120.777
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.89   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 178fd3d00

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 791.652 ; gain = 120.777

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 178fd3d00

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 791.652 ; gain = 120.777

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 178fd3d00

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 791.652 ; gain = 120.777
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.89   | TNS=0      | WHS=0.089  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 178fd3d00

Time (s): cpu = 00:00:53 ; elapsed = 00:00:41 . Memory (MB): peak = 791.652 ; gain = 120.777

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.75397 %
  Global Horizontal Routing Utilization  = 2.10073 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 178fd3d00

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 791.652 ; gain = 120.777

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 178fd3d00

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 792.098 ; gain = 121.223

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: ac0d5da8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 792.098 ; gain = 121.223

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.89   | TNS=0      | WHS=0.089  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: ac0d5da8

Time (s): cpu = 00:00:54 ; elapsed = 00:00:42 . Memory (MB): peak = 792.098 ; gain = 121.223
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: ac0d5da8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 792.098 ; gain = 121.223

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:42 . Memory (MB): peak = 792.098 ; gain = 121.223
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 3 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 792.098 ; gain = 121.223
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 792.098 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/impl_1/vga_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Jan 18 14:35:40 2015...
