
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001222                       # Number of seconds simulated
sim_ticks                                  1221650000                       # Number of ticks simulated
final_tick                               2255688379000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               29306731                       # Simulator instruction rate (inst/s)
host_op_rate                                 29306667                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              365190984                       # Simulator tick rate (ticks/s)
host_mem_usage                                 729108                       # Number of bytes of host memory used
host_seconds                                     3.35                       # Real time elapsed on the host
sim_insts                                    98037530                       # Number of instructions simulated
sim_ops                                      98037530                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       455680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1003840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1459520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       455680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        455680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       609088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          609088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         7120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        15685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9517                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9517                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    373003724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    821708345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1194712070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    373003724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        373003724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       498578152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            498578152                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       498578152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    373003724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    821708345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1693290222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22805                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9517                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22805                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9517                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1455360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  607360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1459520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               609088                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     65                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            9                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              492                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1221618000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22805                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9517                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    251.531250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.620455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.791564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3824     46.68%     46.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1990     24.29%     70.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          677      8.26%     79.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          345      4.21%     83.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          239      2.92%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          143      1.75%     88.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          115      1.40%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          105      1.28%     90.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          754      9.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8192                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.839316                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.038108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.674371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             44      7.52%      7.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           173     29.57%     37.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            82     14.02%     51.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            60     10.26%     61.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            55      9.40%     70.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            53      9.06%     79.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            34      5.81%     85.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            23      3.93%     89.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            23      3.93%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             7      1.20%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             8      1.37%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.51%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            5      0.85%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.51%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.85%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.51%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.34%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           585                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.222222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.209319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.673764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              521     89.06%     89.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      2.05%     91.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               40      6.84%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      1.71%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           585                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    421445000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               847820000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  113700000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18533.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37283.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1191.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       497.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1194.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    498.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17076                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6947                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      37795.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 30693600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 16747500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                86275800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               37778400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             79335360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            798228855                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             28763250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1077822765                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            887.140735                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     43031250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      40560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1131362750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30867480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16842375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                90285000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               23405760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             79335360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            810805905                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             17719500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1069261380                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            880.107563                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     24679750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      40560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1149871750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2786                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.11%     49.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.19% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     657     50.81%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1293                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1111547000     91.11%     91.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1369000      0.11%     91.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               107089500      8.78%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1220005500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.963470                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.979892                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.09%      8.09% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.50% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1108     75.99%     84.50% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.71% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.84% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.62%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1458                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 182                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 182                      
system.cpu.kern.mode_good::user                   182                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.602649                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.752066                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          882604500     72.34%     72.34% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            337394000     27.66%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18336                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18336                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.898887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    23.939895                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   488.060105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.046758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.953242                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1189776                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1189776                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       133723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133723                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58810                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58810                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2215                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2215                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2376                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2376                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       192533                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           192533                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       192533                       # number of overall hits
system.cpu.dcache.overall_hits::total          192533                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        27873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27873                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67461                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67461                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          400                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          400                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        95334                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          95334                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        95334                       # number of overall misses
system.cpu.dcache.overall_misses::total         95334                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1715256001                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1715256001                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5076153366                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5076153366                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     29456500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29456500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        46501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        46501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6791409367                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6791409367                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6791409367                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6791409367                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       161596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       161596                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126271                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126271                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2615                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       287867                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       287867                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       287867                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       287867                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.172486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.172486                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534256                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.152964                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.152964                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000841                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000841                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.331174                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.331174                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.331174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.331174                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 61538.262871                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61538.262871                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 75245.747410                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75245.747410                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 73641.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73641.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 23250.500000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 23250.500000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 71238.061625                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71238.061625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 71238.061625                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71238.061625                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       393991                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          132                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7610                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.772799                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           66                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        11022                       # number of writebacks
system.cpu.dcache.writebacks::total             11022                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        18866                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18866                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58345                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          174                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          174                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        77211                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        77211                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        77211                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        77211                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         9007                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         9007                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9116                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          226                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          226                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18123                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18123                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    651189250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    651189250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    784358317                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    784358317                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     16389000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16389000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        43499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        43499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1435547567                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1435547567                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1435547567                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1435547567                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.055738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.055738                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072194                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.086424                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086424                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000841                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000841                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.062956                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.062956                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.062956                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.062956                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72298.129233                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72298.129233                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 86041.939118                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86041.939118                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 72517.699115                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72517.699115                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 21749.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 21749.500000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 79211.364951                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79211.364951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 79211.364951                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79211.364951                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10450                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.721311                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              362920                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10450                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.729187                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    21.360800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   490.360511                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.041720                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.957735                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999456                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            341970                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           341970                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       153265                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          153265                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       153265                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           153265                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       153265                       # number of overall hits
system.cpu.icache.overall_hits::total          153265                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12488                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12488                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12488                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12488                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12488                       # number of overall misses
system.cpu.icache.overall_misses::total         12488                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    772998246                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    772998246                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    772998246                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    772998246                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    772998246                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    772998246                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       165753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       165753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       165753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       165753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       165753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       165753                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.075341                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075341                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.075341                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075341                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.075341                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075341                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 61899.282992                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61899.282992                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 61899.282992                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61899.282992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 61899.282992                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61899.282992                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1990                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                32                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.187500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         2024                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2024                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         2024                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2024                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         2024                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2024                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10464                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10464                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10464                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10464                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10464                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    641529254                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    641529254                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    641529254                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    641529254                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    641529254                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    641529254                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.063130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.063130                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.063130                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.063130                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.063130                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.063130                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61308.223815                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61308.223815                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 61308.223815                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61308.223815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 61308.223815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61308.223815                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     23942                       # number of replacements
system.l2.tags.tagsinuse                  2426.968279                       # Cycle average of tags in use
system.l2.tags.total_refs                        7471                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23942                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.312046                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      905.896374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        108.503073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        192.132334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   591.108914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   629.327583                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.055292                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.006623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.036078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.038411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.148130                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2025                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.123596                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    670042                       # Number of tag accesses
system.l2.tags.data_accesses                   670042                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         3330                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         1899                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5229                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11022                       # number of Writeback hits
system.l2.Writeback_hits::total                 11022                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data          752                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   752                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          3330                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          2651                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5981                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         3330                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         2651                       # number of overall hits
system.l2.overall_hits::total                    5981                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         7120                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         7334                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14454                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  8                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8352                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         7120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        15686                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22806                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         7120                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        15686                       # number of overall misses
system.l2.overall_misses::total                 22806                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    596021500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    637552250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1233573750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    765934750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     765934750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    596021500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1403487000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1999508500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    596021500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1403487000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1999508500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10450                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9233                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19683                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11022                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11022                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9104                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10450                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18337                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28787                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10450                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18337                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28787                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.681340                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.794325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.734339                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.917399                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917399                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.681340                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.855429                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.792233                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.681340                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.855429                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.792233                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83710.884831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 86931.040360                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85344.800747                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91706.746887                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91706.746887                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83710.884831                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89473.862043                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87674.668947                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83710.884831                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89473.862043                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87674.668947                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9517                       # number of writebacks
system.l2.writebacks::total                      9517                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         7120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         7334                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14454                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             8                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8352                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         7120                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        15686                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22806                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         7120                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        15686                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22806                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    506667500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    545762250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1052429750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       143007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       143007                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    662614250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    662614250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    506667500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1208376500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1715044000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    506667500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1208376500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1715044000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.681340                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.794325                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.734339                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.917399                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917399                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.681340                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.855429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.792233                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.681340                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.855429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.792233                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71161.165730                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74415.359967                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72812.352982                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17875.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17875.875000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79335.997366                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79335.997366                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71161.165730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77035.349994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75201.438218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71161.165730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77035.349994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75201.438218                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               14454                       # Transaction distribution
system.membus.trans_dist::ReadResp              14453                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              9517                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               9                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8352                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8352                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        55145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        55149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  55149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2068608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2068616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2068616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             32333                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   32333    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               32333                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            76668000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          121151992                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          248469                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       206058                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11320                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       175269                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           84810                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     48.388477                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14340                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          497                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               199726                       # DTB read hits
system.switch_cpus.dtb.read_misses               3069                       # DTB read misses
system.switch_cpus.dtb.read_acv                    24                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            61252                       # DTB read accesses
system.switch_cpus.dtb.write_hits              137222                       # DTB write hits
system.switch_cpus.dtb.write_misses              1225                       # DTB write misses
system.switch_cpus.dtb.write_acv                   61                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25539                       # DTB write accesses
system.switch_cpus.dtb.data_hits               336948                       # DTB hits
system.switch_cpus.dtb.data_misses               4294                       # DTB misses
system.switch_cpus.dtb.data_acv                    85                       # DTB access violations
system.switch_cpus.dtb.data_accesses            86791                       # DTB accesses
system.switch_cpus.itb.fetch_hits               60953                       # ITB hits
system.switch_cpus.itb.fetch_misses               928                       # ITB misses
system.switch_cpus.itb.fetch_acv                   41                       # ITB acv
system.switch_cpus.itb.fetch_accesses           61881                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  2443300                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       440522                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1278763                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              248469                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        99150                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               1274546                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           32420                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          576                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        22358                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            165753                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7439                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1754226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.728961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.050573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1513597     86.28%     86.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            16740      0.95%     87.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            29130      1.66%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            18326      1.04%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            46529      2.65%     92.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10625      0.61%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18301      1.04%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8086      0.46%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            92892      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1754226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.101694                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.523375                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           315310                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       1235797                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            154125                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34108                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14885                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        12558                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1349                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1082720                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4302                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14885                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           333408                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          426847                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       516427                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            168974                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        293684                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1027339                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1436                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24590                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          16221                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         220163                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       686592                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1315299                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1312030                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2852                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        494150                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           192434                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        32003                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3607                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            228549                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       193294                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147828                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        38589                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21619                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             939423                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            896613                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1594                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       239149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       134639                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18663                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1754226                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.511116                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.224601                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1387629     79.10%     79.10% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       142710      8.14%     87.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        73728      4.20%     91.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        61477      3.50%     94.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        47772      2.72%     97.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22904      1.31%     98.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        11671      0.67%     99.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4298      0.25%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2037      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1754226                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1284      4.12%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          18377     59.02%     63.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11478     36.86%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        521837     58.20%     58.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          769      0.09%     58.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     58.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1242      0.14%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     58.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       212223     23.67%     82.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       140488     15.67%     97.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19364      2.16%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         896613                       # Type of FU issued
system.switch_cpus.iq.rate                   0.366968                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               31139                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.034730                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      3571468                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1202454                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       835997                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8716                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4526                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4141                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         922748                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4544                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7652                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        54864                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1041                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18994                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        34074                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14885                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          160322                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        229465                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       986696                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        193294                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147828                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22039                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1408                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        227602                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1041                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3916                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10082                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13998                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        883537                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        203983                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13075                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19871                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               342860                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           119655                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138877                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.361616                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 847647                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                840138                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            405052                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            541378                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.343854                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.748187                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       235219                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8739                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12781                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1713083                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.433354                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.369650                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1444030     84.29%     84.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       124229      7.25%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49930      2.91%     94.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        21433      1.25%     95.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        21343      1.25%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         8229      0.48%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8536      0.50%     97.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6573      0.38%     98.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28780      1.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1713083                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       742372                       # Number of instructions committed
system.switch_cpus.commit.committedOps         742372                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267264                       # Number of memory references committed
system.switch_cpus.commit.loads                138430                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98823                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            713114                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7887                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15161      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433881     58.45%     60.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142618     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129180     17.40%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19364      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       742372                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28780                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2644629                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1996738                       # The number of ROB writes
system.switch_cpus.timesIdled                    7046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  689074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727671                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727671                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.357699                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.357699                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.297823                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.297823                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1168019                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          579405                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2728                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2482                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25445                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15021                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19697                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19696                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11022                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9104                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        47726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 68640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       668800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1878920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2547720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              14                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            39838                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39838    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              39838                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           30941500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17104746                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          29904258                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.026580                       # Number of seconds simulated
sim_ticks                                 26579622500                       # Number of ticks simulated
final_tick                               2283483310000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6973296                       # Simulator instruction rate (inst/s)
host_op_rate                                  6973292                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1813587468                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742420                       # Number of bytes of host memory used
host_seconds                                    14.66                       # Real time elapsed on the host
sim_insts                                   102199310                       # Number of instructions simulated
sim_ops                                     102199310                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst      2674368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1655616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4330176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      2674368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2674368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      4410816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4410816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        41787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        25869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         68919                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68919                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    100617230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     62288921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            7224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             162913375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    100617230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        100617230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       165947278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165947278                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       165947278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    100617230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     62288921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           7224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            328860653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       67659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     124535                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   124535                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4293120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   37056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5516992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4330176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7970240                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    579                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 38336                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           42                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5657                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       126                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   26579619500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               124535                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    325                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.049620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.144134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.113401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17312     47.12%     47.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8870     24.14%     71.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2775      7.55%     78.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1233      3.36%     82.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          742      2.02%     84.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          433      1.18%     85.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          334      0.91%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          223      0.61%     86.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4817     13.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36739                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.524190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.310593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1778     67.73%     67.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           101      3.85%     71.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           143      5.45%     77.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           151      5.75%     82.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           125      4.76%     87.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            79      3.01%     90.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           92      3.50%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           58      2.21%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           36      1.37%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           21      0.80%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           14      0.53%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           13      0.50%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            7      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2625                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.839238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.873836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     69.384561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          2375     90.48%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            81      3.09%     93.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            19      0.72%     94.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             4      0.15%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             7      0.27%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            6      0.23%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            2      0.08%     95.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           14      0.53%     95.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           16      0.61%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           20      0.76%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            6      0.23%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            1      0.04%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.04%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.04%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            1      0.04%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            3      0.11%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            2      0.08%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            5      0.19%     97.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           18      0.69%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            4      0.15%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            4      0.15%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           16      0.61%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.04%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.04%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      0.08%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.08%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            3      0.11%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.04%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            1      0.04%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            3      0.11%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      0.08%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2625                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1185640414                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2443390414                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  335400000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17675.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36425.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       161.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       207.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    162.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    299.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    41248                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75297                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     138295.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                185295600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                101103750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               410334600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              363618720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1894894560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           6161902920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          12001931250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            21119081400                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            727.946763                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  19846141750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     887640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5848461500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                215649000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                117665625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               463920600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              318012480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1894894560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6232521645                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          11939972250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            21182636160                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            730.137947                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  19770707000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     887640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5923910500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      248                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      14716                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3083     36.86%     36.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      71      0.85%     37.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      27      0.32%     38.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    5183     61.97%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8364                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3080     49.22%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       71      1.13%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       27      0.43%     50.78% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3080     49.22%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6258                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              24387642500     91.75%     91.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                65357500      0.25%     91.99% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                12129000      0.05%     92.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2116040000      7.96%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          26581169000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999027                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.594250                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.748207                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      2.56%      2.56% # number of syscalls executed
system.cpu.kern.syscall::3                          4     10.26%     12.82% # number of syscalls executed
system.cpu.kern.syscall::4                          3      7.69%     20.51% # number of syscalls executed
system.cpu.kern.syscall::6                          3      7.69%     28.21% # number of syscalls executed
system.cpu.kern.syscall::17                         4     10.26%     38.46% # number of syscalls executed
system.cpu.kern.syscall::19                         2      5.13%     43.59% # number of syscalls executed
system.cpu.kern.syscall::33                         5     12.82%     56.41% # number of syscalls executed
system.cpu.kern.syscall::45                         8     20.51%     76.92% # number of syscalls executed
system.cpu.kern.syscall::48                         1      2.56%     79.49% # number of syscalls executed
system.cpu.kern.syscall::54                         1      2.56%     82.05% # number of syscalls executed
system.cpu.kern.syscall::59                         1      2.56%     84.62% # number of syscalls executed
system.cpu.kern.syscall::71                         2      5.13%     89.74% # number of syscalls executed
system.cpu.kern.syscall::92                         1      2.56%     92.31% # number of syscalls executed
system.cpu.kern.syscall::144                        1      2.56%     94.87% # number of syscalls executed
system.cpu.kern.syscall::256                        1      2.56%     97.44% # number of syscalls executed
system.cpu.kern.syscall::257                        1      2.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     39                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   331      3.28%      3.28% # number of callpals executed
system.cpu.kern.callpal::tbi                       13      0.13%      3.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  7787     77.11%     80.51% # number of callpals executed
system.cpu.kern.callpal::rdps                     398      3.94%     84.45% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     84.46% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     84.47% # number of callpals executed
system.cpu.kern.callpal::rti                      479      4.74%     89.22% # number of callpals executed
system.cpu.kern.callpal::callsys                   82      0.81%     90.03% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.04%     90.07% # number of callpals executed
system.cpu.kern.callpal::rdunique                1002      9.92%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  10099                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               728                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 381                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  82                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 409                      
system.cpu.kern.mode_good::user                   381                      
system.cpu.kern.mode_good::idle                    28                      
system.cpu.kern.mode_switch_good::kernel     0.561813                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.341463                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.686818                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         4192411500     15.77%     15.77% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1196287000      4.50%     20.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          21192470500     79.73%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      331                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             40905                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              990049                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40905                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.203618                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4561809                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4561809                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       654022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          654022                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       328557                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         328557                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        13668                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13668                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        13857                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        13857                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       982579                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           982579                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       982579                       # number of overall hits
system.cpu.dcache.overall_hits::total          982579                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        53139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         53139                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        65510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65510                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1470                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1470                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            3                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       118649                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118649                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       118649                       # number of overall misses
system.cpu.dcache.overall_misses::total        118649                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   3062631739                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3062631739                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   4335689103                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4335689103                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     79114240                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     79114240                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        39000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        39000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   7398320842                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7398320842                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   7398320842                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7398320842                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       707161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       707161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       394067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       394067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        15138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        15138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        13860                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        13860                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1101228                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1101228                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1101228                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1101228                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.075144                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075144                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.166241                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.166241                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.097107                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.097107                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000216                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000216                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.107742                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.107742                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.107742                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.107742                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 57634.350270                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57634.350270                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 66183.622394                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66183.622394                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 53819.210884                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 53819.210884                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 62354.683495                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62354.683495                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 62354.683495                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62354.683495                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       333773                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6785                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.192778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    86.500000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        19671                       # number of writebacks
system.cpu.dcache.writebacks::total             19671                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        23868                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23868                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        54817                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54817                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          484                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          484                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        78685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        78685                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78685                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        29271                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        29271                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        10693                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10693                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          986                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          986                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        39964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        39964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        39964                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39964                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          975                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          975                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1285                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1285                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2260                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2260                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1699378512                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1699378512                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    773294102                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    773294102                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     47951260                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     47951260                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        34500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        34500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   2472672614                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2472672614                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   2472672614                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2472672614                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    178266500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    178266500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    219322000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    219322000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    397588500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    397588500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.041392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041392                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.027135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.065134                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.065134                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000216                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.036290                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036290                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.036290                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036290                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 58056.728913                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58056.728913                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 72317.787525                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72317.787525                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 48632.109533                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48632.109533                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 61872.500601                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61872.500601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 61872.500601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61872.500601                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 182837.435897                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 182837.435897                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 170678.599222                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 170678.599222                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 175924.115044                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 175924.115044                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             99425                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.989923                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              644017                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             99425                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.477415                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.989923                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1572725                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1572725                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       628450                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          628450                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       628450                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           628450                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       628450                       # number of overall hits
system.cpu.icache.overall_hits::total          628450                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       108177                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        108177                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       108177                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         108177                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       108177                       # number of overall misses
system.cpu.icache.overall_misses::total        108177                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   4834734695                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4834734695                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   4834734695                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4834734695                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   4834734695                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4834734695                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       736627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       736627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       736627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       736627                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       736627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       736627                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.146855                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.146855                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.146855                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.146855                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.146855                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.146855                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 44692.815432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44692.815432                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 44692.815432                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44692.815432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 44692.815432                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44692.815432                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4744                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               101                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.970297                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         8706                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8706                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         8706                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8706                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         8706                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8706                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        99471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        99471                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        99471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        99471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        99471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        99471                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   4254684035                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4254684035                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   4254684035                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4254684035                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   4254684035                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4254684035                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.135036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.135036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.135036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.135036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.135036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.135036                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 42773.110102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42773.110102                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 42773.110102                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42773.110102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 42773.110102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42773.110102                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 427                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  3559424                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        442                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1114                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1114                       # Transaction distribution
system.iobus.trans_dist::WriteReq               56901                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1285                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        55616                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       111510                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  116030                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1755                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4527                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      3560536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  3565063                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               385000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                93000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              490000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2535000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           324323032                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3235000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            55932329                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                55755                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                55755                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               501795                       # Number of tag accesses
system.iocache.tags.data_accesses              501795                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          139                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              139                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        55616                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        55616                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          139                       # number of demand (read+write) misses
system.iocache.demand_misses::total               139                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          139                       # number of overall misses
system.iocache.overall_misses::total              139                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     17150686                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     17150686                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  12026550017                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  12026550017                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     17150686                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     17150686                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     17150686                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     17150686                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          139                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            139                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        55616                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        55616                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          139                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             139                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          139                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            139                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123386.230216                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123386.230216                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 216242.628326                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 216242.628326                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123386.230216                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123386.230216                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123386.230216                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123386.230216                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        106335                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                15497                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.861651                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           55616                       # number of writebacks
system.iocache.writebacks::total                55616                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          139                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        55616                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        55616                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          139                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          139                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          139                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          139                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      9845186                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      9845186                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   9134360175                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   9134360175                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      9845186                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      9845186                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      9845186                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      9845186                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70828.676259                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70828.676259                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 164239.790258                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 164239.790258                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70828.676259                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70828.676259                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70828.676259                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70828.676259                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     70079                       # number of replacements
system.l2.tags.tagsinuse                  2805.017260                       # Cycle average of tags in use
system.l2.tags.total_refs                       74378                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     70079                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.061345                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      494.795961                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1600.577925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   709.643374                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.030200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.097692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.043313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.171205                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          784                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.195007                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2643010                       # Number of tag accesses
system.l2.tags.data_accesses                  2643010                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        57633                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        13208                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   70841                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            19671                       # number of Writeback hits
system.l2.Writeback_hits::total                 19671                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         1798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1798                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         57633                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15006                       # number of demand (read+write) hits
system.l2.demand_hits::total                    72639                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        57633                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15006                       # number of overall hits
system.l2.overall_hits::total                   72639                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        41794                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        17040                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 58834                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 33                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8860                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8860                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        41794                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        25900                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67694                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        41794                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        25900                       # number of overall misses
system.l2.overall_misses::total                 67694                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   3549299756                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1576110766                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5125410522                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        32499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        32499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    741957241                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     741957241                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   3549299756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   2318068007                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5867367763                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   3549299756                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   2318068007                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5867367763                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        99427                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        30248                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              129675                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        19671                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19671                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               44                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        10658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10658                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        99427                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        40906                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               140333                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        99427                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        40906                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              140333                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.420349                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.563343                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.453703                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.831300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.831300                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.420349                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.633159                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.482381                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.420349                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.633159                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.482381                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84923.667416                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 92494.763263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87116.472142                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data   984.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   984.818182                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 83742.352257                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83742.352257                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84923.667416                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 89500.695251                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86674.856900                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84923.667416                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 89500.695251                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86674.856900                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13303                       # number of writebacks
system.l2.writebacks::total                     13303                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        41794                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        17040                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            58834                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            33                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8860                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8860                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        41794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        25900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67694                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        41794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        25900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67694                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          975                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          975                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1285                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1285                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2260                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2260                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   3024318244                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1361567734                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4385885978                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       593027                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       593027                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    632075259                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    632075259                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   3024318244                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1993642993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5017961237                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   3024318244                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1993642993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5017961237                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    164616500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    164616500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    202616000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    202616000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    367232500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    367232500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.420349                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.563343                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.453703                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.831300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.831300                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.420349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.633159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.482381                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.420349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.633159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.482381                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72362.498062                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79904.209742                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74546.792297                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17970.515152                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17970.515152                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71340.322686                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71340.322686                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72362.498062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 76974.632934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74127.119641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72362.498062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 76974.632934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74127.119641                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 168837.435897                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 168837.435897                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 157677.821012                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 157677.821012                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 162492.256637                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 162492.256637                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               59948                       # Transaction distribution
system.membus.trans_dist::ReadResp              59947                       # Transaction distribution
system.membus.trans_dist::WriteReq               1285                       # Transaction distribution
system.membus.trans_dist::WriteResp              1285                       # Transaction distribution
system.membus.trans_dist::Writeback             68919                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        55616                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        55616                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               42                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              42                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8851                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8851                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       166990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       166990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       148727                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       153249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 320239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      7119040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      7119040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4527                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5181376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5185903                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12304943                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              164                       # Total snoops (count)
system.membus.snoop_fanout::samples            194787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  194787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              194787                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4122500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           708890580                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           56428671                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          366748736                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1079214                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       837006                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        50347                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       777417                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          366274                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     47.114226                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           97842                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         3226                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               787853                       # DTB read hits
system.switch_cpus.dtb.read_misses               7465                       # DTB read misses
system.switch_cpus.dtb.read_acv                    62                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           174283                       # DTB read accesses
system.switch_cpus.dtb.write_hits              436759                       # DTB write hits
system.switch_cpus.dtb.write_misses              1688                       # DTB write misses
system.switch_cpus.dtb.write_acv                   78                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           91656                       # DTB write accesses
system.switch_cpus.dtb.data_hits              1224612                       # DTB hits
system.switch_cpus.dtb.data_misses               9153                       # DTB misses
system.switch_cpus.dtb.data_acv                   140                       # DTB access violations
system.switch_cpus.dtb.data_accesses           265939                       # DTB accesses
system.switch_cpus.itb.fetch_hits              242870                       # ITB hits
system.switch_cpus.itb.fetch_misses             11137                       # ITB misses
system.switch_cpus.itb.fetch_acv                  231                       # ITB acv
system.switch_cpus.itb.fetch_accesses          254007                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 11764431                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      3072997                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                5393842                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1079214                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       464116                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3019652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          145784                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               6012                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         4879                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       689786                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        31818                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          235                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            736627                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         35118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              69                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples      6898271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.781912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.113192                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          5875705     85.18%     85.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            86202      1.25%     86.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           123724      1.79%     88.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            81802      1.19%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           153189      2.22%     91.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            67435      0.98%     92.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            83617      1.21%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            49623      0.72%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           376974      5.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      6898271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.091735                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.458487                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          2604753                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       3363588                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            790455                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         74440                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          65035                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        69703                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          7955                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        4725462                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         25277                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          65035                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          2660133                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          770682                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2214506                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            807695                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        380220                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        4520183                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          6412                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24270                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          35860                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         192756                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      3150399                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       5557795                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      5547098                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         9492                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       2507370                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           643023                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       131821                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        17769                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            554296                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       827836                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       466512                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       151552                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        81777                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            4095139                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       161969                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           3934220                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         4230                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       822064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       396479                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       111157                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      6898271                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.570320                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.313998                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      5314534     77.04%     77.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       629464      9.12%     86.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       320990      4.65%     90.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       236932      3.43%     94.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       191345      2.77%     97.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       100017      1.45%     98.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        64079      0.93%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        25239      0.37%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        15671      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6898271                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           10819     11.42%     11.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              9      0.01%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          52145     55.04%     66.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         31762     33.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         1365      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       2555192     64.95%     64.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        10133      0.26%     65.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         4680      0.12%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            6      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         1953      0.05%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     65.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          655      0.02%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       837845     21.30%     86.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       445423     11.32%     98.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        76967      1.96%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        3934220                       # Type of FU issued
system.switch_cpus.iq.rate                   0.334417                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               94735                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.024080                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     14832268                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      5065085                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      3790240                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        33409                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        17735                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        16215                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        4010476                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           17114                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        35827                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       166934                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          376                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3720                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        56821                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1189                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        35874                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          65035                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          494374                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        226140                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      4366387                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        15907                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        827836                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       466512                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       132243                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           4390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        221029                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3720                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        21060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        39983                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        61043                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       3883633                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        799599                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        50588                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                109279                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              1239203                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           582961                       # Number of branches executed
system.switch_cpus.iew.exec_stores             439604                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.330117                       # Inst execution rate
system.switch_cpus.iew.wb_sent                3826727                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               3806455                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           1864038                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           2438198                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.323556                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.764515                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       843596                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        50812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        57206                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      6749179                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.520407                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.502852                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      5497942     81.46%     81.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       574009      8.50%     89.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       224125      3.32%     93.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       116373      1.72%     95.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        79254      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        46321      0.69%     96.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        33588      0.50%     97.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        29742      0.44%     97.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       147825      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      6749179                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      3512321                       # Number of instructions committed
system.switch_cpus.commit.committedOps        3512321                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1070591                       # Number of memory references committed
system.switch_cpus.commit.loads                660900                       # Number of loads committed
system.switch_cpus.commit.membars               23972                       # Number of memory barriers committed
system.switch_cpus.commit.branches             520388                       # Number of branches committed
system.switch_cpus.commit.fp_insts              15955                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           3352859                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        65166                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        78648      2.24%      2.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      2243700     63.88%     66.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         9760      0.28%     66.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     66.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         4595      0.13%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            5      0.00%     66.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         1949      0.06%     66.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     66.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          655      0.02%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       684872     19.50%     86.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411169     11.71%     97.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        76967      2.19%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      3512321                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        147825                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             10897152                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             8861419                       # The number of ROB writes
system.switch_cpus.timesIdled                   73769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 4866160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             41394814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             3435038                       # Number of Instructions Simulated
system.switch_cpus.committedOps               3435038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.424833                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.424833                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.291985                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.291985                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          5026317                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2796369                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              9302                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             8975                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          189536                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          68128                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             130833                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            130768                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1285                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1285                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            19671                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        55703                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              44                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             47                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10658                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10658                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       198898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       106172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                305070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6363328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3886191                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10249519                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           55961                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           218197                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.255925                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.436381                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 162355     74.41%     74.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55842     25.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             218197                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          101491000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           112500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         157369965                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67007013                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.726995                       # Number of seconds simulated
sim_ticks                                1726994684000                       # Number of ticks simulated
final_tick                               4010477994000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 501145                       # Simulator instruction rate (inst/s)
host_op_rate                                   501145                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              173483104                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769044                       # Number of bytes of host memory used
host_seconds                                  9954.83                       # Real time elapsed on the host
sim_insts                                  4988816640                       # Number of instructions simulated
sim_ops                                    4988816640                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     79083008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    930372352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1009455872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     79083008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      79083008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    489436608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       489436608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst      1235672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     14537068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            15772748                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       7647447                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7647447                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     45792271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    538723344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide             296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             584515912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     45792271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45792271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       283403656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            283403656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       283403656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     45792271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    538723344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide            296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            867919568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    15772746                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7764439                       # Number of write requests accepted
system.mem_ctrls.readBursts                  15772746                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7764439                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1005452032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4003712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               491326784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1009455744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            496924096                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  62558                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 87465                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          514                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1017161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            992275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1099708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1058480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            950786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            961442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            884750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            924437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            937245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            835051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           938024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           964751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1035136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1069532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1014322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1027088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            470975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            496399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            471655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            493637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            470471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            481341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            466145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            478994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            482165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            477149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           461186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           495051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           489354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           474786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           484473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           483200                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       453                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1726994677000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              15772746                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7764439                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10812719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3299651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1131370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  448359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16554                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 113699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 128121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 340979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 425895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 452486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 461168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 463096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 464093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 465701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 471343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 473112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 484099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 476439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 473437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 476411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 465293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 462701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 458018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   7202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6125857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.338136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.579448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.858149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2734417     44.64%     44.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1641944     26.80%     71.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       505779      8.26%     79.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       272393      4.45%     84.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       187586      3.06%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       131646      2.15%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       106615      1.74%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        86530      1.41%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       458947      7.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6125857                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       459341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.201796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.963954                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         293954     63.99%     63.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        122927     26.76%     90.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         22901      4.99%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         9666      2.10%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159         5192      1.13%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191         2527      0.55%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         1167      0.25%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          527      0.11%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          229      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           98      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           62      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           39      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           24      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        459341                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       459341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.713032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.616302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.390710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        459154     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            59      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             2      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           19      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           10      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            6      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            8      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::848-863            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        459341                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 231347205964                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            525913230964                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                78550940000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14725.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33475.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       582.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       284.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    584.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    287.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 11778516                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5482806                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      73373.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              23223942000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12671793750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             61945033800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            25179504480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         114694011120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         865304105175                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         294567229500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1397585619825                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            795.887112                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 463998435936                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   57668260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1205331318314                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              23488542000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12816168750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             61469187000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            25248859920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         114694011120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         876839304330                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         284448633750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1399004706870                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            796.695244                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 447282208186                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   57668260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1222048432564                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      606                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    1132904                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    52783     38.90%     38.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     113      0.08%     38.99% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1768      1.30%     40.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   81011     59.71%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               135675                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     52783     49.12%     49.12% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      113      0.11%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1768      1.65%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    52783     49.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                107447                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1685603217000     97.60%     97.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               142830000      0.01%     97.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1648866500      0.10%     97.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             39583359500      2.29%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1726978273000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.651553                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.791944                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         34      3.05%      3.05% # number of syscalls executed
system.cpu.kern.syscall::4                         20      1.80%      4.85% # number of syscalls executed
system.cpu.kern.syscall::17                       433     38.87%     43.72% # number of syscalls executed
system.cpu.kern.syscall::45                         1      0.09%     43.81% # number of syscalls executed
system.cpu.kern.syscall::71                        50      4.49%     48.29% # number of syscalls executed
system.cpu.kern.syscall::73                        24      2.15%     50.45% # number of syscalls executed
system.cpu.kern.syscall::74                       361     32.41%     82.85% # number of syscalls executed
system.cpu.kern.syscall::75                       191     17.15%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                   1114                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                  5397      1.85%      1.85% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.00%      1.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                119444     40.89%     42.74% # number of callpals executed
system.cpu.kern.callpal::rdps                    8055      2.76%     45.50% # number of callpals executed
system.cpu.kern.callpal::rti                    14350      4.91%     50.41% # number of callpals executed
system.cpu.kern.callpal::callsys                 5348      1.83%     52.24% # number of callpals executed
system.cpu.kern.callpal::imb                        6      0.00%     52.24% # number of callpals executed
system.cpu.kern.callpal::rdunique              139513     47.76%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 292119                       # number of callpals executed
system.cpu.kern.mode_switch::kernel             19422                       # number of protection mode switches
system.cpu.kern.mode_switch::user               13967                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                 325                       # number of protection mode switches
system.cpu.kern.mode_good::kernel               14026                      
system.cpu.kern.mode_good::user                 13967                      
system.cpu.kern.mode_good::idle                    59                      
system.cpu.kern.mode_switch_good::kernel     0.722171                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.181538                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.832058                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        98452067000      5.70%      5.70% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1416859232500     82.04%     87.74% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         211666973500     12.26%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     5397                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements          20254307                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           922324734                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20254307                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.537215                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          359                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4105171967                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4105171967                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    729977153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       729977153                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    191789053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      191789053                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       258799                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       258799                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       281473                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       281473                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    921766206                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        921766206                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    921766206                       # number of overall hits
system.cpu.dcache.overall_hits::total       921766206                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     44141006                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      44141006                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     54737818                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     54737818                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data        43994                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        43994                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data          119                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     98878824                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       98878824                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     98878824                       # number of overall misses
system.cpu.dcache.overall_misses::total      98878824                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 2400893365350                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2400893365350                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 3514409945332                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3514409945332                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data   2967992114                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2967992114                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data      3212079                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total      3212079                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 5915303310682                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5915303310682                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 5915303310682                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5915303310682                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    774118159                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    774118159                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    246526871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    246526871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       302793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       302793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       281592                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       281592                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1020645030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1020645030                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1020645030                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1020645030                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.057021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057021                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.222036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.222036                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.145294                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.145294                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000423                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000423                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.096879                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.096879                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.096879                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.096879                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 54391.451009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54391.451009                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 64204.421618                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64204.421618                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 67463.565804                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 67463.565804                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 26992.260504                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 26992.260504                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 59823.762777                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59823.762777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 59823.762777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59823.762777                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    130124554                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        37442                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2900551                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             303                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.862012                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   123.570957                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     10878826                       # number of writebacks
system.cpu.dcache.writebacks::total          10878826                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     28992732                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     28992732                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     49663405                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     49663405                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data        11791                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total        11791                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     78656137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     78656137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     78656137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     78656137                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     15148274                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15148274                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      5074413                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5074413                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data        32203                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        32203                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data          119                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total          119                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     20222687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20222687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     20222687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20222687                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data         1138                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1138                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         3697                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3697                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         4835                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4835                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 880761432827                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 880761432827                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 412414295872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 412414295872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data   2165881576                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2165881576                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data      3033421                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total      3033421                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1293175728699                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1293175728699                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1293175728699                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1293175728699                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    184678500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    184678500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    708753500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    708753500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    893432000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    893432000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.019568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019568                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.020584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.106353                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.106353                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000423                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000423                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.019814                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019814                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.019814                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019814                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 58142.692219                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58142.692219                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 81273.301143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81273.301143                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 67257.136788                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67257.136788                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 25490.932773                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 25490.932773                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 63946.780598                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63946.780598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 63946.780598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63946.780598                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 162283.391916                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 162283.391916                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 191710.440898                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 191710.440898                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 184784.281282                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 184784.281282                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements           1764379                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.620808                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           561427246                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1764379                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            318.201048                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.620808                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999259                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1128785427                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1128785427                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    561549523                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       561549523                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    561549523                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        561549523                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    561549523                       # number of overall hits
system.cpu.icache.overall_hits::total       561549523                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1960621                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1960621                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1960621                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1960621                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1960621                       # number of overall misses
system.cpu.icache.overall_misses::total       1960621                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 127664628563                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 127664628563                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 127664628563                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 127664628563                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 127664628563                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 127664628563                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    563510144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    563510144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    563510144                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    563510144                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    563510144                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    563510144                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003479                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003479                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003479                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003479                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003479                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003479                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 65114.383944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65114.383944                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 65114.383944                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65114.383944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 65114.383944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65114.383944                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        62880                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          385                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1170                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.743590                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          385                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       195484                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       195484                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       195484                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       195484                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       195484                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       195484                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1765137                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1765137                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1765137                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1765137                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1765137                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1765137                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 113719681996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 113719681996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 113719681996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 113719681996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 113719681996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 113719681996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003132                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003132                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003132                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 64425.414002                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64425.414002                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 64425.414002                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64425.414002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 64425.414002                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64425.414002                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 912                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  7487488                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        916                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1375                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1375                       # Transaction distribution
system.iobus.trans_dist::WriteReq              120689                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3697                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       116992                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         4214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5424                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9670                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       234458                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       234458                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  244128                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        16856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3051                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        20035                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      7489384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      7489384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  7509419                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              4101000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                24000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4407000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           681429748                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5973000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           117552563                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements               117229                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               117229                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1055061                       # Number of tag accesses
system.iocache.tags.data_accesses             1055061                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          237                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              237                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       116992                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       116992                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          237                       # number of demand (read+write) misses
system.iocache.demand_misses::total               237                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          237                       # number of overall misses
system.iocache.overall_misses::total              237                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     29776637                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     29776637                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  25748530548                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  25748530548                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     29776637                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     29776637                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     29776637                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     29776637                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          237                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            237                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       116992                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       116992                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          237                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             237                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          237                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            237                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125639.818565                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125639.818565                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 220087.959416                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 220087.959416                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125639.818565                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125639.818565                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125639.818565                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125639.818565                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        244466                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                37477                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.523094                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          116992                       # number of writebacks
system.iocache.writebacks::total               116992                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          237                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          237                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       116992                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       116992                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          237                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          237                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     17279137                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     17279137                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  19664321174                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  19664321174                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     17279137                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     17279137                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     17279137                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     17279137                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 72907.751055                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 72907.751055                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 168082.613974                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 168082.613974                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 72907.751055                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 72907.751055                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 72907.751055                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 72907.751055                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  17657256                       # number of replacements
system.l2.tags.tagsinuse                  2633.650079                       # Cycle average of tags in use
system.l2.tags.total_refs                    10165796                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17657256                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.575729                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      852.157801                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   241.426117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1540.066161                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.052012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.014735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.093998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.160745                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1724                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          764                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.186035                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 549099416                       # Number of tag accesses
system.l2.tags.data_accesses                549099416                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       528481                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      5612550                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 6141031                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         10878826                       # number of Writeback hits
system.l2.Writeback_hits::total              10878826                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          150                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  150                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data           39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 39                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       104416                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104416                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        528481                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5716966                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6245447                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       528481                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5716966                       # number of overall hits
system.l2.overall_hits::total                 6245447                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst      1235675                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      9567584                       # number of ReadReq misses
system.l2.ReadReq_misses::total              10803259                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data          405                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                405                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data           80                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               80                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data      4969786                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4969786                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst      1235675                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     14537370                       # number of demand (read+write) misses
system.l2.demand_misses::total               15773045                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst      1235675                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     14537370                       # number of overall misses
system.l2.overall_misses::total              15773045                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst 106385243556                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 808080165560                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    914465409116                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       784478                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       784478                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data       592481                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       592481                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 406078600977                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  406078600977                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst 106385243556                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1214158766537                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1320544010093                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst 106385243556                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1214158766537                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1320544010093                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      1764156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     15180134                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            16944290                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     10878826                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          10878826                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          555                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              555                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data          119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            119                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      5074202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5074202                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1764156                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     20254336                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             22018492                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1764156                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     20254336                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            22018492                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.700434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.630270                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.637575                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.729730                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.729730                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.672269                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.672269                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.979422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.979422                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.700434                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.717741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.716354                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.700434                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.717741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.716354                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 86094.841731                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84460.211226                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84647.179996                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  1936.982716                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1936.982716                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data  7406.012500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7406.012500                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81709.474206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81709.474206                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 86094.841731                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83519.836569                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83721.564865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 86094.841731                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83519.836569                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83721.564865                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              7530455                       # number of writebacks
system.l2.writebacks::total                   7530455                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst      1235675                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      9567584                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         10803259                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data          405                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           405                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data           80                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           80                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      4969786                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4969786                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst      1235675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     14537370                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15773045                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst      1235675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     14537370                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15773045                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data         1138                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1138                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         3697                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3697                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         4835                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4835                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  90847180944                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 688159711940                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 779006892884                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      7381339                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7381339                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data      1426579                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1426579                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 344040452023                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 344040452023                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  90847180944                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1032200163963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1123047344907                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  90847180944                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1032200163963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1123047344907                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    168746500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    168746500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    660692500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    660692500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    829439000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    829439000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.700434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.630270                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.637575                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.729730                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.729730                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.672269                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.672269                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.979422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.979422                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.700434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.717741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.716354                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.700434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.717741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.716354                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73520.287247                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71926.174041                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72108.508450                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18225.528395                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18225.528395                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17832.237500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17832.237500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69226.411766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69226.411766                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 73520.287247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71003.225753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71200.414689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 73520.287247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71003.225753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71200.414689                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 148283.391916                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 148283.391916                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 178710.440898                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 178710.440898                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 171548.914168                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 171548.914168                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq            10804634                       # Transaction distribution
system.membus.trans_dist::ReadResp           10804607                       # Transaction distribution
system.membus.trans_dist::WriteReq               3697                       # Transaction distribution
system.membus.trans_dist::WriteResp              3697                       # Transaction distribution
system.membus.trans_dist::Writeback           7647447                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       116992                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       116992                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              434                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             80                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             514                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4969757                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4969757                       # Transaction distribution
system.membus.trans_dist::BadAddressError           29                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       351221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       351221                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39077210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     39086938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39438159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     14975488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     14975488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        20035                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1491404480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1491424515                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1506400003                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              478                       # Total snoops (count)
system.membus.snoop_fanout::samples          23543494                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                23543494    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            23543494                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9458998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         59264269992                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               32000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          118576437                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        84012967175                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       499526015                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    404433376                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1936023                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    287196985                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       222860565                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     77.598504                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         8903407                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       103618                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            917563281                       # DTB read hits
system.switch_cpus.dtb.read_misses            2018663                       # DTB read misses
system.switch_cpus.dtb.read_acv                  1947                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        910853077                       # DTB read accesses
system.switch_cpus.dtb.write_hits           255848973                       # DTB write hits
system.switch_cpus.dtb.write_misses            325161                       # DTB write misses
system.switch_cpus.dtb.write_acv                  925                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       244690327                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1173412254                       # DTB hits
system.switch_cpus.dtb.data_misses            2343824                       # DTB misses
system.switch_cpus.dtb.data_acv                  2872                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1155543404                       # DTB accesses
system.switch_cpus.itb.fetch_hits           554607755                       # ITB hits
system.switch_cpus.itb.fetch_misses            101809                       # ITB misses
system.switch_cpus.itb.fetch_acv                33316                       # ITB acv
system.switch_cpus.itb.fetch_accesses       554709564                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               3033600954                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    619313256                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             5492928324                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           499526015                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    231763972                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            2262127497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         8237968                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              13436                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles       206974                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4011606                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        56927                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         2542                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         563510156                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1694575                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes              40                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2889851222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.900765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.147006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2015161390     69.73%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         34617107      1.20%     70.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         55519964      1.92%     72.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         39823287      1.38%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        120174596      4.16%     78.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22947981      0.79%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         76881918      2.66%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         26728201      0.92%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        497996778     17.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2889851222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.164664                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.810696                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        443238842                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1658700248                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         646254086                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     137637452                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4020594                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     74460530                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         99545                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     5404827330                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        235731                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4020594                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        491856988                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       689792378                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    349181305                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         727108989                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     627890968                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     5382729714                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      57833115                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      119905979                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      274408058                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      123743774                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   4268370106                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7306073132                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   6220121558                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1082717817                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    4160714397                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        107655712                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     25195553                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       374256                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         728575892                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    915199080                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    261646291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    144426932                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     97366753                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         5009960812                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     11005004                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        4989111747                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       436649                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    134348490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     57698225                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     10006210                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2889851222                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.726425                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.195205                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1427737971     49.41%     49.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    296438458     10.26%     59.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    266962429      9.24%     68.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    252526576      8.74%     77.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    229805087      7.95%     85.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    174662923      6.04%     91.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    132754695      4.59%     96.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     59599094      2.06%     98.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     49363989      1.71%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2889851222                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        19198676     10.40%     10.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        5408942      2.93%     13.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        763425      0.41%     13.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        120350      0.07%     13.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt          4013      0.00%     13.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     58357564     31.62%     45.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv      81891928     44.38%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       16641313      9.02%     98.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2144931      1.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      6430058      0.13%      0.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    3111433065     62.36%     62.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    100969130      2.02%     64.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     64.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    361743704      7.25%     71.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     35420786      0.71%     72.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     10389454      0.21%     72.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    154457718      3.10%     75.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     21412884      0.43%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    921248959     18.47%     94.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    256452902      5.14%     99.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      9153087      0.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4989111747                       # Type of FU issued
system.switch_cpus.iq.rate                   1.644617                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           184531142                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.036987                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  10994396821                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   4152127346                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4022934977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   2058645685                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1003433387                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    948082661                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     4066163247                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      1101049584                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    133709121                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     26753810                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        22732                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       261327                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     14819781                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3087                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     11102322                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4020594                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       243110986                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     134121617                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   5363525798                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1795600                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     915199080                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    261646291                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     10535891                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        4719219                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     126723479                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       261327                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1028694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2051196                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      3079890                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    4985490596                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     919878844                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3621150                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             342559982                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1176073665                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        455929779                       # Number of branches executed
system.switch_cpus.iew.exec_stores          256194821                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.643423                       # Inst execution rate
system.switch_cpus.iew.wb_sent             4974032506                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            4971017638                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        3567549697                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        4261648933                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.638652                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.837129                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    136203430                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       998794                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2970537                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2870161152                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.818965                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.920651                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1728686474     60.23%     60.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    292756584     10.20%     70.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    152387986      5.31%     75.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     77678746      2.71%     78.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     57616434      2.01%     80.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     62197173      2.17%     82.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     52766021      1.84%     84.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     36467428      1.27%     85.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    409604306     14.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2870161152                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   5220722965                       # Number of instructions committed
system.switch_cpus.commit.committedOps     5220722965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1135271782                       # Number of memory references committed
system.switch_cpus.commit.loads             888445272                       # Number of loads committed
system.switch_cpus.commit.membars              377002                       # Number of memory barriers committed
system.switch_cpus.commit.branches          447279964                       # Number of branches committed
system.switch_cpus.commit.fp_insts          919600331                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        4268704110                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7266705                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    340535678      6.52%      6.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   3065261597     58.71%     65.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    100912158      1.93%     67.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     67.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd    353081386      6.76%     73.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     34208663      0.66%     74.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10388695      0.20%     74.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult    151667869      2.91%     77.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv     19846622      0.38%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    888822274     17.02%     95.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    246844943      4.73%     99.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      9153080      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   5220722965                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     409604306                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           7806550751                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         10733560928                       # The number of ROB writes
system.switch_cpus.timesIdled                 1536086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               143749732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles            420388442                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          4886617330                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4886617330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.620798                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.620798                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.610831                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.610831                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       6175947567                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3453251660                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1063760181                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        771673604                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads      1218941177                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        7750330                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           16946646                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          16946548                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3697                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3697                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         10878826                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       117267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             555                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           119                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            674                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5074202                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5074202                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           29                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3529295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     51398682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              54927977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    112906112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1992551171                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2105457283                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          118651                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         33021312                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.003558                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059546                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               32903808     99.64%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 117504      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33021312                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27332578999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           249000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2894197227                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33213366764                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004013                       # Number of seconds simulated
sim_ticks                                  4012770000                       # Number of ticks simulated
final_tick                               4014490764000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              348295502                       # Simulator instruction rate (inst/s)
host_op_rate                                348295326                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              279905664                       # Simulator tick rate (ticks/s)
host_mem_usage                                 770068                       # Number of bytes of host memory used
host_seconds                                    14.34                       # Real time elapsed on the host
sim_insts                                  4993212162                       # Number of instructions simulated
sim_ops                                    4993212162                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       802944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      1936704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2739648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       802944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        802944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1222720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1222720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        12546                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        30261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               42807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         19105                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19105                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    200097190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    482635187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             682732377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    200097190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        200097190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       304707222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304707222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       304707222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    200097190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    482635187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            987439599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       42807                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19105                       # Number of write requests accepted
system.mem_ctrls.readBursts                     42807                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19105                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2728192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1222080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2739648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1222720                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    179                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1314                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4012718500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 42807                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19105                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.410653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.207422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.055450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11108     53.84%     53.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5146     24.94%     78.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1524      7.39%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          739      3.58%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          490      2.37%     92.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          316      1.53%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          247      1.20%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          163      0.79%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          900      4.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20633                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.861592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.313491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.413712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             94      8.13%      8.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           268     23.18%     31.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           237     20.50%     51.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           193     16.70%     68.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           117     10.12%     78.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            74      6.40%     85.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            59      5.10%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            25      2.16%     92.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            26      2.25%     94.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            14      1.21%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            12      1.04%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            5      0.43%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            6      0.52%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            6      0.52%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            5      0.43%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.17%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.26%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.09%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.17%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      0.26%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.09%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            3      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1156                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.518166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.491429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.968159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              880     76.12%     76.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.04%     77.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              217     18.77%     95.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               38      3.29%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.52%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1156                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    751262750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1550537750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  213140000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17623.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36373.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       679.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       304.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    682.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    29988                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11095                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.09                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      64813.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              23293698120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              12709855125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             62088218400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            25236398880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         114955919520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         867739315320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         294837031500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1400860436865                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            795.934484                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    434403250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     133900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3441615500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              23574703320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12863181375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             61658110800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            25315597440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         114955919520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         879420052575                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         284590770750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1402378335780                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            796.796917                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    220563250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     133900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3654730750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      20518                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     8127     49.50%     49.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.05%     49.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.02%     49.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8280     50.43%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16419                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8125     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.05%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.02%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8125     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16262                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2919203000     72.48%     72.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 7846000      0.19%     72.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4119000      0.10%     72.78% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1096334000     27.22%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4027502000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999754                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.981280                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.990438                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      3.12%      3.12% # number of syscalls executed
system.cpu.kern.syscall::3                          2      6.25%      9.38% # number of syscalls executed
system.cpu.kern.syscall::4                          5     15.62%     25.00% # number of syscalls executed
system.cpu.kern.syscall::6                          4     12.50%     37.50% # number of syscalls executed
system.cpu.kern.syscall::17                         1      3.12%     40.62% # number of syscalls executed
system.cpu.kern.syscall::19                         2      6.25%     46.88% # number of syscalls executed
system.cpu.kern.syscall::33                         1      3.12%     50.00% # number of syscalls executed
system.cpu.kern.syscall::45                         4     12.50%     62.50% # number of syscalls executed
system.cpu.kern.syscall::48                         1      3.12%     65.62% # number of syscalls executed
system.cpu.kern.syscall::54                         1      3.12%     68.75% # number of syscalls executed
system.cpu.kern.syscall::59                         1      3.12%     71.88% # number of syscalls executed
system.cpu.kern.syscall::71                         5     15.62%     87.50% # number of syscalls executed
system.cpu.kern.syscall::73                         2      6.25%     93.75% # number of syscalls executed
system.cpu.kern.syscall::74                         1      3.12%     96.88% # number of syscalls executed
system.cpu.kern.syscall::130                        1      3.12%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     32                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   128      0.73%      0.73% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.03%      0.77% # number of callpals executed
system.cpu.kern.callpal::swpipl                 16186     92.83%     93.59% # number of callpals executed
system.cpu.kern.callpal::rdps                      18      0.10%     93.70% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     93.70% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     93.71% # number of callpals executed
system.cpu.kern.callpal::rti                      221      1.27%     94.98% # number of callpals executed
system.cpu.kern.callpal::callsys                   51      0.29%     95.27% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.05%     95.32% # number of callpals executed
system.cpu.kern.callpal::rdunique                 816      4.68%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  17437                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               349                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 209                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 209                      
system.cpu.kern.mode_good::user                   209                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.598854                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749104                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2995874500     74.39%     74.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1031627500     25.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      128                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             38588                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1166349                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39100                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.829898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5215972                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5215972                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       755857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          755857                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       352415                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         352415                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        20373                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        20373                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        21472                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        21472                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1108272                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1108272                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1108272                       # number of overall hits
system.cpu.dcache.overall_hits::total         1108272                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        65573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65573                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        76981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76981                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1674                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1674                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       142554                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         142554                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       142554                       # number of overall misses
system.cpu.dcache.overall_misses::total        142554                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   4530193500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4530193500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5695123864                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5695123864                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    128841500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    128841500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  10225317364                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10225317364                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  10225317364                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10225317364                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       821430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       821430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       429396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       429396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        22047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        22047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        21473                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        21473                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1250826                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1250826                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1250826                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1250826                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.079828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.079828                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.179277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.179277                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.075929                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.075929                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000047                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000047                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.113968                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.113968                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.113968                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.113968                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 69086.262639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69086.262639                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 73980.902612                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73980.902612                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 76966.248507                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76966.248507                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 71729.431401                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71729.431401                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 71729.431401                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71729.431401                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       447609                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          529                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8548                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.364179                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   132.250000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        24058                       # number of writebacks
system.cpu.dcache.writebacks::total             24058                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        42283                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        42283                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        62627                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62627                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          718                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          718                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       104910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       104910                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       104910                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       104910                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        23290                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23290                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        14354                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14354                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          956                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          956                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        37644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        37644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        37644                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37644                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          136                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          136                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          436                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          436                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1608017750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1608017750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1112479376                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1112479376                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     68150000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     68150000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   2720497126                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2720497126                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   2720497126                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2720497126                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     67443000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     67443000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     30413500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     30413500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data     97856500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     97856500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.028353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.033428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.043362                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.043362                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000047                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.030095                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030095                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.030095                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030095                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69043.269644                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69043.269644                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 77503.091542                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77503.091542                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 71286.610879                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71286.610879                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 72269.076772                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72269.076772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 72269.076772                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72269.076772                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       224810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       224810                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223628.676471                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223628.676471                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 224441.513761                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 224441.513761                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             18857                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.875827                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              928705                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             19369                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             47.948010                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.875827                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999757                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          435                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1662183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1662183                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       799557                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          799557                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       799557                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           799557                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       799557                       # number of overall hits
system.cpu.icache.overall_hits::total          799557                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        22097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22097                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        22097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22097                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        22097                       # number of overall misses
system.cpu.icache.overall_misses::total         22097                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1352236493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1352236493                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1352236493                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1352236493                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1352236493                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1352236493                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       821654                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       821654                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       821654                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       821654                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       821654                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       821654                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.026893                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.026893                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.026893                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.026893                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.026893                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.026893                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 61195.478708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61195.478708                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 61195.478708                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61195.478708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 61195.478708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61195.478708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3790                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                54                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.185185                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         3222                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3222                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         3222                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3222                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         3222                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3222                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        18875                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        18875                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        18875                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        18875                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        18875                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        18875                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1135665256                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1135665256                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1135665256                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1135665256                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1135665256                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1135665256                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.022972                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022972                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.022972                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022972                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.022972                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022972                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 60167.695682                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60167.695682                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 60167.695682                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60167.695682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 60167.695682                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60167.695682                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 136                       # Transaction distribution
system.iobus.trans_dist::WriteResp                136                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           96                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      576                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                16000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              736000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     47057                       # number of replacements
system.l2.tags.tagsinuse                  3141.906033                       # Cycle average of tags in use
system.l2.tags.total_refs                       23257                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     49374                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.471037                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      996.995023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   856.505761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1288.405248                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.060852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.052277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.078638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.191767                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          755                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.141418                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1364960                       # Number of tag accesses
system.l2.tags.data_accesses                  1364960                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         6312                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6037                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12349                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            24058                       # number of Writeback hits
system.l2.Writeback_hits::total                 24058                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         2290                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2290                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          6312                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          8327                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14639                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         6312                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         8327                       # number of overall hits
system.l2.overall_hits::total                   14639                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        12546                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        18198                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 30744                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        12063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12063                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        12546                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        30261                       # number of demand (read+write) misses
system.l2.demand_misses::total                  42807                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        12546                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        30261                       # number of overall misses
system.l2.overall_misses::total                 42807                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1050372500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1586680250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2637052750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        32499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        32499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   1072973000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1072973000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1050372500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   2659653250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3710025750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1050372500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   2659653250                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3710025750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        18858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        24235                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               43093                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        24058                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             24058                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        14353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14353                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        18858                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        38588                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                57446                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        18858                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        38588                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               57446                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.665288                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.750897                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.713434                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.416667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.416667                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.840451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.840451                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.665288                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.784208                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.745169                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.665288                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.784208                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.745169                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83721.704129                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87189.814815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85774.549506                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  6499.800000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6499.800000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88947.442593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88947.442593                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83721.704129                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87890.461320                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86668.669844                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83721.704129                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87890.461320                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86668.669844                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19105                       # number of writebacks
system.l2.writebacks::total                     19105                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        12546                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        18198                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            30744                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        12063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12063                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        12546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        30261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             42807                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        12546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        30261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            42807                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          136                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          136                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          436                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          436                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    892873000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1358625250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2251498250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        90005                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        90005                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    923174000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    923174000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    892873000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   2281799250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3174672250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    892873000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   2281799250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3174672250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     63243000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     63243000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     28645500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     28645500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data     91888500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     91888500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.665288                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.750897                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.713434                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.416667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.840451                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.840451                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.665288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.784208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.745169                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.665288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.784208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.745169                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71167.941974                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 74657.943181                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73233.744796                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        18001                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18001                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 76529.387383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76529.387383                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71167.941974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 75403.960543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74162.455907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71167.941974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 75403.960543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74162.455907                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data       210810                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       210810                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210628.676471                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210628.676471                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210753.440367                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210753.440367                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               31044                       # Transaction distribution
system.membus.trans_dist::ReadResp              31044                       # Transaction distribution
system.membus.trans_dist::WriteReq                136                       # Transaction distribution
system.membus.trans_dist::WriteResp               136                       # Transaction distribution
system.membus.trans_dist::Writeback             19105                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12063                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12063                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       104729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       105601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 105601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3962368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3962944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3962944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             62353                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   62353    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               62353                       # Request fanout histogram
system.membus.reqLayer0.occupancy              676999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           150514000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy          228909745                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1668592                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1431305                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        27286                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1163243                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          376147                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     32.336064                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           85887                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          726                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               905972                       # DTB read hits
system.switch_cpus.dtb.read_misses               6988                       # DTB read misses
system.switch_cpus.dtb.read_acv                    23                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           181259                       # DTB read accesses
system.switch_cpus.dtb.write_hits              504885                       # DTB write hits
system.switch_cpus.dtb.write_misses              3163                       # DTB write misses
system.switch_cpus.dtb.write_acv                   55                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           96318                       # DTB write accesses
system.switch_cpus.dtb.data_hits              1410857                       # DTB hits
system.switch_cpus.dtb.data_misses              10151                       # DTB misses
system.switch_cpus.dtb.data_acv                    78                       # DTB access violations
system.switch_cpus.dtb.data_accesses           277577                       # DTB accesses
system.switch_cpus.itb.fetch_hits              283223                       # ITB hits
system.switch_cpus.itb.fetch_misses              2123                       # ITB misses
system.switch_cpus.itb.fetch_acv                   90                       # ITB acv
system.switch_cpus.itb.fetch_accesses          285346                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  8025540                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      1326351                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                7044180                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1668592                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       462034                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               5304210                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          111566                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         1138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        52453                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          138                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            821654                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         19735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      6740089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.045117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.461492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          5502181     81.63%     81.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            98290      1.46%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           104563      1.55%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           110882      1.65%     86.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           157712      2.34%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            56299      0.84%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            73455      1.09%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            42611      0.63%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           594096      8.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      6740089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.207910                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.877720                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           972841                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4721230                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            883781                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        108998                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          53239                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        78132                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2591                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        5970763                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          7458                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          53239                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          1043115                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          975573                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      3248949                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            919590                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        499623                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        5667093                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         11336                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          43231                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          28876                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         256578                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      4123726                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       7231234                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      7219093                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        10929                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       3340182                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           783541                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       171436                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        23845                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            807776                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       943949                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       546836                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       179373                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        71452                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            5225465                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       226675                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           5031549                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         3704                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      1056620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       489994                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       153302                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      6740089                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.746511                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.553529                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4885597     72.49%     72.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       683198     10.14%     82.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       361811      5.37%     87.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       259176      3.85%     91.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       225828      3.35%     95.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       126920      1.88%     97.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        98842      1.47%     98.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        73499      1.09%     99.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        25218      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6740089                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           36788     30.76%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     30.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          54040     45.19%     75.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         28760     24.05%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         1979      0.04%      0.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3437661     68.32%     68.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        12578      0.25%     68.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     68.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         5026      0.10%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            2      0.00%     68.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         2234      0.04%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     68.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          988      0.02%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       960549     19.09%     87.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       513637     10.21%     98.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        96894      1.93%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        5031549                       # Type of FU issued
system.switch_cpus.iq.rate                   0.626942                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              119588                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023768                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     16893838                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      6497394                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4889457                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        32641                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        16804                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        15908                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        5132609                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           16549                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        27968                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       174543                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          245                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         5526                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        95610                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         3078                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        39125                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          53239                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          504026                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        275519                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      5519356                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         8097                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        943949                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       546836                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       190315                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3163                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        271622                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         5526                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        11966                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        36206                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        48172                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       4975464                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        915300                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        56085                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 67216                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              1423834                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           681409                       # Number of branches executed
system.switch_cpus.iew.exec_stores             508534                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.619954                       # Inst execution rate
system.switch_cpus.iew.wb_sent                4922981                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               4905365                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           2811170                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           3636005                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.611219                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.773148                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      1054381                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        73373                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        45260                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      6569602                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.675677                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.747039                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      5066189     77.12%     77.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       698516     10.63%     87.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       256880      3.91%     91.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       105014      1.60%     93.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        96576      1.47%     94.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        46745      0.71%     95.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        37040      0.56%     96.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        31791      0.48%     96.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       230851      3.51%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      6569602                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      4438932                       # Number of instructions committed
system.switch_cpus.commit.committedOps        4438932                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1220632                       # Number of memory references committed
system.switch_cpus.commit.loads                769406                       # Number of loads committed
system.switch_cpus.commit.membars               33648                       # Number of memory barriers committed
system.switch_cpus.commit.branches             607539                       # Number of branches committed
system.switch_cpus.commit.fp_insts              15570                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           4281597                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        69314                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        45388      1.02%      1.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3021925     68.08%     69.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        11835      0.27%     69.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     69.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         5017      0.11%     69.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            1      0.00%     69.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         2231      0.05%     69.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     69.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          988      0.02%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       803054     18.09%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       451598     10.17%     97.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        96894      2.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      4438932                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        230851                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             11791998                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            11157696                       # The number of ROB writes
system.switch_cpus.timesIdled                   13674                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1285451                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             4395522                       # Number of Instructions Simulated
system.switch_cpus.committedOps               4395522                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.825845                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.825845                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.547692                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.547692                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          6577750                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         3728574                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             10658                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            10206                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          166386                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          92054                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              43410                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             43410                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               136                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              136                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            24058                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14353                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14353                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        37733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       102132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                139865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1206912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4009920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5216832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              17                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            81970                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  81970    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              81970                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           65111000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          30789244                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          63315505                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
