// Seed: 3511224842
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  reg id_3 = id_2, id_4;
  assign id_1 = 1'b0;
  assign id_1 = id_4;
  if (id_2) wire id_5;
  wire id_6;
  module_0(); id_7 :
  assert property (@(1 != 1) 1)
  else begin
    if (1) begin
      id_4 = 1;
    end
  end
  always
  fork : id_8
    $display;
    id_4 <= id_1;
  join
  always_ff @(1 or posedge 1'b0 * id_8 - id_4);
endmodule
