name: carry-lookahead-adder
tasks:
  - name: help
    mdc_work: SystemVerilog/sim
    compute_size: dev1
    commands:
      - dsim -top work.carry_lookahead_adder_tb -F filelist.txt +acc+b -waves waves.mxd
    outputs:
      artifacts: 
        - name: waves_relative
          path: SystemVerilog/sim/waves.mxd
        - name: work
          path: .