<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Radar_VHDL\gowin\test_dot\src\main.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 20 17:18:38 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>main</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.656s, Elapsed time = 0h 0m 0.682s, Peak memory usage = 250.262MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.075s, Peak memory usage = 250.262MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.03s, Peak memory usage = 250.262MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.258s, Peak memory usage = 250.262MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 250.262MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 250.262MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 250.262MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 250.262MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.072s, Peak memory usage = 250.262MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 250.262MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 250.262MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 11s, Elapsed time = 0h 0m 11s, Peak memory usage = 250.262MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.087s, Peak memory usage = 250.262MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 250.262MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 12s, Elapsed time = 0h 0m 12s, Peak memory usage = 250.262MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>129</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>751</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>76</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>178</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>497</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>94</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>94</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTALU36X18</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>850(756 LUT, 94 ALU) / 4608</td>
<td>19%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>129 / 3573</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 3573</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>129 / 3573</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 10</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>count_t/n98_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>count_t/n98_s2/F </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>75.721(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>count_t/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>dis/mult_5_s2/DOUT[22]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s75/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n115_s75/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s72/I1</td>
</tr>
<tr>
<td>3.829</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n115_s72/F</td>
</tr>
<tr>
<td>4.540</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s67/I1</td>
</tr>
<tr>
<td>5.355</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n115_s67/F</td>
</tr>
<tr>
<td>6.066</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s169/I1</td>
</tr>
<tr>
<td>6.880</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n114_s169/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s118/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>dis/n114_s118/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s133/I1</td>
</tr>
<tr>
<td>9.932</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n114_s133/F</td>
</tr>
<tr>
<td>10.643</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s93/I1</td>
</tr>
<tr>
<td>11.458</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n114_s93/F</td>
</tr>
<tr>
<td>12.169</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s62/I0</td>
</tr>
<tr>
<td>12.934</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n114_s62/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s95/I1</td>
</tr>
<tr>
<td>14.459</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n114_s95/F</td>
</tr>
<tr>
<td>15.171</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s77/I2</td>
</tr>
<tr>
<td>15.780</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n114_s77/F</td>
</tr>
<tr>
<td>16.491</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s61/I1</td>
</tr>
<tr>
<td>17.306</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n114_s61/F</td>
</tr>
<tr>
<td>18.017</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s46/I1</td>
</tr>
<tr>
<td>18.831</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n114_s46/F</td>
</tr>
<tr>
<td>19.543</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s31/I1</td>
</tr>
<tr>
<td>20.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n114_s31/F</td>
</tr>
<tr>
<td>21.068</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s22/I1</td>
</tr>
<tr>
<td>21.883</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n114_s22/F</td>
</tr>
<tr>
<td>22.594</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s19/I1</td>
</tr>
<tr>
<td>23.408</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>dis/n114_s19/F</td>
</tr>
<tr>
<td>24.120</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s242/I0</td>
</tr>
<tr>
<td>24.885</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>dis/n114_s242/F</td>
</tr>
<tr>
<td>25.596</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s61/I1</td>
</tr>
<tr>
<td>26.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s61/F</td>
</tr>
<tr>
<td>27.122</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s39/I1</td>
</tr>
<tr>
<td>27.936</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n116_s39/F</td>
</tr>
<tr>
<td>28.647</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s29/I1</td>
</tr>
<tr>
<td>29.462</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n116_s29/F</td>
</tr>
<tr>
<td>30.173</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s25/I0</td>
</tr>
<tr>
<td>30.938</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>dis/n116_s25/F</td>
</tr>
<tr>
<td>31.649</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s44/I1</td>
</tr>
<tr>
<td>32.463</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s44/F</td>
</tr>
<tr>
<td>33.175</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s32/I2</td>
</tr>
<tr>
<td>33.784</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>dis/n117_s32/F</td>
</tr>
<tr>
<td>34.495</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s28/I1</td>
</tr>
<tr>
<td>35.310</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s28/F</td>
</tr>
<tr>
<td>36.021</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s48/I1</td>
</tr>
<tr>
<td>36.835</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s48/F</td>
</tr>
<tr>
<td>37.547</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s31/I1</td>
</tr>
<tr>
<td>38.361</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n118_s31/F</td>
</tr>
<tr>
<td>39.072</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s24/I1</td>
</tr>
<tr>
<td>39.887</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s24/F</td>
</tr>
<tr>
<td>40.598</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s22/I1</td>
</tr>
<tr>
<td>41.413</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n118_s22/F</td>
</tr>
<tr>
<td>42.124</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s18/I1</td>
</tr>
<tr>
<td>42.938</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s18/F</td>
</tr>
<tr>
<td>43.650</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s14/I0</td>
</tr>
<tr>
<td>44.414</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s14/F</td>
</tr>
<tr>
<td>45.126</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s12/I1</td>
</tr>
<tr>
<td>45.940</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n119_s12/F</td>
</tr>
<tr>
<td>46.651</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_cm_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>count_t/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_cm_1_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_cm_1_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_cm_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 23.822, 51.658%; route: 22.052, 47.822%; tC2Q: 0.240, 0.520%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>count_t/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>dis/mult_5_s2/DOUT[22]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s75/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n115_s75/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s72/I1</td>
</tr>
<tr>
<td>3.829</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n115_s72/F</td>
</tr>
<tr>
<td>4.540</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s67/I1</td>
</tr>
<tr>
<td>5.355</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n115_s67/F</td>
</tr>
<tr>
<td>6.066</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s169/I1</td>
</tr>
<tr>
<td>6.880</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n114_s169/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s118/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>dis/n114_s118/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s133/I1</td>
</tr>
<tr>
<td>9.932</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n114_s133/F</td>
</tr>
<tr>
<td>10.643</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s93/I1</td>
</tr>
<tr>
<td>11.458</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n114_s93/F</td>
</tr>
<tr>
<td>12.169</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s62/I0</td>
</tr>
<tr>
<td>12.934</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n114_s62/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s95/I1</td>
</tr>
<tr>
<td>14.459</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n114_s95/F</td>
</tr>
<tr>
<td>15.171</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s77/I2</td>
</tr>
<tr>
<td>15.780</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n114_s77/F</td>
</tr>
<tr>
<td>16.491</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s61/I1</td>
</tr>
<tr>
<td>17.306</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n114_s61/F</td>
</tr>
<tr>
<td>18.017</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s46/I1</td>
</tr>
<tr>
<td>18.831</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n114_s46/F</td>
</tr>
<tr>
<td>19.543</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s31/I1</td>
</tr>
<tr>
<td>20.357</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n114_s31/F</td>
</tr>
<tr>
<td>21.068</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s22/I1</td>
</tr>
<tr>
<td>21.883</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n114_s22/F</td>
</tr>
<tr>
<td>22.594</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s19/I1</td>
</tr>
<tr>
<td>23.408</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>dis/n114_s19/F</td>
</tr>
<tr>
<td>24.120</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s242/I0</td>
</tr>
<tr>
<td>24.885</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>dis/n114_s242/F</td>
</tr>
<tr>
<td>25.596</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s61/I1</td>
</tr>
<tr>
<td>26.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s61/F</td>
</tr>
<tr>
<td>27.122</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s39/I1</td>
</tr>
<tr>
<td>27.936</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n116_s39/F</td>
</tr>
<tr>
<td>28.647</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s29/I1</td>
</tr>
<tr>
<td>29.462</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n116_s29/F</td>
</tr>
<tr>
<td>30.173</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s25/I0</td>
</tr>
<tr>
<td>30.938</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>dis/n116_s25/F</td>
</tr>
<tr>
<td>31.649</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s44/I1</td>
</tr>
<tr>
<td>32.463</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s44/F</td>
</tr>
<tr>
<td>33.175</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s32/I2</td>
</tr>
<tr>
<td>33.784</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>dis/n117_s32/F</td>
</tr>
<tr>
<td>34.495</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s28/I1</td>
</tr>
<tr>
<td>35.310</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s28/F</td>
</tr>
<tr>
<td>36.021</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s48/I1</td>
</tr>
<tr>
<td>36.835</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s48/F</td>
</tr>
<tr>
<td>37.547</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s31/I1</td>
</tr>
<tr>
<td>38.361</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n118_s31/F</td>
</tr>
<tr>
<td>39.072</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s24/I1</td>
</tr>
<tr>
<td>39.887</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s24/F</td>
</tr>
<tr>
<td>40.598</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n118_s22/I1</td>
</tr>
<tr>
<td>41.413</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n118_s22/F</td>
</tr>
<tr>
<td>42.124</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_cm_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>count_t/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_cm_2_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_cm_2_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_cm_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>28</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 21.428, 51.528%; route: 19.918, 47.896%; tC2Q: 0.240, 0.576%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>count_t/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>dis/mult_5_s2/DOUT[22]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s75/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n115_s75/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s72/I1</td>
</tr>
<tr>
<td>3.829</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n115_s72/F</td>
</tr>
<tr>
<td>4.540</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s67/I1</td>
</tr>
<tr>
<td>5.355</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n115_s67/F</td>
</tr>
<tr>
<td>6.066</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s169/I1</td>
</tr>
<tr>
<td>6.880</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n114_s169/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s118/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>dis/n114_s118/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s133/I1</td>
</tr>
<tr>
<td>9.932</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n114_s133/F</td>
</tr>
<tr>
<td>10.643</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s93/I1</td>
</tr>
<tr>
<td>11.458</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n114_s93/F</td>
</tr>
<tr>
<td>12.169</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s62/I0</td>
</tr>
<tr>
<td>12.934</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n114_s62/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s70/I0</td>
</tr>
<tr>
<td>14.410</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>dis/n114_s70/F</td>
</tr>
<tr>
<td>15.121</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s66/I1</td>
</tr>
<tr>
<td>15.935</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>dis/n114_s66/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s81/I0</td>
</tr>
<tr>
<td>17.412</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n114_s81/F</td>
</tr>
<tr>
<td>18.123</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s47/I0</td>
</tr>
<tr>
<td>18.888</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n114_s47/F</td>
</tr>
<tr>
<td>19.599</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s28/I0</td>
</tr>
<tr>
<td>20.364</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n114_s28/F</td>
</tr>
<tr>
<td>21.075</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s79/I0</td>
</tr>
<tr>
<td>21.840</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n115_s79/F</td>
</tr>
<tr>
<td>22.551</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s35/I1</td>
</tr>
<tr>
<td>23.365</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s35/F</td>
</tr>
<tr>
<td>24.077</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s25/I0</td>
</tr>
<tr>
<td>24.842</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n115_s25/F</td>
</tr>
<tr>
<td>25.553</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s19/I1</td>
</tr>
<tr>
<td>26.367</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n115_s19/F</td>
</tr>
<tr>
<td>27.079</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s17/I1</td>
</tr>
<tr>
<td>27.893</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>dis/n115_s17/F</td>
</tr>
<tr>
<td>28.604</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s32/I1</td>
</tr>
<tr>
<td>29.419</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n116_s32/F</td>
</tr>
<tr>
<td>30.130</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s26/I0</td>
</tr>
<tr>
<td>30.895</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n116_s26/F</td>
</tr>
<tr>
<td>31.606</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s24/I1</td>
</tr>
<tr>
<td>32.420</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>dis/n116_s24/F</td>
</tr>
<tr>
<td>33.132</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s50/I2</td>
</tr>
<tr>
<td>33.741</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n117_s50/F</td>
</tr>
<tr>
<td>34.452</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s35/I1</td>
</tr>
<tr>
<td>35.267</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n117_s35/F</td>
</tr>
<tr>
<td>35.978</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s29/I0</td>
</tr>
<tr>
<td>36.743</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n117_s29/F</td>
</tr>
<tr>
<td>37.454</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n117_s27/I1</td>
</tr>
<tr>
<td>38.268</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>dis/n117_s27/F</td>
</tr>
<tr>
<td>38.980</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_cm_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>count_t/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_cm_3_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_cm_3_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_cm_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.707, 51.264%; route: 18.495, 48.113%; tC2Q: 0.240, 0.623%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>33.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>count_t/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>dis/mult_5_s2/DOUT[22]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s75/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n115_s75/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s72/I1</td>
</tr>
<tr>
<td>3.829</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n115_s72/F</td>
</tr>
<tr>
<td>4.540</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s67/I1</td>
</tr>
<tr>
<td>5.355</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n115_s67/F</td>
</tr>
<tr>
<td>6.066</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s169/I1</td>
</tr>
<tr>
<td>6.880</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n114_s169/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s118/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>dis/n114_s118/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s133/I1</td>
</tr>
<tr>
<td>9.932</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n114_s133/F</td>
</tr>
<tr>
<td>10.643</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s93/I1</td>
</tr>
<tr>
<td>11.458</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n114_s93/F</td>
</tr>
<tr>
<td>12.169</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s62/I0</td>
</tr>
<tr>
<td>12.934</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n114_s62/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s70/I0</td>
</tr>
<tr>
<td>14.410</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>dis/n114_s70/F</td>
</tr>
<tr>
<td>15.121</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s66/I1</td>
</tr>
<tr>
<td>15.935</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>dis/n114_s66/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s81/I0</td>
</tr>
<tr>
<td>17.412</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n114_s81/F</td>
</tr>
<tr>
<td>18.123</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s47/I0</td>
</tr>
<tr>
<td>18.888</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n114_s47/F</td>
</tr>
<tr>
<td>19.599</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s244/I0</td>
</tr>
<tr>
<td>20.364</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>dis/n114_s244/F</td>
</tr>
<tr>
<td>21.075</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s52/I1</td>
</tr>
<tr>
<td>21.889</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n115_s52/F</td>
</tr>
<tr>
<td>22.601</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s32/I1</td>
</tr>
<tr>
<td>23.415</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s32/F</td>
</tr>
<tr>
<td>24.126</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s22/I1</td>
</tr>
<tr>
<td>24.941</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>dis/n115_s22/F</td>
</tr>
<tr>
<td>25.652</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s18/I0</td>
</tr>
<tr>
<td>26.417</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s18/F</td>
</tr>
<tr>
<td>27.128</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s17/I0</td>
</tr>
<tr>
<td>27.893</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>dis/n115_s17/F</td>
</tr>
<tr>
<td>28.604</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s32/I1</td>
</tr>
<tr>
<td>29.419</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>dis/n116_s32/F</td>
</tr>
<tr>
<td>30.130</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s26/I0</td>
</tr>
<tr>
<td>30.895</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n116_s26/F</td>
</tr>
<tr>
<td>31.606</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n116_s24/I1</td>
</tr>
<tr>
<td>32.420</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>dis/n116_s24/F</td>
</tr>
<tr>
<td>33.132</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_cm_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>count_t/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_cm_4_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_cm_4_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_cm_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 16.704, 51.250%; route: 15.650, 48.015%; tC2Q: 0.240, 0.735%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.393</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_cm_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>count_t/n98_6[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>124</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>109</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>0.778</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>dis/mult_5_s2/DOUT[22]</td>
</tr>
<tr>
<td>1.489</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s75/I1</td>
</tr>
<tr>
<td>2.303</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n115_s75/F</td>
</tr>
<tr>
<td>3.015</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s72/I1</td>
</tr>
<tr>
<td>3.829</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n115_s72/F</td>
</tr>
<tr>
<td>4.540</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s67/I1</td>
</tr>
<tr>
<td>5.355</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>dis/n115_s67/F</td>
</tr>
<tr>
<td>6.066</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s169/I1</td>
</tr>
<tr>
<td>6.880</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n114_s169/F</td>
</tr>
<tr>
<td>7.592</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s118/I1</td>
</tr>
<tr>
<td>8.406</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>dis/n114_s118/F</td>
</tr>
<tr>
<td>9.118</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s133/I1</td>
</tr>
<tr>
<td>9.932</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n114_s133/F</td>
</tr>
<tr>
<td>10.643</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s93/I1</td>
</tr>
<tr>
<td>11.458</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n114_s93/F</td>
</tr>
<tr>
<td>12.169</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s62/I0</td>
</tr>
<tr>
<td>12.934</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>dis/n114_s62/F</td>
</tr>
<tr>
<td>13.645</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s70/I0</td>
</tr>
<tr>
<td>14.410</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>dis/n114_s70/F</td>
</tr>
<tr>
<td>15.121</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s66/I1</td>
</tr>
<tr>
<td>15.935</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>dis/n114_s66/F</td>
</tr>
<tr>
<td>16.647</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s81/I0</td>
</tr>
<tr>
<td>17.412</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>dis/n114_s81/F</td>
</tr>
<tr>
<td>18.123</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s47/I0</td>
</tr>
<tr>
<td>18.888</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n114_s47/F</td>
</tr>
<tr>
<td>19.599</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n114_s28/I0</td>
</tr>
<tr>
<td>20.364</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>dis/n114_s28/F</td>
</tr>
<tr>
<td>21.075</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s79/I0</td>
</tr>
<tr>
<td>21.840</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n115_s79/F</td>
</tr>
<tr>
<td>22.551</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s35/I1</td>
</tr>
<tr>
<td>23.365</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s35/F</td>
</tr>
<tr>
<td>24.077</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s25/I0</td>
</tr>
<tr>
<td>24.842</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>dis/n115_s25/F</td>
</tr>
<tr>
<td>25.553</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s19/I1</td>
</tr>
<tr>
<td>26.367</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>dis/n115_s19/F</td>
</tr>
<tr>
<td>27.079</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/n115_s17/I1</td>
</tr>
<tr>
<td>27.893</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>dis/n115_s17/F</td>
</tr>
<tr>
<td>28.604</td>
<td>0.711</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>dis/distance_cm_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>count_t/n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>count_t/n98_s2/F</td>
</tr>
<tr>
<td>20.538</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>dis/distance_cm_5_s0/CLK</td>
</tr>
<tr>
<td>20.508</td>
<td>-0.030</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>dis/distance_cm_5_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>-0.296</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>dis/distance_cm_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.311, 50.989%; route: 13.516, 48.157%; tC2Q: 0.240, 0.854%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.538, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
