INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogFiles/COLabFinal/COLabFinal.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogFiles/COLabFinal/COLabFinal.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogFiles/COLabFinal/COLabFinal.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogFiles/COLabFinal/COLabFinal.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogFiles/COLabFinal/COLabFinal.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogFiles/COLabFinal/COLabFinal.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogFiles/COLabFinal/COLabFinal.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
WARNING: [VRFC 10-3507] macro 'NULL' redefined [D:/VerilogFiles/COLabFinal/COLabFinal.srcs/sources_1/new/InsMem.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogFiles/COLabFinal/COLabFinal.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogFiles/COLabFinal/COLabFinal.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2458] undeclared symbol regwrite, assumed default net type wire [D:/VerilogFiles/COLabFinal/COLabFinal.srcs/sources_1/new/Main.v:45]
