// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _targeted_function_HH_
#define _targeted_function_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "targeted_function_srem_32ns_32ns_32_36_seq.h"
#include "targeted_function_rm_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_RM_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_RM_DATA_WIDTH = 32>
struct targeted_function : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_rm_AWVALID;
    sc_out< sc_logic > s_axi_rm_AWREADY;
    sc_in< sc_uint<C_S_AXI_RM_ADDR_WIDTH> > s_axi_rm_AWADDR;
    sc_in< sc_logic > s_axi_rm_WVALID;
    sc_out< sc_logic > s_axi_rm_WREADY;
    sc_in< sc_uint<C_S_AXI_RM_DATA_WIDTH> > s_axi_rm_WDATA;
    sc_in< sc_uint<C_S_AXI_RM_DATA_WIDTH/8> > s_axi_rm_WSTRB;
    sc_in< sc_logic > s_axi_rm_ARVALID;
    sc_out< sc_logic > s_axi_rm_ARREADY;
    sc_in< sc_uint<C_S_AXI_RM_ADDR_WIDTH> > s_axi_rm_ARADDR;
    sc_out< sc_logic > s_axi_rm_RVALID;
    sc_in< sc_logic > s_axi_rm_RREADY;
    sc_out< sc_uint<C_S_AXI_RM_DATA_WIDTH> > s_axi_rm_RDATA;
    sc_out< sc_lv<2> > s_axi_rm_RRESP;
    sc_out< sc_logic > s_axi_rm_BVALID;
    sc_in< sc_logic > s_axi_rm_BREADY;
    sc_out< sc_lv<2> > s_axi_rm_BRESP;
    sc_out< sc_logic > interrupt;


    // Module declarations
    targeted_function(sc_module_name name);
    SC_HAS_PROCESS(targeted_function);

    ~targeted_function();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    targeted_function_rm_s_axi<C_S_AXI_RM_ADDR_WIDTH,C_S_AXI_RM_DATA_WIDTH>* targeted_function_rm_s_axi_U;
    targeted_function_srem_32ns_32ns_32_36_seq<1,36,32,32,32>* targeted_function_srem_32ns_32ns_32_36_seq_U0;
    targeted_function_srem_32ns_32ns_32_36_seq<1,36,32,32,32>* targeted_function_srem_32ns_32ns_32_36_seq_U1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_28;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > input_000;
    sc_signal< sc_lv<32> > output_000;
    sc_signal< sc_logic > output_000_ap_vld;
    sc_signal< sc_lv<32> > output_001;
    sc_signal< sc_logic > output_001_ap_vld;
    sc_signal< sc_lv<32> > ap_return;
    sc_signal< sc_logic > targeted_function_rm_s_axi_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > input_000_read_reg_422;
    sc_signal< sc_lv<1> > tmp_2_fu_241_p2;
    sc_signal< sc_lv<1> > tmp_2_reg_436;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_89;
    sc_signal< sc_lv<32> > retval_2_cast_fu_246_p3;
    sc_signal< sc_lv<32> > retval_2_cast_reg_440;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_bdd_98;
    sc_signal< sc_lv<32> > tmp_4_fu_254_p2;
    sc_signal< sc_lv<32> > tmp_4_reg_444;
    sc_signal< sc_logic > ap_sig_cseq_ST_st5_fsm_4;
    sc_signal< bool > ap_sig_bdd_107;
    sc_signal< sc_lv<32> > tmp_5_fu_308_p3;
    sc_signal< sc_lv<32> > tmp_5_reg_451;
    sc_signal< sc_lv<32> > i_2_fu_332_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st7_fsm_6;
    sc_signal< bool > ap_sig_bdd_118;
    sc_signal< sc_logic > grp_fu_321_ap_done;
    sc_signal< sc_lv<1> > tmp_3_fu_326_p2;
    sc_signal< sc_lv<32> > tmp_8_fu_338_p2;
    sc_signal< sc_lv<32> > tmp_8_reg_467;
    sc_signal< sc_logic > ap_sig_cseq_ST_st8_fsm_7;
    sc_signal< bool > ap_sig_bdd_135;
    sc_signal< sc_lv<32> > tmp_9_fu_392_p3;
    sc_signal< sc_lv<32> > tmp_9_reg_474;
    sc_signal< sc_lv<32> > i_3_fu_416_p2;
    sc_signal< sc_logic > ap_sig_cseq_ST_st10_fsm_9;
    sc_signal< bool > ap_sig_bdd_146;
    sc_signal< sc_logic > grp_fu_405_ap_done;
    sc_signal< sc_lv<1> > tmp_11_fu_410_p2;
    sc_signal< sc_lv<32> > output_000_promoted7_reg_76;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_163;
    sc_signal< sc_lv<1> > icmp_fu_230_p2;
    sc_signal< sc_lv<32> > output_001_promoted5_reg_88;
    sc_signal< sc_lv<1> > flag_0_reg_100;
    sc_signal< sc_lv<32> > output_000_promoted_reg_114;
    sc_signal< sc_lv<1> > tmp_1_fu_236_p2;
    sc_signal< sc_lv<32> > output_001_promoted4_reg_127;
    sc_signal< sc_lv<1> > flag_0_1_phi_fu_143_p4;
    sc_signal< sc_lv<1> > flag_0_1_reg_139;
    sc_signal< sc_lv<32> > output_001_promoted_reg_152;
    sc_signal< sc_lv<1> > flag_1_2_phi_fu_167_p4;
    sc_signal< sc_lv<1> > flag_1_2_reg_164;
    sc_signal< sc_lv<32> > tmp_12_reg_176;
    sc_signal< sc_lv<32> > i_reg_186;
    sc_signal< sc_lv<32> > tmp_15_reg_198;
    sc_signal< sc_logic > ap_sig_cseq_ST_st6_fsm_5;
    sc_signal< bool > ap_sig_bdd_206;
    sc_signal< sc_lv<1> > tmp_7_fu_316_p2;
    sc_signal< sc_lv<32> > i_1_reg_208;
    sc_signal< sc_logic > ap_sig_cseq_ST_st9_fsm_8;
    sc_signal< bool > ap_sig_bdd_233;
    sc_signal< sc_lv<1> > tmp_6_fu_400_p2;
    sc_signal< sc_lv<31> > tmp_fu_220_p4;
    sc_signal< sc_lv<32> > p_neg_fu_268_p2;
    sc_signal< sc_lv<31> > p_lshr_fu_274_p4;
    sc_signal< sc_lv<32> > tmp_13_fu_284_p1;
    sc_signal< sc_lv<31> > p_lshr_f_fu_294_p4;
    sc_signal< sc_lv<1> > tmp_17_fu_260_p3;
    sc_signal< sc_lv<32> > p_neg_t_fu_288_p2;
    sc_signal< sc_lv<32> > tmp_14_fu_304_p1;
    sc_signal< sc_lv<32> > grp_fu_321_p2;
    sc_signal< sc_lv<31> > p_neg3_cast_fu_352_p4;
    sc_signal< sc_lv<31> > p_lshr4_fu_362_p2;
    sc_signal< sc_lv<32> > p_lshr4_cast_fu_368_p1;
    sc_signal< sc_lv<31> > p_lshr_f6_fu_378_p4;
    sc_signal< sc_lv<1> > tmp_18_fu_344_p3;
    sc_signal< sc_lv<32> > p_neg_t5_fu_372_p2;
    sc_signal< sc_lv<32> > tmp_16_fu_388_p1;
    sc_signal< sc_lv<32> > grp_fu_405_p2;
    sc_signal< sc_logic > grp_fu_321_ap_start;
    sc_signal< sc_logic > grp_fu_321_ce;
    sc_signal< sc_logic > grp_fu_405_ap_start;
    sc_signal< sc_logic > grp_fu_405_ce;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_st1_fsm_0;
    static const sc_lv<10> ap_ST_st2_fsm_1;
    static const sc_lv<10> ap_ST_st3_fsm_2;
    static const sc_lv<10> ap_ST_st4_fsm_3;
    static const sc_lv<10> ap_ST_st5_fsm_4;
    static const sc_lv<10> ap_ST_st6_fsm_5;
    static const sc_lv<10> ap_ST_st7_fsm_6;
    static const sc_lv<10> ap_ST_st8_fsm_7;
    static const sc_lv<10> ap_ST_st9_fsm_8;
    static const sc_lv<10> ap_ST_st10_fsm_9;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_7FFFFFFF;
    static const sc_lv<31> ap_const_lv31_7FFFFFFF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_bdd_107();
    void thread_ap_sig_bdd_118();
    void thread_ap_sig_bdd_135();
    void thread_ap_sig_bdd_146();
    void thread_ap_sig_bdd_163();
    void thread_ap_sig_bdd_206();
    void thread_ap_sig_bdd_233();
    void thread_ap_sig_bdd_28();
    void thread_ap_sig_bdd_89();
    void thread_ap_sig_bdd_98();
    void thread_ap_sig_cseq_ST_st10_fsm_9();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_ap_sig_cseq_ST_st5_fsm_4();
    void thread_ap_sig_cseq_ST_st6_fsm_5();
    void thread_ap_sig_cseq_ST_st7_fsm_6();
    void thread_ap_sig_cseq_ST_st8_fsm_7();
    void thread_ap_sig_cseq_ST_st9_fsm_8();
    void thread_flag_0_1_phi_fu_143_p4();
    void thread_flag_1_2_phi_fu_167_p4();
    void thread_grp_fu_321_ap_start();
    void thread_grp_fu_321_ce();
    void thread_grp_fu_405_ap_start();
    void thread_grp_fu_405_ce();
    void thread_i_2_fu_332_p2();
    void thread_i_3_fu_416_p2();
    void thread_icmp_fu_230_p2();
    void thread_output_000();
    void thread_output_000_ap_vld();
    void thread_output_001();
    void thread_output_001_ap_vld();
    void thread_p_lshr4_cast_fu_368_p1();
    void thread_p_lshr4_fu_362_p2();
    void thread_p_lshr_f6_fu_378_p4();
    void thread_p_lshr_f_fu_294_p4();
    void thread_p_lshr_fu_274_p4();
    void thread_p_neg3_cast_fu_352_p4();
    void thread_p_neg_fu_268_p2();
    void thread_p_neg_t5_fu_372_p2();
    void thread_p_neg_t_fu_288_p2();
    void thread_retval_2_cast_fu_246_p3();
    void thread_targeted_function_rm_s_axi_U_ap_dummy_ce();
    void thread_tmp_11_fu_410_p2();
    void thread_tmp_13_fu_284_p1();
    void thread_tmp_14_fu_304_p1();
    void thread_tmp_16_fu_388_p1();
    void thread_tmp_17_fu_260_p3();
    void thread_tmp_18_fu_344_p3();
    void thread_tmp_1_fu_236_p2();
    void thread_tmp_2_fu_241_p2();
    void thread_tmp_3_fu_326_p2();
    void thread_tmp_4_fu_254_p2();
    void thread_tmp_5_fu_308_p3();
    void thread_tmp_6_fu_400_p2();
    void thread_tmp_7_fu_316_p2();
    void thread_tmp_8_fu_338_p2();
    void thread_tmp_9_fu_392_p3();
    void thread_tmp_fu_220_p4();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
