Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/JavierJr/Documents/ISD/AgoDic19/SistemasDigitalesAvanzados/Projects/P27_Zeroes/Zeroes_tb_isim_beh.exe -prj D:/JavierJr/Documents/ISD/AgoDic19/SistemasDigitalesAvanzados/Projects/P27_Zeroes/Zeroes_tb_beh.prj work.Zeroes_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/JavierJr/Documents/ISD/AgoDic19/SistemasDigitalesAvanzados/Projects/P27_Zeroes/Zeroes.vhd" into library work
Parsing VHDL file "D:/JavierJr/Documents/ISD/AgoDic19/SistemasDigitalesAvanzados/Projects/P27_Zeroes/Zeroes_tb.vhd" into library work
ERROR:HDLCompiler:32 - "D:/JavierJr/Documents/ISD/AgoDic19/SistemasDigitalesAvanzados/Projects/P27_Zeroes/Zeroes_tb.vhd" Line 54: <zeroes> is already declared in this region.
ERROR:HDLCompiler:841 - "D:/JavierJr/Documents/ISD/AgoDic19/SistemasDigitalesAvanzados/Projects/P27_Zeroes/Zeroes_tb.vhd" Line 64: Expecting type std_logic_vector for <zeroes>.
ERROR:HDLCompiler:854 - "D:/JavierJr/Documents/ISD/AgoDic19/SistemasDigitalesAvanzados/Projects/P27_Zeroes/Zeroes_tb.vhd" Line 38: Unit <behavior> ignored due to previous errors.
VHDL file D:/JavierJr/Documents/ISD/AgoDic19/SistemasDigitalesAvanzados/Projects/P27_Zeroes/Zeroes_tb.vhd ignored due to errors
