

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                 2700 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               48e293453df1fbca85f95b4ef3d81d0c  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting PTX file and ptxas options    1: mri-gridding.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: mri-gridding.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
Extracting specific PTX file named mri-gridding.1.sm_70.ptx 
Extracting specific PTX file named mri-gridding.2.sm_70.ptx 
EExtracting PTX file and ptxas options    3: mri-gridding.3.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    4: mri-gridding.4.sm_70.ptx -arch=sm_70
xtracting specific PTX file named mri-gridding.3.sm_70.ptx 
Extracting specific PTX file named mri-gridding.4.sm_70.ptx 
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404c94, fat_cubin_handle = 2
GPGPU-Sim PTX: Parsing mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "cutoff2_c" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "cutoff_c" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "gridSize_c" from 0x180 to 0x18c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "size_xy_c" from 0x18c to 0x190 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "_1overCutoff2_c" from 0x190 to 0x194 (global memory space) 5
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14reorder_kerneliPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ12gridding_GPUP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot10" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot11" from 0x0 to 0x8
GPGPU-Sim PTX: allocating shared region for "_ZZ17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2PffE9sharedBin" from 0x0 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14scan_L1_kerneljPjS_E6s_data" from 0x0 to 0x1110 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14scan_L1_kerneljPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter1_kernelPjj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18scan_inter2_kernelPjj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10uniformAddjPjS_E3uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddjPjS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Parsing mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "NVM_log1" from 0x4400200 to 0x8400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log2" from 0x8400200 to 0xc400200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log3" from 0xc400200 to 0x10400200 (global memory space)
GPGPU-Sim PTX: Warning NVM_flag was declared previous at mri-gridding.2.sm_70.ptx:20 skipping new declaration
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ9splitSortiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9splitSortiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmoiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmoiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmqiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmqiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmuiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmuiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmwiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmwiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm1iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm1iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm2iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm2iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmbiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmbiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmdiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmdiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmbiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmbiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmdiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmdiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmoiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmoiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmqiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmqiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmuiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmuiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmwiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmwiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm1iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm1iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm2iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm2iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmgiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmgiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm3iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm3iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm4iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm4iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvmiiiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvmiiiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm5iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm5iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E5flags" from 0x0 to 0x1144 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitSort_nvm6iiPjS_S_E7histo_s" from 0x1180 to 0x11c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitSort_nvm6iiPjS_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmgiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmgiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm3iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm3iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm4iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm4iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvmiiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm6iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm6iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ19splitRearrange_nvm5iiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19splitRearrange_nvm5iiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7histo_s" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14splitRearrangeiiPjS_S_S_S_E7array_s" from 0x80 to 0x1080 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14splitRearrangeiiPjS_S_S_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.1.sm_70.ptx
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.2.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=28
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmbP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff' : regs=40, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff' : regs=39, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z14reorder_kerneliPjP20ReconstructionSampleS1_' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj' : regs=16, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z10uniformAddjPjS_' : regs=8, lmem=0, smem=16, cmem=376
GPGPU-Sim PTX: Kernel '_Z18scan_inter2_kernelPjj' : regs=19, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z18scan_inter1_kernelPjj' : regs=20, lmem=0, smem=0, cmem=364
GPGPU-Sim PTX: Kernel '_Z14scan_L1_kerneljPjS_' : regs=22, lmem=0, smem=4368, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from mri-gridding.4.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z14splitRearrangeiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm5iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm6iiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm4iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm3iiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmgiiPjS_S_S_S_' : regs=32, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm6iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm5iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmiiiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm4iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm3iiPjS_S_' : regs=48, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmgiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm2iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvm1iiPjS_S_S_S_' : regs=30, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmwiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmuiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmqiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmoiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmdiiPjS_S_S_S_' : regs=28, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z19splitRearrange_nvmbiiPjS_S_S_S_' : regs=26, lmem=0, smem=4160, cmem=400
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmdiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmbiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm2iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvm1iiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmwiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmuiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmqiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z14splitSort_nvmoiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: Kernel '_Z9splitSortiiPjS_S_' : regs=43, lmem=0, smem=4484, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gridding_GPU_nvmaP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404aee, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z12gridding_GPUP20ReconstructionSamplePjP6float2Pff : hostFun 0x0x404948, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmiiPjP20ReconstructionSampleS1_ : hostFun 0x0x4047b2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmgiPjP20ReconstructionSampleS1_ : hostFun 0x0x40463d, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmdiPjP20ReconstructionSampleS1_ : hostFun 0x0x4044c8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmbiPjP20ReconstructionSampleS1_ : hostFun 0x0x404353, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19reorder_kernel_nvmaiPjP20ReconstructionSampleS1_ : hostFun 0x0x4041de, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14reorder_kerneliPjP20ReconstructionSampleS1_ : hostFun 0x0x404069, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmdjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ede, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19binning_kernel_nvmbjP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403ce5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z14binning_kerneljP20ReconstructionSamplePjS1_S1_jj : hostFun 0x0x403aec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c470; deviceAddress = cutoff2_c; deviceName = cutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c474; deviceAddress = cutoff_c; deviceName = cutoff_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant cutoff_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c478; deviceAddress = gridSize_c; deviceName = gridSize_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant gridSize_c (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c484; deviceAddress = size_xy_c; deviceName = size_xy_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant size_xy_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c488; deviceAddress = _1overCutoff2_c; deviceName = _1overCutoff2_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant _1overCutoff2_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x61c4a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x461c4a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddjPjS_ : hostFun 0x0x405ec1, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter2_kernelPjj : hostFun 0x0x405d6f, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z18scan_inter1_kernelPjj : hostFun 0x0x405c33, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scan_L1_kerneljPjS_ : hostFun 0x0x405aef, fat_cubin_handle = 3
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/mri-gridding/build/nvm_ssort_default/mri-gridding
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitRearrangeiiPjS_S_S_S_ : hostFun 0x0x40a3f5, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm5iiPjS_S_S_S_ : hostFun 0x0x40a1fd, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm6iiPjS_S_S_S_ : hostFun 0x0x40a005, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmiiiPjS_S_S_S_ : hostFun 0x0x409e0d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm4iiPjS_S_S_S_ : hostFun 0x0x409c15, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm3iiPjS_S_S_S_ : hostFun 0x0x409a1d, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmgiiPjS_S_S_S_ : hostFun 0x0x409825, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm6iiPjS_S_ : hostFun 0x0x40963a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm5iiPjS_S_ : hostFun 0x0x4094a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmiiiPjS_S_ : hostFun 0x0x40930e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm4iiPjS_S_ : hostFun 0x0x409178, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm3iiPjS_S_ : hostFun 0x0x408fe2, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmgiiPjS_S_ : hostFun 0x0x408e4c, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm2iiPjS_S_S_S_ : hostFun 0x0x408ca9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvm1iiPjS_S_S_S_ : hostFun 0x0x408ab1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmwiiPjS_S_S_S_ : hostFun 0x0x4088b9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmuiiPjS_S_S_S_ : hostFun 0x0x4086c1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmqiiPjS_S_S_S_ : hostFun 0x0x4084c9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmoiiPjS_S_S_S_ : hostFun 0x0x4082d1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmdiiPjS_S_S_S_ : hostFun 0x0x4080d9, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z19splitRearrange_nvmbiiPjS_S_S_S_ : hostFun 0x0x407ee1, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmdiiPjS_S_ : hostFun 0x0x407cf6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmbiiPjS_S_ : hostFun 0x0x407b60, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm2iiPjS_S_ : hostFun 0x0x4079ca, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvm1iiPjS_S_ : hostFun 0x0x407834, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmwiiPjS_S_ : hostFun 0x0x40769e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmuiiPjS_S_ : hostFun 0x0x407508, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmqiiPjS_S_ : hostFun 0x0x407372, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z14splitSort_nvmoiiPjS_S_ : hostFun 0x0x4071dc, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z9splitSortiiPjS_S_ : hostFun 0x0x407046, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x4a1c580; deviceAddress = NVM_log1; deviceName = NVM_log1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log1 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8a1c580; deviceAddress = NVM_log2; deviceName = NVM_log2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log2 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xca1c580; deviceAddress = NVM_log3; deviceName = NVM_log3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log3 hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x10a1c580; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping

Reading parameters
  Total amount of GPU memory: 2147483648 bytes
  Number of samples = 2655910
  Grid Size = 256x256x256
  Input Matrix Size = 60x60x60
  Recon Matrix Size = 60x60x60
  Kernel Width = 5.000000
  KMax = 150.00 150.00 150.00
  Oversampling = 5.000000
  GPU Binsize = 32
  Use LUT = Yes
Reading input data from files
Generating Look-Up Table
Running gold version
Running CUDA version
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c470
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c470
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff2_c+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c474
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c474
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol cutoff_c+0 @0x104 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c478
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c478
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 12 bytes  to  symbol gridSize_c+0 @0x180 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c484
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c484
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol size_xy_c+0 @0x18c ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x61c488
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x61c488
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 4 bytes  to  symbol _1overCutoff2_c+0 @0x190 ...
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1113ef2c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1113ef28..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1113ef20..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1113ef18..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1113ef10..

GPGPU-Sim PTX: cudaLaunch for 0x0x40930e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14splitSort_nvmiiiPjS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14splitSort_nvmiiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14splitSort_nvmiiiPjS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14splitSort_nvmiiiPjS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14splitSort_nvmiiiPjS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14splitSort_nvmiiiPjS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14splitSort_nvmiiiPjS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xfe38 (mri-gridding.4.sm_70.ptx:7257) @%p2 bra BB20_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe68 (mri-gridding.4.sm_70.ptx:7266) shl.b32 %r84, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfe88 (mri-gridding.4.sm_70.ptx:7270) @%p3 bra BB20_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfea0 (mri-gridding.4.sm_70.ptx:7276) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x10338 (mri-gridding.4.sm_70.ptx:7425) @%p4 bra BB20_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10428 (mri-gridding.4.sm_70.ptx:7462) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x10350 (mri-gridding.4.sm_70.ptx:7430) @%p5 bra BB20_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10408 (mri-gridding.4.sm_70.ptx:7456) shl.b32 %r343, %r343, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x10420 (mri-gridding.4.sm_70.ptx:7459) @%p6 bra BB20_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10428 (mri-gridding.4.sm_70.ptx:7462) setp.ne.s32%p7, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x10430 (mri-gridding.4.sm_70.ptx:7463) @%p7 bra BB20_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10468 (mri-gridding.4.sm_70.ptx:7473) mov.u32 %r344, %r88;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x10470 (mri-gridding.4.sm_70.ptx:7474) @%p4 bra BB20_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10570 (mri-gridding.4.sm_70.ptx:7513) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x10490 (mri-gridding.4.sm_70.ptx:7480) @%p9 bra BB20_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10558 (mri-gridding.4.sm_70.ptx:7508) shl.b32 %r344, %r344, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10568 (mri-gridding.4.sm_70.ptx:7510) @%p10 bra BB20_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10570 (mri-gridding.4.sm_70.ptx:7513) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x106f0 (mri-gridding.4.sm_70.ptx:7561) @%p15 bra BB20_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106f8 (mri-gridding.4.sm_70.ptx:7563) @%p2 bra BB20_18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x106f8 (mri-gridding.4.sm_70.ptx:7563) @%p2 bra BB20_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10858 (mri-gridding.4.sm_70.ptx:7627) membar.gl;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x108a8 (mri-gridding.4.sm_70.ptx:7638) @%p17 bra BB20_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10918 (mri-gridding.4.sm_70.ptx:7659) @%p2 bra BB20_22;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x10918 (mri-gridding.4.sm_70.ptx:7659) @%p2 bra BB20_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109e0 (mri-gridding.4.sm_70.ptx:7703) @%p3 bra BB20_24;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x109e0 (mri-gridding.4.sm_70.ptx:7703) @%p3 bra BB20_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a20 (mri-gridding.4.sm_70.ptx:7718) setp.eq.s32%p1, %r67, %r68;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10a38 (mri-gridding.4.sm_70.ptx:7723) @!%p1 bra BB20_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ab0 (mri-gridding.4.sm_70.ptx:7746) ret;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10a40 (mri-gridding.4.sm_70.ptx:7724) bra.uni BB20_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a48 (mri-gridding.4.sm_70.ptx:7727) mov.u32 %r311, %ctaid.y;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14splitSort_nvmiiiPjS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14splitSort_nvmiiiPjS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z14splitSort_nvmiiiPjS_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z14splitSort_nvmiiiPjS_S_'
Destroy streams for kernel 1: size 0
kernel_name = _Z14splitSort_nvmiiiPjS_S_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 410413
gpu_sim_insn = 999361100
gpu_ipc =    2435.0132
gpu_tot_sim_cycle = 410413
gpu_tot_sim_insn = 999361100
gpu_tot_ipc =    2435.0132
gpu_tot_issued_cta = 2594
gpu_occupancy = 59.1704% 
gpu_tot_occupancy = 59.1704% 
max_total_param_size = 0
gpu_stall_dramfull = 2478772
gpu_stall_icnt2sh    = 1985
partiton_level_parallism =      17.1095
partiton_level_parallism_total  =      17.1095
partiton_level_parallism_util =      18.7840
partiton_level_parallism_util_total  =      18.7840
L2_BW  =     619.7744 GB/Sec
L2_BW_total  =     619.7744 GB/Sec
gpu_total_sim_rate=226972
############## bottleneck_stats #############
cycles: core 410413, icnt 410413, l2 410413, dram 308172
gpu_ipc	2435.013
gpu_tot_issued_cta = 2594, average cycles = 158
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 1219846 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 2654952 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 143544 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.259	80
L1D data util	0.904	80	0.925	1
L1D tag util	0.309	80	0.321	32
L2 data util	0.311	64	0.313	13
L2 tag util	0.267	64	0.269	13
n_l2_access	 7024241
icnt s2m util	0.000	0	0.000	13	flits per packet: -nan
icnt m2s util	0.000	0	0.000	13	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.451	32	0.452	17

latency_l1_hit:	62524839, num_l1_reqs:	1679912
L1 hit latency:	37
latency_l2_hit:	-72072709, num_l2_reqs:	3075084
L2 hit latency:	1373
latency_dram:	-1203242196, num_dram_reqs:	3923410
DRAM latency:	788

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.938
smem size	0.228
thread slot	0.625
TB slot    	0.156
L1I tag util	0.578	80	0.588	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.141	80	0.144	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.572	80

n_reg_bank	16
reg port	0.138	16	0.211	3
L1D tag util	0.309	80	0.321	32
L1D fill util	0.051	80	0.053	1
n_l1d_mshr	4096
L1D mshr util	0.017	80
n_l1d_missq	16
L1D missq util	0.064	80
L1D hit rate	0.166
L1D miss rate	0.691
L1D rsfail rate	0.143
L2 tag util	0.267	64	0.269	13
L2 fill util	0.046	64	0.047	35
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.177	64	0.181	37
L2 missq util	0.006	64	0.006	26
L2 hit rate	0.441
L2 miss rate	0.559
L2 rsfail rate	0.000

dram activity	0.796	32	0.804	20

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 26559120, load_transaction_bytes 106236480, icnt_m2s_bytes 0
n_gmem_load_insns 207500, n_gmem_load_accesses 3319890
n_smem_access_insn 3937692, n_smem_accesses 18796124

tmp_counter/12	0.273

run 0.042, fetch 0.001, sync 0.514, control 0.003, data 0.426, struct 0.014
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 110418, Miss = 89387, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 19749
	L1D_cache_core[1]: Access = 110418, Miss = 89745, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 17343
	L1D_cache_core[2]: Access = 107072, Miss = 86646, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 21897
	L1D_cache_core[3]: Access = 107072, Miss = 86585, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 18011
	L1D_cache_core[4]: Access = 110418, Miss = 88345, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 19798
	L1D_cache_core[5]: Access = 107072, Miss = 86649, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16979
	L1D_cache_core[6]: Access = 107072, Miss = 86565, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 20792
	L1D_cache_core[7]: Access = 107072, Miss = 85977, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 16969
	L1D_cache_core[8]: Access = 107072, Miss = 85709, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 19400
	L1D_cache_core[9]: Access = 110418, Miss = 89318, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16330
	L1D_cache_core[10]: Access = 107072, Miss = 86888, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 21722
	L1D_cache_core[11]: Access = 110418, Miss = 88830, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 16119
	L1D_cache_core[12]: Access = 107072, Miss = 86269, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 17196
	L1D_cache_core[13]: Access = 107072, Miss = 86701, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 20649
	L1D_cache_core[14]: Access = 107072, Miss = 86567, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 15304
	L1D_cache_core[15]: Access = 110418, Miss = 89318, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16334
	L1D_cache_core[16]: Access = 110418, Miss = 89357, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 16853
	L1D_cache_core[17]: Access = 109300, Miss = 87647, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 16575
	L1D_cache_core[18]: Access = 107072, Miss = 86463, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 23979
	L1D_cache_core[19]: Access = 107072, Miss = 85703, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 17661
	L1D_cache_core[20]: Access = 110418, Miss = 89551, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 16007
	L1D_cache_core[21]: Access = 107072, Miss = 85535, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 16626
	L1D_cache_core[22]: Access = 107072, Miss = 86705, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 20981
	L1D_cache_core[23]: Access = 110418, Miss = 89438, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 17854
	L1D_cache_core[24]: Access = 110418, Miss = 89289, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 20620
	L1D_cache_core[25]: Access = 107072, Miss = 87300, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 19484
	L1D_cache_core[26]: Access = 107072, Miss = 86354, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 17994
	L1D_cache_core[27]: Access = 107072, Miss = 86595, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 18110
	L1D_cache_core[28]: Access = 107072, Miss = 86347, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 15720
	L1D_cache_core[29]: Access = 107072, Miss = 86214, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 17826
	L1D_cache_core[30]: Access = 107072, Miss = 86464, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 22174
	L1D_cache_core[31]: Access = 107072, Miss = 86020, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 19410
	L1D_cache_core[32]: Access = 110418, Miss = 88924, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 21300
	L1D_cache_core[33]: Access = 110418, Miss = 88950, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 17264
	L1D_cache_core[34]: Access = 107072, Miss = 85977, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 18638
	L1D_cache_core[35]: Access = 110418, Miss = 88804, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 16685
	L1D_cache_core[36]: Access = 110418, Miss = 89351, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 14082
	L1D_cache_core[37]: Access = 110418, Miss = 88573, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 14275
	L1D_cache_core[38]: Access = 107072, Miss = 86196, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 19856
	L1D_cache_core[39]: Access = 110418, Miss = 88530, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 19145
	L1D_cache_core[40]: Access = 107072, Miss = 86854, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 16872
	L1D_cache_core[41]: Access = 107072, Miss = 86591, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 15058
	L1D_cache_core[42]: Access = 107072, Miss = 86322, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 21850
	L1D_cache_core[43]: Access = 110418, Miss = 89030, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 16938
	L1D_cache_core[44]: Access = 110418, Miss = 88604, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 16506
	L1D_cache_core[45]: Access = 110418, Miss = 88417, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 15204
	L1D_cache_core[46]: Access = 107072, Miss = 85626, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 18456
	L1D_cache_core[47]: Access = 107072, Miss = 86187, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 18100
	L1D_cache_core[48]: Access = 110418, Miss = 88943, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 15122
	L1D_cache_core[49]: Access = 107072, Miss = 86086, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 18895
	L1D_cache_core[50]: Access = 107072, Miss = 85677, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 20056
	L1D_cache_core[51]: Access = 107072, Miss = 86535, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 17584
	L1D_cache_core[52]: Access = 110418, Miss = 89211, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 19597
	L1D_cache_core[53]: Access = 110418, Miss = 88978, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 16039
	L1D_cache_core[54]: Access = 107072, Miss = 86226, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 21187
	L1D_cache_core[55]: Access = 110418, Miss = 88896, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 18548
	L1D_cache_core[56]: Access = 107072, Miss = 85855, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 14393
	L1D_cache_core[57]: Access = 107072, Miss = 85715, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 19705
	L1D_cache_core[58]: Access = 107072, Miss = 86607, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 21939
	L1D_cache_core[59]: Access = 107072, Miss = 87054, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 18158
	L1D_cache_core[60]: Access = 107072, Miss = 85725, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 17532
	L1D_cache_core[61]: Access = 107072, Miss = 86484, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 18749
	L1D_cache_core[62]: Access = 110418, Miss = 88118, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 17481
	L1D_cache_core[63]: Access = 107072, Miss = 86224, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 17566
	L1D_cache_core[64]: Access = 110418, Miss = 88989, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 15458
	L1D_cache_core[65]: Access = 110418, Miss = 89191, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 17302
	L1D_cache_core[66]: Access = 110418, Miss = 89542, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 16101
	L1D_cache_core[67]: Access = 107072, Miss = 86809, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 19579
	L1D_cache_core[68]: Access = 107072, Miss = 85713, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 17117
	L1D_cache_core[69]: Access = 110418, Miss = 89460, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 15724
	L1D_cache_core[70]: Access = 110418, Miss = 89666, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 17183
	L1D_cache_core[71]: Access = 110418, Miss = 88955, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 17625
	L1D_cache_core[72]: Access = 110418, Miss = 88668, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 15713
	L1D_cache_core[73]: Access = 107072, Miss = 86433, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 21462
	L1D_cache_core[74]: Access = 107072, Miss = 86978, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 21800
	L1D_cache_core[75]: Access = 107072, Miss = 86222, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 18790
	L1D_cache_core[76]: Access = 110418, Miss = 89090, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 17814
	L1D_cache_core[77]: Access = 110418, Miss = 89466, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 16179
	L1D_cache_core[78]: Access = 107072, Miss = 86470, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 21884
	L1D_cache_core[79]: Access = 107072, Miss = 87091, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 17850
	L1D_total_cache_accesses = 8678406
	L1D_total_cache_misses = 6998494
	L1D_total_cache_miss_rate = 0.8064
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1452827
	L1D_cache_data_port_util = 0.052
	L1D_cache_fill_port_util = 0.052
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1656446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1657893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1029911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5551
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5334521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 422916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 529
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3319890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5358516

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1029911
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 422916
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
20223, 12075, 10787, 10787, 9499, 9499, 9499, 9499, 20223, 12075, 10787, 10787, 9499, 9499, 9499, 9499, 20223, 12075, 10787, 10787, 9499, 9499, 9499, 9499, 17334, 10350, 9246, 9246, 8142, 8142, 8142, 8142, 17334, 10350, 9246, 9246, 8142, 8142, 8142, 8142, 
gpgpu_n_tot_thrd_icount = 1089392384
gpgpu_n_tot_w_icount = 34043512
gpgpu_n_stall_shd_mem = 24396070
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1663444
gpgpu_n_mem_write_global = 5358516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6639780
gpgpu_n_store_insn = 10670340
gpgpu_n_shmem_insn = 114250136
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3320320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14858432
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 9537638
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:52860626	W0_Idle:6298253	W0_Scoreboard:35137169	W1:609590	W2:477296	W3:0	W4:477296	W5:0	W6:0	W7:0	W8:477296	W9:0	W10:72	W11:0	W12:0	W13:0	W14:0	W15:0	W16:500642	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:31501320
single_issue_nums: WS0:11014124	WS1:7994708	WS2:7517340	WS3:7517340	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13307552 {8:1663444,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 214340640 {40:5358516,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 66537760 {40:1663444,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42868128 {8:5358516,}
maxmflatency = 10661 
max_icnt2mem_latency = 9732 
maxmrqlatency = 1500 
max_icnt2sh_latency = 1380 
averagemflatency = 1044 
avg_icnt2mem_latency = 365 
avg_mrq_latency = 38 
avg_icnt2sh_latency = 42 
mrq_lat_table:648741 	544383 	342866 	358831 	523233 	790372 	577347 	197639 	28894 	5951 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1832908 	647274 	1779706 	2107952 	502145 	120049 	31926 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1941382 	1535098 	967887 	822139 	688543 	414161 	356023 	219458 	50691 	26578 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2802380 	920469 	786699 	738760 	639932 	497900 	357198 	201393 	73722 	3507 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	60 	459 	136 	66 	13 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       256       280       208       264       224       248       248       256       240       272       240       247       248       208       224       200 
dram[1]:       256       280       248       264       256       264       288       264       280       272       256       264       272       264       256       256 
dram[2]:       256       280       248       264       256       264       288       264       280       272       264       256       272       272       256       264 
dram[3]:       256       280       232       264       240       264       288       256       264       272       256       256       272       272       256       264 
dram[4]:       256       280       232       264       240       264       288       256       264       272       232       240       272       264       256       256 
dram[5]:       256       280       232       264       240       264       288       256       247       272       232       248       272       267       256       256 
dram[6]:       256       280       232       264       240       264       288       256       264       264       232       232       272       272       256       256 
dram[7]:       256       280       232       264       240       264       288       256       272       264       232       256       272       272       256       264 
dram[8]:       256       280       232       264       240       264       288       256       264       272       248       256       272       272       256       192 
dram[9]:       256       280       232       264       240       264       288       256       272       272       240       256       272       272       256       256 
dram[10]:       256       280       232       264       240       264       288       256       272       272       232       256       272       272       256       192 
dram[11]:       248       280       232       264       240       264       288       256       272       272       232       256       264       264       256       256 
dram[12]:       248       200       224       264       240       272       264       248       280       232       256       232       248       248       256       256 
dram[13]:       248       216       224       264       240       272       264       248       280       232       256       224       264       256       256       256 
dram[14]:       248       224       224       264       248       272       280       256       280       240       264       224       272       240       256       224 
dram[15]:       248       224       224       264       240       272       280       256       280       248       264       224       272       240       256       192 
dram[16]:       248       224       224       264       240       272       272       248       280       232       264       232       272       216       224       200 
dram[17]:       256       264       256       264       280       280       256       272       264       256       272       256       256       256       256       251 
dram[18]:       256       264       256       264       280       288       256       272       264       256       272       256       256       256       256       224 
dram[19]:       256       256       256       264       248       288       208       264       264       232       264       237       240       208       240       208 
dram[20]:       256       256       256       264       240       280       216       264       264       232       264       256       240       208       248       240 
dram[21]:       256       256       256       264       240       288       216       264       264       240       264       256       248       200       240       248 
dram[22]:       256       256       256       264       248       288       216       264       264       232       264       248       232       192       232       248 
dram[23]:       256       256       256       264       248       288       216       264       264       232       264       256       232       192       232       240 
dram[24]:       256       248       256       266       240       288       205       264       264       232       266       256       256       192       238       224 
dram[25]:       256       248       256       272       248       288       216       272       264       240       264       256       256       192       240       224 
dram[26]:       256       256       256       264       240       288       224       272       264       232       264       248       232       205       248       224 
dram[27]:       256       256       256       264       240       288       224       272       264       232       264       234       248       200       240       224 
dram[28]:       272       256       256       224       248       256       240       264       272       240       256       224       216       248       224       256 
dram[29]:       272       256       256       224       248       256       248       272       272       248       256       224       216       248       256       256 
dram[30]:       272       256       264       232       242       256       256       272       272       256       240       232       232       256       220       232 
dram[31]:       248       256       264       240       248       256       256       272       272       256       240       240       224       256       208       232 
maximum service time to same row:
dram[0]:     38665     36590     45599     40918     42305     43196     45561     45643     39100     37067     36051     35396     34580     34788     34692     35611 
dram[1]:     36179     36360     38915     46419     42408     43642     45930     46106     38727     39153     36306     36816     36324     34950     35344     35435 
dram[2]:     36556     36321     39598     46715     42450     43900     45854     46287     38853     39269     36329     37222     36665     35574     35433     35828 
dram[3]:     37628     38062     38500     46797     42402     44016     46436     46812     35950     38167     34694     36909     34873     35491     35935     36043 
dram[4]:     37542     39568     38181     40697     42104     43530     44996     45445     35588     36138     34435     35839     35039     34551     35348     35316 
dram[5]:     37528     39559     38312     46928     42153     43489     45002     45519     35692     36173     34644     35618     34221     34677     35227     35689 
dram[6]:     37821     37863     38352     46664     42216     43426     44754     44994     35290     35890     34735     35583     34236     34714     35249     35855 
dram[7]:     38163     37824     38273     40315     42337     43342     44682     44997     35196     36024     34934     36315     35213     35041     35440     35491 
dram[8]:     37244     38124     38229     40375     42210     43334     44978     45137     35223     36041     34946     36521     35233     35089     35416     35398 
dram[9]:     36742     37847     40345     46749     42854     43776     45023     44832     35321     36046     34603     36313     34696     34522     35572     35372 
dram[10]:     36758     37867     40328     46300     43102     43626     45043     45093     36130     36562     34607     36517     34760     34477     35314     36079 
dram[11]:     36904     37284     39141     46339     42612     43554     44903     44670     36432     36287     34584     36323     34575     34653     35314     35854 
dram[12]:     38249     39029     38638     47159     42690     43770     44383     44040     36556     36388     34586     36553     34531     34659     35482     36161 
dram[13]:     38244     39025     38634     47049     42821     43686     44451     44119     36571     36487     34585     36786     34566     35279     35569     36253 
dram[14]:     36664     36898     38622     45659     42823     43694     44548     44287     36564     36589     34571     36363     34637     35237     35560     35769 
dram[15]:     36750     37206     39285     45880     42903     43666     45173     45076     36913     37369     34616     36302     34816     34734     35557     36051 
dram[16]:     36509     38137     39659     45557     42754     43661     45453     45092     37049     37505     34606     35878     34726     34681     35440     36052 
dram[17]:     36076     36248     41560     45579     42229     43743     45894     45497     40941     42294     36823     35938     36448     35358     35646     35797 
dram[18]:     35767     37552     41586     45974     42096     43841     45962     45844     41072     42418     36886     36717     36303     35757     35863     35779 
dram[19]:     36157     38516     40545     45974     42107     43770     46533     46353     36052     38938     35007     36218     34967     35696     35780     36290 
dram[20]:     36115     38509     40287     45899     41875     43255     45121     45347     35714     36804     34707     35698     35049     34983     35239     35916 
dram[21]:     36870     38415     40341     45895     41820     43421     45128     45331     35550     36499     34826     35703     34538     34764     35406     35223 
dram[22]:     36114     38685     40311     45665     41847     43356     44759     44360     35317     36132     34851     35687     34848     34687     35410     35106 
dram[23]:     36665     38841     40364     45825     41983     43199     44686     44362     35465     36210     35185     35841     35221     34954     35827     35503 
dram[24]:     36465     37930     40220     45825     41852     43317     44646     44976     35523     36234     35164     35703     35311     35099     35369     35572 
dram[25]:     35804     37664     40412     45531     42735     43593     44694     44648     35545     36754     35137     35809     34646     34650     35486     35293 
dram[26]:     35761     37868     40452     45709     42789     43528     44971     44670     36299     37233     35233     35593     34643     34734     35481     35955 
dram[27]:     35946     37795     40467     45766     42100     43412     44830     44260     36452     36516     35238     35629     34698     34565     35593     35603 
dram[28]:     38182     41075     40532     45742     43175     42636     44822     44725     36581     36550     35279     36059     35023     34626     35733     35075 
dram[29]:     38193     41052     41555     45812     43616     42776     44880     44831     36596     36771     35289     35721     35145     34660     35881     35702 
dram[30]:     37308     38567     41190     41186     43722     42839     44902     45023     36596     36874     35303     35718     35039     34593     35566     35595 
dram[31]:     37148     38611     41201     41131     43389     42835     45523     45812     36939     37597     35377     35724     35101     34564     35484     35685 
average row accesses per activate:
dram[0]: 20.228571 20.150259 18.647482 19.558897 18.190256 20.128866 19.140741 19.066339 18.846889 19.680798 18.500000 19.667482 21.344086 20.687500 19.613232 18.355450 
dram[1]: 22.973452 22.653061 20.924730 22.478386 22.857143 22.991201 22.736841 23.876923 21.574932 22.571428 23.604719 23.958334 23.805389 22.011049 23.792570 21.735210 
dram[2]: 25.606558 21.726257 21.932585 23.564955 21.420765 22.084507 21.988701 23.188059 21.371273 22.288136 23.091953 22.741478 25.818769 21.591280 23.894737 22.830860 
dram[3]: 22.000000 18.170561 19.717173 20.472441 17.697517 18.963680 18.756626 18.065117 20.045801 18.942446 19.685503 18.251143 24.574074 20.380463 21.427778 19.339151 
dram[4]: 20.338541 18.495237 18.660288 19.687658 18.584324 18.471699 19.826973 19.105652 20.148338 18.439253 19.333334 19.333334 25.601286 19.899750 21.412743 19.917526 
dram[5]: 21.165312 18.992664 19.776649 21.239130 18.762590 19.678392 19.656565 18.919708 20.677166 18.971014 18.940899 20.060150 24.650154 19.969849 20.994566 19.614214 
dram[6]: 20.938337 18.060326 19.807106 20.821333 18.983051 19.196079 19.315136 20.093023 20.298969 18.517647 19.037914 20.135338 25.012579 21.294117 20.406332 19.423559 
dram[7]: 21.280653 18.533333 19.184275 20.866310 19.029127 19.580000 19.586903 19.736040 19.818640 18.474178 18.511520 20.442749 27.146757 21.879122 21.016304 20.077721 
dram[8]: 21.186993 17.703873 18.833735 19.867685 18.622328 19.797979 19.989717 18.919708 20.061069 18.990337 18.712616 19.532846 24.267477 20.101265 21.059782 19.370001 
dram[9]: 21.302452 18.548925 20.439791 20.601583 18.917875 19.405941 20.197403 19.736040 20.091837 19.202934 19.627451 17.510918 23.892216 20.203562 21.505556 18.990196 
dram[10]: 20.627968 18.772947 19.989769 20.613756 19.009708 19.358025 20.335079 19.247524 20.563969 19.674999 18.340229 18.352404 25.015675 20.281330 21.886686 18.810680 
dram[11]: 20.465969 18.956097 19.888041 20.072165 18.351288 19.169533 20.442104 19.989717 20.936171 20.025446 19.373787 19.004740 24.012049 20.533678 21.948864 18.948656 
dram[12]: 22.832844 20.981133 22.520231 22.807018 22.084507 22.355301 21.304110 22.432276 23.359051 22.186441 23.126436 23.221903 23.990936 24.701864 24.816721 22.976332 
dram[13]: 23.241791 22.303724 23.683891 22.455332 21.362398 22.441261 20.736000 22.011299 22.962099 21.435616 23.260115 23.700001 24.594427 24.753895 23.894737 22.445087 
dram[14]: 19.339951 18.965853 18.517815 20.196383 20.102564 19.531172 19.586903 20.165804 19.868687 18.966265 20.813471 18.323462 21.344086 18.747046 22.567251 19.375000 
dram[15]: 20.403141 19.566751 18.527315 20.354166 19.310345 19.629072 18.965853 20.484211 20.000000 18.586288 20.733850 17.875555 21.459459 18.399073 21.261707 19.443609 
dram[16]: 19.872774 18.041763 18.724220 20.797873 18.846153 18.603325 18.873787 19.776649 19.577114 19.297297 20.000000 19.423077 20.785341 19.103365 21.351801 20.005156 
dram[17]: 20.707447 22.131054 20.842667 22.608696 22.970589 20.740740 21.637882 23.097923 22.236620 21.447155 23.398844 22.438889 22.625000 24.109091 23.014925 21.898592 
dram[18]: 21.368132 22.647230 20.842667 22.497110 22.228571 21.755556 22.108263 22.131054 21.988857 22.078213 24.711657 21.584906 25.418530 22.538244 22.831858 22.039772 
dram[19]: 19.252476 21.881691 19.043903 19.577890 18.711218 18.781775 19.066339 17.417040 19.328432 19.804512 22.469275 18.613953 22.178770 17.737194 19.754477 18.830097 
dram[20]: 18.196722 20.825737 19.279013 18.821257 18.846153 18.129629 19.263681 17.645454 18.846889 18.682352 20.752577 17.713655 22.497175 17.444201 19.825642 18.741547 
dram[21]: 18.859222 20.770054 18.788462 19.459999 19.898478 18.046083 19.826086 18.854368 19.635910 18.817102 20.436548 18.194571 23.216373 18.118181 20.187990 19.108374 
dram[22]: 19.300247 21.399448 19.297029 19.480000 19.454094 18.647619 19.420000 18.618706 20.241026 19.944445 21.735136 19.215311 22.839081 19.043165 19.497475 18.297171 
dram[23]: 19.083334 19.765903 19.315136 19.806616 19.649122 18.917875 19.323383 18.388626 19.229269 19.598015 21.524065 19.023697 23.127907 18.942583 20.251968 19.014706 
dram[24]: 19.815857 20.000000 18.769230 19.786259 19.358025 17.521254 18.432304 18.763285 19.438423 19.438726 21.967302 17.888641 22.885057 19.276699 20.875675 18.086449 
dram[25]: 19.017115 21.555555 18.932039 19.586903 20.469975 18.213953 18.520287 18.763285 19.640898 19.167070 21.735849 18.254545 22.596590 18.275862 19.922482 18.832117 
dram[26]: 19.308458 21.202187 18.997566 19.098040 19.215687 18.603325 18.973104 17.614513 19.979748 18.310905 21.730457 18.337900 21.577236 17.190475 19.518988 19.054188 
dram[27]: 19.601009 21.797752 19.578947 19.557789 19.551123 18.087759 18.564592 18.149532 19.486420 18.899521 22.251381 18.272728 22.240223 17.767338 19.820051 19.469849 
dram[28]: 23.524391 24.123838 20.505262 22.367817 21.899441 22.336182 21.119566 22.581396 21.900000 23.297935 22.863636 22.435755 23.556213 25.136507 21.926136 22.000000 
dram[29]: 23.524391 23.445784 21.644444 22.562319 21.777779 21.717451 21.188011 22.780058 22.397728 22.288136 22.776203 22.435755 24.909090 25.271566 21.802259 22.577259 
dram[30]: 20.754011 19.887468 18.859903 19.200001 19.358025 18.781775 18.602871 18.055815 20.112246 18.985577 19.793612 18.235828 21.232000 20.761154 18.370546 20.229765 
dram[31]: 19.770992 19.488722 18.932039 19.343283 19.898478 19.196079 18.900244 18.583733 20.319588 19.246342 19.837439 18.808411 20.345268 20.230179 18.240566 19.864103 
average row locality = 4018342/197959 = 20.298861
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2384      2368      2368      2396      2432      2432      2344      2352      2408      2392      2340      2388      2368      2372      2320      2356 
dram[1]:      2384      2360      2376      2392      2432      2432      2368      2352      2416      2400      2344      2392      2380      2396      2296      2356 
dram[2]:      2400      2368      2400      2392      2432      2432      2376      2360      2384      2392      2376      2352      2408      2352      2328      2364 
dram[3]:      2400      2368      2400      2392      2432      2424      2376      2360      2376      2400      2360      2344      2392      2356      2324      2364 
dram[4]:      2400      2360      2392      2408      2416      2424      2384      2368      2376      2392      2352      2352      2392      2368      2340      2368 
dram[5]:      2400      2360      2384      2408      2416      2424      2376      2368      2376      2384      2360      2352      2392      2376      2336      2368 
dram[6]:      2400      2376      2396      2400      2432      2424      2376      2368      2376      2400      2384      2384      2384      2392      2344      2360 
dram[7]:      2400      2376      2400      2396      2432      2424      2368      2368      2368      2400      2384      2384      2384      2392      2344      2360 
dram[8]:      2408      2364      2408      2400      2432      2432      2368      2368      2384      2392      2360      2376      2412      2368      2360      2360 
dram[9]:      2408      2364      2400      2400      2424      2432      2368      2368      2376      2384      2360      2368      2408      2368      2352      2360 
dram[10]:      2408      2364      2408      2384      2424      2432      2360      2368      2376      2400      2360      2368      2408      2360      2336      2360 
dram[11]:      2408      2364      2408      2380      2428      2424      2360      2368      2372      2400      2364      2368      2400      2356      2336      2360 
dram[12]:      2376      2376      2384      2392      2432      2424      2368      2376      2372      2384      2400      2408      2368      2384      2328      2376 
dram[13]:      2376      2376      2384      2384      2432      2424      2368      2384      2376      2384      2400      2408      2372      2376      2328      2376 
dram[14]:      2384      2368      2388      2408      2432      2424      2368      2376      2368      2400      2384      2392      2368      2360      2328      2360 
dram[15]:      2384      2360      2392      2408      2432      2424      2368      2376      2360      2392      2376      2392      2368      2360      2328      2368 
dram[16]:      2400      2368      2400      2412      2432      2424      2368      2384      2368      2384      2432      2428      2368      2376      2320      2372 
dram[17]:      2376      2360      2408      2392      2432      2432      2360      2376      2392      2412      2440      2420      2392      2384      2352      2384 
dram[18]:      2368      2360      2408      2376      2432      2424      2352      2360      2392      2400      2400      2352      2384      2384      2352      2368 
dram[19]:      2368      2360      2400      2384      2432      2424      2352      2360      2384      2400      2392      2352      2368      2392      2336      2368 
dram[20]:      2360      2360      2400      2384      2432      2424      2336      2356      2376      2440      2400      2392      2392      2400      2344      2368 
dram[21]:      2360      2360      2408      2376      2432      2424      2344      2360      2372      2424      2400      2392      2368      2400      2344      2368 
dram[22]:      2368      2360      2388      2384      2432      2424      2360      2356      2392      2400      2392      2384      2376      2381      2332      2368 
dram[23]:      2376      2360      2376      2376      2432      2424      2360      2352      2384      2400      2400      2380      2384      2376      2328      2368 
dram[24]:      2368      2352      2400      2368      2432      2424      2352      2360      2392      2432      2408      2384      2392      2400      2336      2352 
dram[25]:      2368      2352      2392      2368      2432      2424      2352      2360      2376      2416      2408      2384      2384      2408      2320      2352 
dram[26]:      2352      2352      2400      2384      2432      2424      2352      2360      2392      2392      2408      2384      2392      2400      2320      2348 
dram[27]:      2352      2352      2404      2376      2432      2424      2352      2360      2392      2400      2413      2392      2392      2400      2320      2360 
dram[28]:      2336      2384      2384      2376      2432      2432      2364      2360      2384      2400      2392      2384      2392      2376      2328      2356 
dram[29]:      2336      2376      2384      2376      2432      2432      2368      2360      2384      2392      2384      2384      2376      2368      2328      2356 
dram[30]:      2352      2368      2400      2368      2432      2424      2368      2356      2384      2400      2400      2392      2392      2368      2344      2360 
dram[31]:      2360      2368      2392      2368      2432      2424      2360      2360      2384      2392      2400      2400      2384      2368      2344      2360 
total dram reads = 1219846
bank skew: 2440/2296 = 1.06
chip skew: 38312/38020 = 1.01
number of total write accesses:
dram[0]:      6256      6280      6272      6272      6272      6248      6272      6272      6328      6352      6480      6496      6352      6352      6192      6200 
dram[1]:      6256      6280      6272      6272      6272      6272      6272      6272      6360      6352      6504      6504      6348      6352      6195      6176 
dram[2]:      6280      6280      6272      6272      6272      6272      6272      6272      6360      6344      6512      6484      6344      6352      6200      6152 
dram[3]:      6280      6276      6272      6272      6272      6272      6272      6272      6360      6348      6480      6472      6344      6352      6200      6202 
dram[4]:      6280      6272      6272      6272      6272      6272      6272      6272      6360      6352      6480      6480      6344      6352      6200      6176 
dram[5]:      6280      6272      6272      6272      6272      6272      6272      6272      6360      6328      6480      6480      6344      6352      6197      6176 
dram[6]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6328      6472      6472      6344      6352      6200      6200 
dram[7]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6328      6472      6472      6344      6352      6200      6200 
dram[8]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6328      6468      6480      6352      6352      6200      6192 
dram[9]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6328      6464      6480      6352      6352      6200      6192 
dram[10]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6328      6440      6480      6352      6344      6200      6199 
dram[11]:      6280      6272      6272      6272      6272      6248      6272      6272      6352      6328      6440      6480      6352      6344      6200      6200 
dram[12]:      6280      6272      6272      6272      6272      6248      6272      6272      6352      6328      6464      6472      6356      6344      6198      6200 
dram[13]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6304      6464      6472      6352      6344      6200      6200 
dram[14]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6332      6472      6480      6352      6344      6200      6197 
dram[15]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6328      6464      6480      6352      6344      6200      6200 
dram[16]:      6280      6272      6272      6272      6272      6272      6272      6272      6360      6328      6464      6480      6352      6348      6192      6200 
dram[17]:      6280      6272      6272      6272      6248      6272      6272      6272      6360      6360      6496      6504      6352      6352      6168      6200 
dram[18]:      6280      6272      6272      6272      6224      6272      6272      6272      6360      6368      6496      6496      6352      6352      6191      6200 
dram[19]:      6280      6272      6272      6272      6272      6272      6272      6272      6360      6360      6480      6480      6352      6352      6192      6200 
dram[20]:      6280      6272      6272      6272      6272      6272      6272      6272      6360      6352      6480      6472      6352      6352      6192      6202 
dram[21]:      6280      6272      6272      6272      6272      6272      6272      6272      6360      6344      6480      6472      6352      6352      6192      6200 
dram[22]:      6280      6272      6272      6272      6272      6272      6272      6272      6360      6344      6472      6464      6352      6340      6193      6200 
dram[23]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6344      6472      6464      6352      6328      6192      6200 
dram[24]:      6256      6272      6272      6272      6272      6272      6272      6272      6352      6348      6488      6464      6352      6328      6192      6196 
dram[25]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6352      6496      6464      6344      6328      6199      6192 
dram[26]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6352      6488      6464      6344      6328      6200      6192 
dram[27]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6352      6476      6464      6344      6328      6200      6194 
dram[28]:      6256      6272      6272      6272      6272      6272      6272      6272      6352      6344      6496      6464      6344      6328      6200      6192 
dram[29]:      6256      6272      6272      6272      6272      6272      6272      6272      6352      6344      6496      6464      6344      6328      6197      6192 
dram[30]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6344      6496      6472      6344      6328      6200      6192 
dram[31]:      6280      6272      6272      6272      6272      6272      6272      6272      6352      6348      6488      6472      6348      6328      6200      6188 
total dram writes = 3229104
bank skew: 6512/6152 = 1.06
chip skew: 100960/100856 = 1.00
average mf latency per bank:
dram[0]:       1713      1566      1633      1498      1563      1541      1663      1564      1637      1499      1702      1490      1779      1528      1773      1655
dram[1]:       1679      1797      1651      1684      1585      1669      1695      1754      1730      1703      1831      1745      1826      1767      1699      1823
dram[2]:       1802      1747      1690      1649      1681      1691      1720      1751      1763      1632      1828      1745      1882      1806      1783      1807
dram[3]:       1683      1762      1611      1574      1637      1646      1588      1714      1607      1635      1642      1759      1679      1746      1748      1812
dram[4]:       1705      1751      1646      1565      1632      1626      1580      1680      1595      1662      1549      1752      1616      1778      1687      1848
dram[5]:       1696      1670      1643      1539      1673      1587      1607      1636      1615      1584      1617      1663      1656      1686      1714      1745
dram[6]:       1625      1727      1621      1567      1602      1619      1566      1714      1571      1680      1561      1750      1647      1742      1666      1829
dram[7]:       1633      1772      1603      1579      1606      1655      1582      1727      1570      1700      1557      1778      1657      1766      1718      1810
dram[8]:       1726      1717      1645      1568      1642      1589      1658      1684      1649      1628      1622      1712      1678      1727      1726      1800
dram[9]:       1701      1772      1625      1604      1638      1701      1598      1744      1586      1673      1545      1784      1621      1781      1715      1859
dram[10]:       1651      1714      1619      1594      1612      1659      1580      1689      1554      1630      1543      1768      1588      1767      1687      1836
dram[11]:       1681      1701      1667      1572      1661      1603      1650      1658      1643      1589      1671      1698      1710      1696      1765      1795
dram[12]:       1646      1653      1561      1564      1567      1565      1633      1628      1564      1594      1519      1583      1632      1572      1703      1652
dram[13]:       1610      1664      1558      1559      1536      1597      1600      1637      1525      1625      1477      1603      1561      1607      1676      1667
dram[14]:       1579      1728      1470      1594      1517      1588      1575      1673      1515      1575      1515      1597      1612      1623      1723      1761
dram[15]:       1615      1700      1489      1567      1501      1560      1572      1675      1524      1576      1495      1629      1612      1636      1699      1757
dram[16]:       1662      1728      1553      1580      1569      1561      1660      1700      1585      1619      1524      1643      1660      1627      1745      1750
dram[17]:       1760      1797      1675      1638      1704      1711      1767      1820      1726      1650      1726      1672      1857      1706      1876      1737
dram[18]:       1812      1699      1757      1592      1806      1623      1844      1700      1767      1616      1740      1635      1897      1673      1950      1681
dram[19]:       1689      1646      1599      1554      1626      1591      1638      1645      1587      1579      1517      1552      1666      1747      1830      1762
dram[20]:       1728      1650      1632      1584      1610      1618      1660      1659      1572      1621      1511      1584      1635      1739      1812      1732
dram[21]:       1688      1640      1611      1573      1623      1630      1676      1663      1589      1591      1528      1573      1653      1733      1806      1720
dram[22]:       1659      1650      1538      1514      1595      1577      1646      1594      1601      1506      1571      1510      1677      1670      1774      1745
dram[23]:       1662      1670      1553      1543      1563      1598      1619      1628      1567      1561      1554      1550      1642      1709      1772      1769
dram[24]:       1606      1681      1552      1573      1556      1620      1613      1611      1534      1574      1492      1580      1631      1751      1774      1764
dram[25]:       1680      1680      1632      1585      1612      1639      1649      1657      1549      1590      1486      1599      1634      1763      1819      1760
dram[26]:       1720      1653      1616      1572      1606      1651      1680      1704      1588      1607      1516      1584      1663      1765      1867      1785
dram[27]:       1621      1730      1534      1612      1540      1670      1627      1685      1558      1595      1486      1592      1637      1779      1780      1842
dram[28]:       1589      1642      1516      1582      1545      1527      1578      1554      1507      1546      1514      1551      1582      1698      1707      1675
dram[29]:       1576      1622      1533      1574      1509      1554      1546      1583      1457      1583      1473      1583      1532      1721      1681      1693
dram[30]:       1627      1720      1544      1624      1561      1564      1647      1643      1507      1658      1513      1676      1554      1778      1747      1728
dram[31]:       1628      1707      1560      1637      1586      1592      1641      1657      1510      1692      1518      1709      1572      1820      1721      1773
maximum mf latency per bank:
dram[0]:       7206      7213     10279     10298     10299     10316     10311     10382     10333     10374     10340     10327      8486      8104      8598      8094
dram[1]:       6127      6430     10304     10286     10317     10305     10328     10382     10329     10365     10342     10328      9013      9508      8677      8227
dram[2]:       6785      6792     10298     10283     10314     10310     10327     10379     10329     10336     10297     10300      9638      9605      9761      9260
dram[3]:       6657      6670      9966      9972     10377     10384     10401     10410     10424     10557     10432     10434      9836      9273      9698      9323
dram[4]:       9172      9179      9835      9839      9858      9864      9983      9927     10026      9874     10028      9402      8946      9410      6679      6852
dram[5]:       9047      9051      9697      9695      9723      9725     10040      9790     10131      9834     10177      9518      8535      8958      6800      6532
dram[6]:       8642      8649      9569      9573      9591      9598      9775      9661      9822      9607      9811      9058      8711      9033      7155      6547
dram[7]:       8515      8519      9437      9438      9461      9655      9941      9530     10042      9477      9975      9720      9322      9774      7272      6656
dram[8]:       8907      8914      9304      9308      9412      9334     10025      9571     10108      9568     10060      9745      9388      9915      7514      7047
dram[9]:       8782      8788     10027     10353     10181     10379     10268     10428     10018     10371     10045      9214      7540      7251      8384      8385
dram[10]:       8274      8278     10410     10585     10550     10611     10587     10658     10318     10610     10340     10381      8027      7655      8252      8253
dram[11]:       7880      7884     10021     10044     10277     10304     10295     10318     10315     10378     10336     10325      8035      7765      8229      7859
dram[12]:       7743      7747     10042     10026     10275     10298     10293     10314     10314     10362     10335     10329      9406      8784      9381      8783
dram[13]:       8140      8144      9743     10063     10286     10297     10296     10314     10311     10362     10334     10320      9453      8876      9517      8876
dram[14]:       8008      8012      9868     10151     10291     10297     10311     10316     10323     10374     10340     10327      9077      8538      8890      8522
dram[15]:       7345      7349     10296     10273     10313     10297     10328     10369     10330     10373     10340     10325      9176      8657      8988      8683
dram[16]:       7214      7218     10297     10277     10318     10297     10325     10374     10327     10374     10340     10327      8383      8441      8478      8006
dram[17]:       6127      6155     10304     10286     10317     10305     10328     10382     10329     10365     10342     10328      9013      9516      8572      8026
dram[18]:       6785      6792     10298     10283     10314     10310     10327     10379     10329     10336     10297     10300      9596      9628      9775      9215
dram[19]:       6657      6661      9966      9972     10377     10384     10401     10410     10424     10557     10432     10434      9749      9278      9718      9162
dram[20]:       9172      9179      9835      9839      9858      9864      9953      9927     10062      9874     10033      9391      8877      9448      6642      6312
dram[21]:       9047      9051      9697      9695      9723      9725      9995      9790     10048      9785     10089      9518      8440      8901      6891      6437
dram[22]:       8642      8649      9569      9573      9591      9598      9800      9661      9877      9607      9820      9058      8681      9105      7002      6629
dram[23]:       8515      8519      9437      9438      9461      9655      9875      9530      9971      9477      9910      9734      9310      9784      7051      6720
dram[24]:       8907      8914      9304      9308      9413      9334      9957      9571     10009      9568      9989      9771      9423      9895      7464      7059
dram[25]:       8782      8788     10026     10352     10180     10376     10267     10433      9963     10370      9979      9198      7559      7254      8384      8385
dram[26]:       8274      8278     10409     10585     10549     10612     10587     10661     10318     10611     10340     10381      8025      7585      8252      8253
dram[27]:       7880      7884     10020     10043     10276     10303     10294     10317     10314     10377     10335     10324      8087      7719      8273      7859
dram[28]:       7743      7747     10042     10026     10297     10284     10317     10302     10328     10357     10329     10331      8789      9324      8869      9377
dram[29]:       8140      8144      9743     10063     10303     10285     10321     10303     10331     10357     10328     10330      8903      9405      8932      9453
dram[30]:       8008      8012      9867     10151     10300     10288     10317     10306     10324     10362     10325     10348      8538      8992      8560      8883
dram[31]:       7345      7349     10296     10273     10313     10290     10328     10369     10330     10369     10329     10349      8659      9125      8717      9003
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162592 n_act=6449 n_pre=6433 n_ref_event=0 n_req=125452 n_rd=38020 n_rd_L2_A=0 n_write=82944 n_wr_bk=17952 bw_util=0.4508
n_activity=255594 dram_eff=0.5435
bk0: 2384a 274265i bk1: 2368a 274451i bk2: 2368a 274033i bk3: 2396a 273851i bk4: 2432a 273166i bk5: 2432a 273488i bk6: 2344a 275968i bk7: 2352a 275332i bk8: 2408a 272991i bk9: 2392a 274096i bk10: 2340a 273428i bk11: 2388a 274645i bk12: 2368a 276097i bk13: 2372a 275258i bk14: 2320a 274584i bk15: 2356a 274820i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948594
Row_Buffer_Locality_read = 0.939085
Row_Buffer_Locality_write = 0.952729
Bank_Level_Parallism = 2.699902
Bank_Level_Parallism_Col = 2.364292
Bank_Level_Parallism_Ready = 1.370245
write_to_read_ratio_blp_rw_average = 0.649371
GrpLevelPara = 1.979051 

BW Util details:
bwutil = 0.450774 
total_CMD = 308172 
util_bw = 138916 
Wasted_Col = 96334 
Wasted_Row = 11326 
Idle = 61596 

BW Util Bottlenecks: 
RCDc_limit = 13774 
RCDWRc_limit = 19645 
WTRc_limit = 46045 
RTWc_limit = 75593 
CCDLc_limit = 62317 
rwq = 0 
CCDLc_limit_alone = 51719 
WTRc_limit_alone = 40298 
RTWc_limit_alone = 70742 

Commands details: 
total_CMD = 308172 
n_nop = 162592 
Read = 38020 
Write = 82944 
L2_Alloc = 0 
L2_WB = 17952 
n_act = 6449 
n_pre = 6433 
n_ref = 0 
n_req = 125452 
total_req = 138916 

Dual Bus Interface Util: 
issued_total_row = 12882 
issued_total_col = 138916 
Row_Bus_Util =  0.041801 
CoL_Bus_Util = 0.450774 
Either_Row_CoL_Bus_Util = 0.472399 
Issued_on_Two_Bus_Simul_Util = 0.020177 
issued_two_Eff = 0.042712 
queue_avg = 11.435345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4353
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=163608 n_act=5518 n_pre=5502 n_ref_event=0 n_req=125548 n_rd=38076 n_rd_L2_A=0 n_write=82976 n_wr_bk=17983 bw_util=0.4512
n_activity=252749 dram_eff=0.5501
bk0: 2384a 275394i bk1: 2360a 275902i bk2: 2376a 274671i bk3: 2392a 274954i bk4: 2432a 275166i bk5: 2432a 275787i bk6: 2368a 277008i bk7: 2352a 275831i bk8: 2416a 274827i bk9: 2400a 276113i bk10: 2344a 276667i bk11: 2392a 275930i bk12: 2380a 276815i bk13: 2396a 274595i bk14: 2296a 276774i bk15: 2356a 275501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956049
Row_Buffer_Locality_read = 0.939279
Row_Buffer_Locality_write = 0.963348
Bank_Level_Parallism = 2.665287
Bank_Level_Parallism_Col = 2.375699
Bank_Level_Parallism_Ready = 1.353350
write_to_read_ratio_blp_rw_average = 0.632462
GrpLevelPara = 1.956166 

BW Util details:
bwutil = 0.451160 
total_CMD = 308172 
util_bw = 139035 
Wasted_Col = 93822 
Wasted_Row = 8905 
Idle = 66410 

BW Util Bottlenecks: 
RCDc_limit = 13522 
RCDWRc_limit = 15034 
WTRc_limit = 49867 
RTWc_limit = 69330 
CCDLc_limit = 65541 
rwq = 0 
CCDLc_limit_alone = 53603 
WTRc_limit_alone = 42508 
RTWc_limit_alone = 64751 

Commands details: 
total_CMD = 308172 
n_nop = 163608 
Read = 38076 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17983 
n_act = 5518 
n_pre = 5502 
n_ref = 0 
n_req = 125548 
total_req = 139035 

Dual Bus Interface Util: 
issued_total_row = 11020 
issued_total_col = 139035 
Row_Bus_Util =  0.035759 
CoL_Bus_Util = 0.451160 
Either_Row_CoL_Bus_Util = 0.469102 
Issued_on_Two_Bus_Simul_Util = 0.017818 
issued_two_Eff = 0.037983 
queue_avg = 10.564947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.5649
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=163550 n_act=5519 n_pre=5503 n_ref_event=0 n_req=125559 n_rd=38116 n_rd_L2_A=0 n_write=82944 n_wr_bk=17996 bw_util=0.4512
n_activity=251949 dram_eff=0.5519
bk0: 2400a 276022i bk1: 2368a 274743i bk2: 2400a 274893i bk3: 2392a 274950i bk4: 2432a 274946i bk5: 2432a 275252i bk6: 2376a 276326i bk7: 2360a 276969i bk8: 2384a 274397i bk9: 2392a 274725i bk10: 2376a 275662i bk11: 2352a 276446i bk12: 2408a 276741i bk13: 2352a 274822i bk14: 2328a 276616i bk15: 2364a 274748i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956045
Row_Buffer_Locality_read = 0.939737
Row_Buffer_Locality_write = 0.963153
Bank_Level_Parallism = 2.691697
Bank_Level_Parallism_Col = 2.404768
Bank_Level_Parallism_Ready = 1.358978
write_to_read_ratio_blp_rw_average = 0.628391
GrpLevelPara = 1.975704 

BW Util details:
bwutil = 0.451229 
total_CMD = 308172 
util_bw = 139056 
Wasted_Col = 92956 
Wasted_Row = 8748 
Idle = 67412 

BW Util Bottlenecks: 
RCDc_limit = 13489 
RCDWRc_limit = 14926 
WTRc_limit = 51418 
RTWc_limit = 69396 
CCDLc_limit = 64795 
rwq = 0 
CCDLc_limit_alone = 53000 
WTRc_limit_alone = 44248 
RTWc_limit_alone = 64771 

Commands details: 
total_CMD = 308172 
n_nop = 163550 
Read = 38116 
Write = 82944 
L2_Alloc = 0 
L2_WB = 17996 
n_act = 5519 
n_pre = 5503 
n_ref = 0 
n_req = 125559 
total_req = 139056 

Dual Bus Interface Util: 
issued_total_row = 11022 
issued_total_col = 139056 
Row_Bus_Util =  0.035766 
CoL_Bus_Util = 0.451229 
Either_Row_CoL_Bus_Util = 0.469290 
Issued_on_Two_Bus_Simul_Util = 0.017704 
issued_two_Eff = 0.037726 
queue_avg = 10.624269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.6243
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162568 n_act=6390 n_pre=6374 n_ref_event=0 n_req=125561 n_rd=38068 n_rd_L2_A=0 n_write=83008 n_wr_bk=17938 bw_util=0.4511
n_activity=254980 dram_eff=0.5452
bk0: 2400a 272886i bk1: 2368a 274422i bk2: 2400a 274058i bk3: 2392a 274244i bk4: 2432a 272167i bk5: 2424a 273605i bk6: 2376a 274844i bk7: 2360a 272861i bk8: 2376a 273894i bk9: 2400a 275007i bk10: 2360a 275669i bk11: 2344a 273740i bk12: 2392a 277662i bk13: 2356a 275469i bk14: 2324a 276435i bk15: 2364a 273451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949108
Row_Buffer_Locality_read = 0.939240
Row_Buffer_Locality_write = 0.953402
Bank_Level_Parallism = 2.709010
Bank_Level_Parallism_Col = 2.367574
Bank_Level_Parallism_Ready = 1.365107
write_to_read_ratio_blp_rw_average = 0.651224
GrpLevelPara = 1.966260 

BW Util details:
bwutil = 0.451092 
total_CMD = 308172 
util_bw = 139014 
Wasted_Col = 96139 
Wasted_Row = 10656 
Idle = 62363 

BW Util Bottlenecks: 
RCDc_limit = 13889 
RCDWRc_limit = 19367 
WTRc_limit = 44578 
RTWc_limit = 76475 
CCDLc_limit = 63267 
rwq = 0 
CCDLc_limit_alone = 52302 
WTRc_limit_alone = 38773 
RTWc_limit_alone = 71315 

Commands details: 
total_CMD = 308172 
n_nop = 162568 
Read = 38068 
Write = 83008 
L2_Alloc = 0 
L2_WB = 17938 
n_act = 6390 
n_pre = 6374 
n_ref = 0 
n_req = 125561 
total_req = 139014 

Dual Bus Interface Util: 
issued_total_row = 12764 
issued_total_col = 139014 
Row_Bus_Util =  0.041418 
CoL_Bus_Util = 0.451092 
Either_Row_CoL_Bus_Util = 0.472476 
Issued_on_Two_Bus_Simul_Util = 0.020034 
issued_two_Eff = 0.042403 
queue_avg = 10.790750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.7907
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162616 n_act=6370 n_pre=6354 n_ref_event=0 n_req=125556 n_rd=38092 n_rd_L2_A=0 n_write=82976 n_wr_bk=17952 bw_util=0.4511
n_activity=255836 dram_eff=0.5434
bk0: 2400a 272825i bk1: 2360a 273432i bk2: 2392a 272762i bk3: 2408a 273527i bk4: 2416a 271939i bk5: 2424a 271961i bk6: 2384a 274371i bk7: 2368a 274010i bk8: 2376a 274509i bk9: 2392a 273526i bk10: 2352a 274811i bk11: 2352a 274550i bk12: 2392a 276750i bk13: 2368a 272729i bk14: 2340a 276560i bk15: 2368a 274397i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949266
Row_Buffer_Locality_read = 0.938176
Row_Buffer_Locality_write = 0.954095
Bank_Level_Parallism = 2.732690
Bank_Level_Parallism_Col = 2.389301
Bank_Level_Parallism_Ready = 1.358481
write_to_read_ratio_blp_rw_average = 0.643023
GrpLevelPara = 1.982748 

BW Util details:
bwutil = 0.451112 
total_CMD = 308172 
util_bw = 139020 
Wasted_Col = 97164 
Wasted_Row = 10331 
Idle = 61657 

BW Util Bottlenecks: 
RCDc_limit = 14342 
RCDWRc_limit = 19218 
WTRc_limit = 47694 
RTWc_limit = 77660 
CCDLc_limit = 64516 
rwq = 0 
CCDLc_limit_alone = 53207 
WTRc_limit_alone = 41371 
RTWc_limit_alone = 72674 

Commands details: 
total_CMD = 308172 
n_nop = 162616 
Read = 38092 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17952 
n_act = 6370 
n_pre = 6354 
n_ref = 0 
n_req = 125556 
total_req = 139020 

Dual Bus Interface Util: 
issued_total_row = 12724 
issued_total_col = 139020 
Row_Bus_Util =  0.041289 
CoL_Bus_Util = 0.451112 
Either_Row_CoL_Bus_Util = 0.472321 
Issued_on_Two_Bus_Simul_Util = 0.020080 
issued_two_Eff = 0.042513 
queue_avg = 11.306303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3063
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162794 n_act=6262 n_pre=6246 n_ref_event=0 n_req=125514 n_rd=38080 n_rd_L2_A=0 n_write=82944 n_wr_bk=17957 bw_util=0.451
n_activity=255950 dram_eff=0.543
bk0: 2400a 273823i bk1: 2360a 272783i bk2: 2384a 273744i bk3: 2408a 273497i bk4: 2416a 271102i bk5: 2424a 271917i bk6: 2376a 274795i bk7: 2368a 275373i bk8: 2376a 274403i bk9: 2384a 274602i bk10: 2360a 274891i bk11: 2352a 274607i bk12: 2392a 277032i bk13: 2376a 274151i bk14: 2336a 276583i bk15: 2368a 275734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950109
Row_Buffer_Locality_read = 0.939154
Row_Buffer_Locality_write = 0.954880
Bank_Level_Parallism = 2.703828
Bank_Level_Parallism_Col = 2.370099
Bank_Level_Parallism_Ready = 1.361661
write_to_read_ratio_blp_rw_average = 0.642562
GrpLevelPara = 1.972939 

BW Util details:
bwutil = 0.450985 
total_CMD = 308172 
util_bw = 138981 
Wasted_Col = 97512 
Wasted_Row = 10279 
Idle = 61400 

BW Util Bottlenecks: 
RCDc_limit = 14401 
RCDWRc_limit = 18899 
WTRc_limit = 47655 
RTWc_limit = 77337 
CCDLc_limit = 64450 
rwq = 0 
CCDLc_limit_alone = 53102 
WTRc_limit_alone = 41179 
RTWc_limit_alone = 72465 

Commands details: 
total_CMD = 308172 
n_nop = 162794 
Read = 38080 
Write = 82944 
L2_Alloc = 0 
L2_WB = 17957 
n_act = 6262 
n_pre = 6246 
n_ref = 0 
n_req = 125514 
total_req = 138981 

Dual Bus Interface Util: 
issued_total_row = 12508 
issued_total_col = 138981 
Row_Bus_Util =  0.040588 
CoL_Bus_Util = 0.450985 
Either_Row_CoL_Bus_Util = 0.471743 
Issued_on_Two_Bus_Simul_Util = 0.019830 
issued_two_Eff = 0.042035 
queue_avg = 11.421551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4216
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162616 n_act=6288 n_pre=6272 n_ref_event=0 n_req=125654 n_rd=38196 n_rd_L2_A=0 n_write=82976 n_wr_bk=17928 bw_util=0.4514
n_activity=255855 dram_eff=0.5437
bk0: 2400a 275931i bk1: 2376a 273313i bk2: 2396a 273324i bk3: 2400a 272559i bk4: 2432a 272224i bk5: 2424a 273062i bk6: 2376a 274447i bk7: 2368a 275131i bk8: 2376a 273535i bk9: 2400a 272919i bk10: 2384a 276791i bk11: 2384a 274387i bk12: 2384a 276350i bk13: 2392a 274817i bk14: 2344a 276472i bk15: 2360a 274580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949958
Row_Buffer_Locality_read = 0.938763
Row_Buffer_Locality_write = 0.954847
Bank_Level_Parallism = 2.696653
Bank_Level_Parallism_Col = 2.357987
Bank_Level_Parallism_Ready = 1.345313
write_to_read_ratio_blp_rw_average = 0.641808
GrpLevelPara = 1.971098 

BW Util details:
bwutil = 0.451371 
total_CMD = 308172 
util_bw = 139100 
Wasted_Col = 97916 
Wasted_Row = 10166 
Idle = 60990 

BW Util Bottlenecks: 
RCDc_limit = 14249 
RCDWRc_limit = 18926 
WTRc_limit = 47184 
RTWc_limit = 77170 
CCDLc_limit = 64404 
rwq = 0 
CCDLc_limit_alone = 53128 
WTRc_limit_alone = 41057 
RTWc_limit_alone = 72021 

Commands details: 
total_CMD = 308172 
n_nop = 162616 
Read = 38196 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17928 
n_act = 6288 
n_pre = 6272 
n_ref = 0 
n_req = 125654 
total_req = 139100 

Dual Bus Interface Util: 
issued_total_row = 12560 
issued_total_col = 139100 
Row_Bus_Util =  0.040756 
CoL_Bus_Util = 0.451371 
Either_Row_CoL_Bus_Util = 0.472321 
Issued_on_Two_Bus_Simul_Util = 0.019807 
issued_two_Eff = 0.041936 
queue_avg = 11.583015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.583
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162673 n_act=6232 n_pre=6216 n_ref_event=0 n_req=125638 n_rd=38180 n_rd_L2_A=0 n_write=82976 n_wr_bk=17928 bw_util=0.4513
n_activity=256374 dram_eff=0.5425
bk0: 2400a 274581i bk1: 2376a 273032i bk2: 2400a 274232i bk3: 2396a 273105i bk4: 2432a 272927i bk5: 2424a 272601i bk6: 2368a 275375i bk7: 2368a 274607i bk8: 2368a 272943i bk9: 2400a 272343i bk10: 2384a 275062i bk11: 2384a 275532i bk12: 2384a 277570i bk13: 2392a 274177i bk14: 2344a 275159i bk15: 2360a 274854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950397
Row_Buffer_Locality_read = 0.939130
Row_Buffer_Locality_write = 0.955316
Bank_Level_Parallism = 2.697883
Bank_Level_Parallism_Col = 2.369281
Bank_Level_Parallism_Ready = 1.353621
write_to_read_ratio_blp_rw_average = 0.641577
GrpLevelPara = 1.977604 

BW Util details:
bwutil = 0.451319 
total_CMD = 308172 
util_bw = 139084 
Wasted_Col = 98285 
Wasted_Row = 10340 
Idle = 60463 

BW Util Bottlenecks: 
RCDc_limit = 14097 
RCDWRc_limit = 18428 
WTRc_limit = 47499 
RTWc_limit = 79443 
CCDLc_limit = 63586 
rwq = 0 
CCDLc_limit_alone = 52473 
WTRc_limit_alone = 41404 
RTWc_limit_alone = 74425 

Commands details: 
total_CMD = 308172 
n_nop = 162673 
Read = 38180 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17928 
n_act = 6232 
n_pre = 6216 
n_ref = 0 
n_req = 125638 
total_req = 139084 

Dual Bus Interface Util: 
issued_total_row = 12448 
issued_total_col = 139084 
Row_Bus_Util =  0.040393 
CoL_Bus_Util = 0.451319 
Either_Row_CoL_Bus_Util = 0.472136 
Issued_on_Two_Bus_Simul_Util = 0.019577 
issued_two_Eff = 0.041464 
queue_avg = 11.728674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7287
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162613 n_act=6371 n_pre=6355 n_ref_event=0 n_req=125651 n_rd=38192 n_rd_L2_A=0 n_write=82976 n_wr_bk=17932 bw_util=0.4514
n_activity=255373 dram_eff=0.5447
bk0: 2408a 274870i bk1: 2364a 272102i bk2: 2408a 274533i bk3: 2400a 273280i bk4: 2432a 271844i bk5: 2432a 272065i bk6: 2368a 275344i bk7: 2368a 273945i bk8: 2384a 275329i bk9: 2392a 273409i bk10: 2360a 274859i bk11: 2376a 273565i bk12: 2412a 276486i bk13: 2368a 274462i bk14: 2360a 276563i bk15: 2360a 272243i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949296
Row_Buffer_Locality_read = 0.938416
Row_Buffer_Locality_write = 0.954047
Bank_Level_Parallism = 2.728726
Bank_Level_Parallism_Col = 2.391279
Bank_Level_Parallism_Ready = 1.368354
write_to_read_ratio_blp_rw_average = 0.647810
GrpLevelPara = 1.990604 

BW Util details:
bwutil = 0.451371 
total_CMD = 308172 
util_bw = 139100 
Wasted_Col = 96294 
Wasted_Row = 10693 
Idle = 62085 

BW Util Bottlenecks: 
RCDc_limit = 14397 
RCDWRc_limit = 18903 
WTRc_limit = 46727 
RTWc_limit = 79431 
CCDLc_limit = 62906 
rwq = 0 
CCDLc_limit_alone = 51872 
WTRc_limit_alone = 40751 
RTWc_limit_alone = 74373 

Commands details: 
total_CMD = 308172 
n_nop = 162613 
Read = 38192 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17932 
n_act = 6371 
n_pre = 6355 
n_ref = 0 
n_req = 125651 
total_req = 139100 

Dual Bus Interface Util: 
issued_total_row = 12726 
issued_total_col = 139100 
Row_Bus_Util =  0.041295 
CoL_Bus_Util = 0.451371 
Either_Row_CoL_Bus_Util = 0.472330 
Issued_on_Two_Bus_Simul_Util = 0.020336 
issued_two_Eff = 0.043055 
queue_avg = 11.173527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1735
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162759 n_act=6306 n_pre=6290 n_ref_event=0 n_req=125598 n_rd=38140 n_rd_L2_A=0 n_write=82976 n_wr_bk=17928 bw_util=0.4512
n_activity=255016 dram_eff=0.5452
bk0: 2408a 274371i bk1: 2364a 271356i bk2: 2400a 273724i bk3: 2400a 274689i bk4: 2424a 271436i bk5: 2432a 273150i bk6: 2368a 275342i bk7: 2368a 273882i bk8: 2376a 276208i bk9: 2384a 274603i bk10: 2360a 273764i bk11: 2368a 271872i bk12: 2408a 276008i bk13: 2368a 273681i bk14: 2352a 276386i bk15: 2360a 272966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949792
Row_Buffer_Locality_read = 0.939119
Row_Buffer_Locality_write = 0.954447
Bank_Level_Parallism = 2.741511
Bank_Level_Parallism_Col = 2.399611
Bank_Level_Parallism_Ready = 1.380714
write_to_read_ratio_blp_rw_average = 0.644743
GrpLevelPara = 1.995858 

BW Util details:
bwutil = 0.451190 
total_CMD = 308172 
util_bw = 139044 
Wasted_Col = 96240 
Wasted_Row = 10169 
Idle = 62719 

BW Util Bottlenecks: 
RCDc_limit = 13943 
RCDWRc_limit = 18813 
WTRc_limit = 46845 
RTWc_limit = 79183 
CCDLc_limit = 63132 
rwq = 0 
CCDLc_limit_alone = 52164 
WTRc_limit_alone = 41010 
RTWc_limit_alone = 74050 

Commands details: 
total_CMD = 308172 
n_nop = 162759 
Read = 38140 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17928 
n_act = 6306 
n_pre = 6290 
n_ref = 0 
n_req = 125598 
total_req = 139044 

Dual Bus Interface Util: 
issued_total_row = 12596 
issued_total_col = 139044 
Row_Bus_Util =  0.040873 
CoL_Bus_Util = 0.451190 
Either_Row_CoL_Bus_Util = 0.471857 
Issued_on_Two_Bus_Simul_Util = 0.020206 
issued_two_Eff = 0.042823 
queue_avg = 11.178443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.1784
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162755 n_act=6295 n_pre=6279 n_ref_event=0 n_req=125544 n_rd=38116 n_rd_L2_A=0 n_write=82944 n_wr_bk=17935 bw_util=0.451
n_activity=254783 dram_eff=0.5455
bk0: 2408a 274826i bk1: 2364a 274665i bk2: 2408a 273935i bk3: 2384a 273802i bk4: 2424a 272849i bk5: 2432a 272757i bk6: 2360a 275541i bk7: 2368a 273557i bk8: 2376a 276075i bk9: 2400a 275331i bk10: 2360a 274171i bk11: 2368a 272425i bk12: 2408a 278121i bk13: 2360a 274509i bk14: 2336a 277378i bk15: 2360a 274714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949858
Row_Buffer_Locality_read = 0.939763
Row_Buffer_Locality_write = 0.954260
Bank_Level_Parallism = 2.695236
Bank_Level_Parallism_Col = 2.362248
Bank_Level_Parallism_Ready = 1.358358
write_to_read_ratio_blp_rw_average = 0.650649
GrpLevelPara = 1.983086 

BW Util details:
bwutil = 0.451031 
total_CMD = 308172 
util_bw = 138995 
Wasted_Col = 95856 
Wasted_Row = 10634 
Idle = 62687 

BW Util Bottlenecks: 
RCDc_limit = 13514 
RCDWRc_limit = 19107 
WTRc_limit = 44672 
RTWc_limit = 77278 
CCDLc_limit = 61982 
rwq = 0 
CCDLc_limit_alone = 51229 
WTRc_limit_alone = 38899 
RTWc_limit_alone = 72298 

Commands details: 
total_CMD = 308172 
n_nop = 162755 
Read = 38116 
Write = 82944 
L2_Alloc = 0 
L2_WB = 17935 
n_act = 6295 
n_pre = 6279 
n_ref = 0 
n_req = 125544 
total_req = 138995 

Dual Bus Interface Util: 
issued_total_row = 12574 
issued_total_col = 138995 
Row_Bus_Util =  0.040802 
CoL_Bus_Util = 0.451031 
Either_Row_CoL_Bus_Util = 0.471870 
Issued_on_Two_Bus_Simul_Util = 0.019963 
issued_two_Eff = 0.042306 
queue_avg = 10.811346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8113
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162852 n_act=6258 n_pre=6242 n_ref_event=0 n_req=125494 n_rd=38096 n_rd_L2_A=0 n_write=82912 n_wr_bk=17944 bw_util=0.4509
n_activity=254969 dram_eff=0.545
bk0: 2408a 273485i bk1: 2364a 274919i bk2: 2408a 273815i bk3: 2380a 272771i bk4: 2428a 273001i bk5: 2424a 272412i bk6: 2360a 276685i bk7: 2368a 273098i bk8: 2372a 276174i bk9: 2400a 274825i bk10: 2364a 274733i bk11: 2368a 273885i bk12: 2400a 277384i bk13: 2356a 275297i bk14: 2336a 275889i bk15: 2360a 274818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950133
Row_Buffer_Locality_read = 0.939626
Row_Buffer_Locality_write = 0.954713
Bank_Level_Parallism = 2.696913
Bank_Level_Parallism_Col = 2.363794
Bank_Level_Parallism_Ready = 1.353187
write_to_read_ratio_blp_rw_average = 0.638981
GrpLevelPara = 1.976012 

BW Util details:
bwutil = 0.450891 
total_CMD = 308172 
util_bw = 138952 
Wasted_Col = 96357 
Wasted_Row = 10548 
Idle = 62315 

BW Util Bottlenecks: 
RCDc_limit = 13510 
RCDWRc_limit = 18834 
WTRc_limit = 48401 
RTWc_limit = 74138 
CCDLc_limit = 63238 
rwq = 0 
CCDLc_limit_alone = 52254 
WTRc_limit_alone = 42216 
RTWc_limit_alone = 69339 

Commands details: 
total_CMD = 308172 
n_nop = 162852 
Read = 38096 
Write = 82912 
L2_Alloc = 0 
L2_WB = 17944 
n_act = 6258 
n_pre = 6242 
n_ref = 0 
n_req = 125494 
total_req = 138952 

Dual Bus Interface Util: 
issued_total_row = 12500 
issued_total_col = 138952 
Row_Bus_Util =  0.040562 
CoL_Bus_Util = 0.450891 
Either_Row_CoL_Bus_Util = 0.471555 
Issued_on_Two_Bus_Simul_Util = 0.019898 
issued_two_Eff = 0.042197 
queue_avg = 11.435390 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4354
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=163726 n_act=5504 n_pre=5488 n_ref_event=0 n_req=125575 n_rd=38148 n_rd_L2_A=0 n_write=82944 n_wr_bk=17930 bw_util=0.4511
n_activity=252038 dram_eff=0.5516
bk0: 2376a 274496i bk1: 2376a 276047i bk2: 2384a 275481i bk3: 2392a 275123i bk4: 2432a 274222i bk5: 2424a 275698i bk6: 2368a 276747i bk7: 2376a 274321i bk8: 2372a 277251i bk9: 2384a 276906i bk10: 2400a 277229i bk11: 2408a 275807i bk12: 2368a 277774i bk13: 2384a 276184i bk14: 2328a 276773i bk15: 2376a 276558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956170
Row_Buffer_Locality_read = 0.941543
Row_Buffer_Locality_write = 0.962552
Bank_Level_Parallism = 2.636881
Bank_Level_Parallism_Col = 2.348754
Bank_Level_Parallism_Ready = 1.315080
write_to_read_ratio_blp_rw_average = 0.627560
GrpLevelPara = 1.952471 

BW Util details:
bwutil = 0.451118 
total_CMD = 308172 
util_bw = 139022 
Wasted_Col = 94441 
Wasted_Row = 9138 
Idle = 65571 

BW Util Bottlenecks: 
RCDc_limit = 12804 
RCDWRc_limit = 15578 
WTRc_limit = 52713 
RTWc_limit = 63922 
CCDLc_limit = 68615 
rwq = 0 
CCDLc_limit_alone = 56110 
WTRc_limit_alone = 44877 
RTWc_limit_alone = 59253 

Commands details: 
total_CMD = 308172 
n_nop = 163726 
Read = 38148 
Write = 82944 
L2_Alloc = 0 
L2_WB = 17930 
n_act = 5504 
n_pre = 5488 
n_ref = 0 
n_req = 125575 
total_req = 139022 

Dual Bus Interface Util: 
issued_total_row = 10992 
issued_total_col = 139022 
Row_Bus_Util =  0.035668 
CoL_Bus_Util = 0.451118 
Either_Row_CoL_Bus_Util = 0.468719 
Issued_on_Two_Bus_Simul_Util = 0.018068 
issued_two_Eff = 0.038547 
queue_avg = 11.955603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9556
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=163764 n_act=5512 n_pre=5496 n_ref_event=0 n_req=125574 n_rd=38148 n_rd_L2_A=0 n_write=82944 n_wr_bk=17928 bw_util=0.4511
n_activity=252924 dram_eff=0.5497
bk0: 2376a 276080i bk1: 2376a 275670i bk2: 2384a 275062i bk3: 2384a 274479i bk4: 2432a 274475i bk5: 2424a 276057i bk6: 2368a 274749i bk7: 2384a 275473i bk8: 2376a 276557i bk9: 2384a 275032i bk10: 2400a 276904i bk11: 2408a 276341i bk12: 2372a 277357i bk13: 2376a 275065i bk14: 2328a 278104i bk15: 2376a 275985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956106
Row_Buffer_Locality_read = 0.941779
Row_Buffer_Locality_write = 0.962357
Bank_Level_Parallism = 2.644489
Bank_Level_Parallism_Col = 2.352407
Bank_Level_Parallism_Ready = 1.319904
write_to_read_ratio_blp_rw_average = 0.625723
GrpLevelPara = 1.956720 

BW Util details:
bwutil = 0.451112 
total_CMD = 308172 
util_bw = 139020 
Wasted_Col = 95475 
Wasted_Row = 8628 
Idle = 65049 

BW Util Bottlenecks: 
RCDc_limit = 12920 
RCDWRc_limit = 15820 
WTRc_limit = 53524 
RTWc_limit = 64240 
CCDLc_limit = 68524 
rwq = 0 
CCDLc_limit_alone = 56662 
WTRc_limit_alone = 46060 
RTWc_limit_alone = 59842 

Commands details: 
total_CMD = 308172 
n_nop = 163764 
Read = 38148 
Write = 82944 
L2_Alloc = 0 
L2_WB = 17928 
n_act = 5512 
n_pre = 5496 
n_ref = 0 
n_req = 125574 
total_req = 139020 

Dual Bus Interface Util: 
issued_total_row = 11008 
issued_total_col = 139020 
Row_Bus_Util =  0.035720 
CoL_Bus_Util = 0.451112 
Either_Row_CoL_Bus_Util = 0.468595 
Issued_on_Two_Bus_Simul_Util = 0.018237 
issued_two_Eff = 0.038918 
queue_avg = 11.968748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9687
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162680 n_act=6368 n_pre=6352 n_ref_event=0 n_req=125569 n_rd=38108 n_rd_L2_A=0 n_write=82976 n_wr_bk=17937 bw_util=0.4511
n_activity=253905 dram_eff=0.5475
bk0: 2384a 273419i bk1: 2368a 273921i bk2: 2388a 274127i bk3: 2408a 274558i bk4: 2432a 273944i bk5: 2424a 271867i bk6: 2368a 275682i bk7: 2376a 274929i bk8: 2368a 275566i bk9: 2400a 273107i bk10: 2384a 275303i bk11: 2392a 273336i bk12: 2368a 274756i bk13: 2360a 274057i bk14: 2328a 277946i bk15: 2360a 274209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949287
Row_Buffer_Locality_read = 0.938359
Row_Buffer_Locality_write = 0.954048
Bank_Level_Parallism = 2.719996
Bank_Level_Parallism_Col = 2.377945
Bank_Level_Parallism_Ready = 1.362737
write_to_read_ratio_blp_rw_average = 0.649214
GrpLevelPara = 1.981350 

BW Util details:
bwutil = 0.451115 
total_CMD = 308172 
util_bw = 139021 
Wasted_Col = 94992 
Wasted_Row = 10691 
Idle = 63468 

BW Util Bottlenecks: 
RCDc_limit = 14088 
RCDWRc_limit = 18980 
WTRc_limit = 44663 
RTWc_limit = 76749 
CCDLc_limit = 62257 
rwq = 0 
CCDLc_limit_alone = 51350 
WTRc_limit_alone = 38630 
RTWc_limit_alone = 71875 

Commands details: 
total_CMD = 308172 
n_nop = 162680 
Read = 38108 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17937 
n_act = 6368 
n_pre = 6352 
n_ref = 0 
n_req = 125569 
total_req = 139021 

Dual Bus Interface Util: 
issued_total_row = 12720 
issued_total_col = 139021 
Row_Bus_Util =  0.041276 
CoL_Bus_Util = 0.451115 
Either_Row_CoL_Bus_Util = 0.472113 
Issued_on_Two_Bus_Simul_Util = 0.020278 
issued_two_Eff = 0.042951 
queue_avg = 11.219274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2193
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162781 n_act=6395 n_pre=6379 n_ref_event=0 n_req=125546 n_rd=38088 n_rd_L2_A=0 n_write=82976 n_wr_bk=17928 bw_util=0.451
n_activity=254155 dram_eff=0.5469
bk0: 2384a 275310i bk1: 2360a 273370i bk2: 2392a 273402i bk3: 2408a 274265i bk4: 2432a 273578i bk5: 2424a 271492i bk6: 2368a 275232i bk7: 2376a 275426i bk8: 2360a 274848i bk9: 2392a 274109i bk10: 2376a 276407i bk11: 2392a 272860i bk12: 2368a 274576i bk13: 2360a 272771i bk14: 2328a 276243i bk15: 2368a 272981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949062
Row_Buffer_Locality_read = 0.938563
Row_Buffer_Locality_write = 0.953635
Bank_Level_Parallism = 2.729229
Bank_Level_Parallism_Col = 2.387991
Bank_Level_Parallism_Ready = 1.362726
write_to_read_ratio_blp_rw_average = 0.644855
GrpLevelPara = 1.989063 

BW Util details:
bwutil = 0.451021 
total_CMD = 308172 
util_bw = 138992 
Wasted_Col = 95270 
Wasted_Row = 11019 
Idle = 62891 

BW Util Bottlenecks: 
RCDc_limit = 13732 
RCDWRc_limit = 19173 
WTRc_limit = 45768 
RTWc_limit = 76023 
CCDLc_limit = 62616 
rwq = 0 
CCDLc_limit_alone = 51496 
WTRc_limit_alone = 39799 
RTWc_limit_alone = 70872 

Commands details: 
total_CMD = 308172 
n_nop = 162781 
Read = 38088 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17928 
n_act = 6395 
n_pre = 6379 
n_ref = 0 
n_req = 125546 
total_req = 138992 

Dual Bus Interface Util: 
issued_total_row = 12774 
issued_total_col = 138992 
Row_Bus_Util =  0.041451 
CoL_Bus_Util = 0.451021 
Either_Row_CoL_Bus_Util = 0.471785 
Issued_on_Two_Bus_Simul_Util = 0.020686 
issued_two_Eff = 0.043847 
queue_avg = 11.706628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7066
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162419 n_act=6436 n_pre=6420 n_ref_event=0 n_req=125695 n_rd=38236 n_rd_L2_A=0 n_write=82976 n_wr_bk=17932 bw_util=0.4515
n_activity=254978 dram_eff=0.5457
bk0: 2400a 273674i bk1: 2368a 272965i bk2: 2400a 273006i bk3: 2412a 274431i bk4: 2432a 271909i bk5: 2424a 272653i bk6: 2368a 275661i bk7: 2384a 273713i bk8: 2368a 275049i bk9: 2384a 273169i bk10: 2432a 275945i bk11: 2428a 273206i bk12: 2368a 273565i bk13: 2376a 274676i bk14: 2320a 276921i bk15: 2372a 273183i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948797
Row_Buffer_Locality_read = 0.938330
Row_Buffer_Locality_write = 0.953372
Bank_Level_Parallism = 2.736151
Bank_Level_Parallism_Col = 2.392118
Bank_Level_Parallism_Ready = 1.371637
write_to_read_ratio_blp_rw_average = 0.646689
GrpLevelPara = 1.990611 

BW Util details:
bwutil = 0.451514 
total_CMD = 308172 
util_bw = 139144 
Wasted_Col = 96103 
Wasted_Row = 10617 
Idle = 62308 

BW Util Bottlenecks: 
RCDc_limit = 14030 
RCDWRc_limit = 19602 
WTRc_limit = 46701 
RTWc_limit = 77994 
CCDLc_limit = 63597 
rwq = 0 
CCDLc_limit_alone = 52098 
WTRc_limit_alone = 40531 
RTWc_limit_alone = 72665 

Commands details: 
total_CMD = 308172 
n_nop = 162419 
Read = 38236 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17932 
n_act = 6436 
n_pre = 6420 
n_ref = 0 
n_req = 125695 
total_req = 139144 

Dual Bus Interface Util: 
issued_total_row = 12856 
issued_total_col = 139144 
Row_Bus_Util =  0.041717 
CoL_Bus_Util = 0.451514 
Either_Row_CoL_Bus_Util = 0.472960 
Issued_on_Two_Bus_Simul_Util = 0.020271 
issued_two_Eff = 0.042860 
queue_avg = 11.357489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3575
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=163183 n_act=5663 n_pre=5647 n_ref_event=0 n_req=125758 n_rd=38312 n_rd_L2_A=0 n_write=82944 n_wr_bk=18008 bw_util=0.4519
n_activity=252266 dram_eff=0.5521
bk0: 2376a 274749i bk1: 2360a 275442i bk2: 2408a 274879i bk3: 2392a 275024i bk4: 2432a 276115i bk5: 2432a 273192i bk6: 2360a 277015i bk7: 2376a 276407i bk8: 2392a 275271i bk9: 2412a 275300i bk10: 2440a 275910i bk11: 2420a 273165i bk12: 2392a 276431i bk13: 2384a 276562i bk14: 2352a 276093i bk15: 2384a 275073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954969
Row_Buffer_Locality_read = 0.938688
Row_Buffer_Locality_write = 0.962102
Bank_Level_Parallism = 2.684221
Bank_Level_Parallism_Col = 2.384246
Bank_Level_Parallism_Ready = 1.352058
write_to_read_ratio_blp_rw_average = 0.630871
GrpLevelPara = 1.962420 

BW Util details:
bwutil = 0.451903 
total_CMD = 308172 
util_bw = 139264 
Wasted_Col = 94064 
Wasted_Row = 8784 
Idle = 66060 

BW Util Bottlenecks: 
RCDc_limit = 13885 
RCDWRc_limit = 15432 
WTRc_limit = 50560 
RTWc_limit = 69133 
CCDLc_limit = 66573 
rwq = 0 
CCDLc_limit_alone = 54806 
WTRc_limit_alone = 43243 
RTWc_limit_alone = 64683 

Commands details: 
total_CMD = 308172 
n_nop = 163183 
Read = 38312 
Write = 82944 
L2_Alloc = 0 
L2_WB = 18008 
n_act = 5663 
n_pre = 5647 
n_ref = 0 
n_req = 125758 
total_req = 139264 

Dual Bus Interface Util: 
issued_total_row = 11310 
issued_total_col = 139264 
Row_Bus_Util =  0.036700 
CoL_Bus_Util = 0.451903 
Either_Row_CoL_Bus_Util = 0.470481 
Issued_on_Two_Bus_Simul_Util = 0.018123 
issued_two_Eff = 0.038520 
queue_avg = 10.821548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8215
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=163542 n_act=5611 n_pre=5595 n_ref_event=0 n_req=125558 n_rd=38112 n_rd_L2_A=0 n_write=82944 n_wr_bk=18007 bw_util=0.4513
n_activity=252496 dram_eff=0.5508
bk0: 2368a 275080i bk1: 2360a 274931i bk2: 2408a 274578i bk3: 2376a 275606i bk4: 2432a 274814i bk5: 2424a 272981i bk6: 2352a 275890i bk7: 2360a 276305i bk8: 2392a 274881i bk9: 2400a 274898i bk10: 2400a 275347i bk11: 2352a 276243i bk12: 2384a 277564i bk13: 2384a 276366i bk14: 2352a 276298i bk15: 2368a 274250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955311
Row_Buffer_Locality_read = 0.939363
Row_Buffer_Locality_write = 0.962262
Bank_Level_Parallism = 2.679029
Bank_Level_Parallism_Col = 2.385806
Bank_Level_Parallism_Ready = 1.358384
write_to_read_ratio_blp_rw_average = 0.637920
GrpLevelPara = 1.963452 

BW Util details:
bwutil = 0.451251 
total_CMD = 308172 
util_bw = 139063 
Wasted_Col = 94659 
Wasted_Row = 9007 
Idle = 65443 

BW Util Bottlenecks: 
RCDc_limit = 13862 
RCDWRc_limit = 15394 
WTRc_limit = 49293 
RTWc_limit = 71635 
CCDLc_limit = 66445 
rwq = 0 
CCDLc_limit_alone = 54915 
WTRc_limit_alone = 42521 
RTWc_limit_alone = 66877 

Commands details: 
total_CMD = 308172 
n_nop = 163542 
Read = 38112 
Write = 82944 
L2_Alloc = 0 
L2_WB = 18007 
n_act = 5611 
n_pre = 5595 
n_ref = 0 
n_req = 125558 
total_req = 139063 

Dual Bus Interface Util: 
issued_total_row = 11206 
issued_total_col = 139063 
Row_Bus_Util =  0.036363 
CoL_Bus_Util = 0.451251 
Either_Row_CoL_Bus_Util = 0.469316 
Issued_on_Two_Bus_Simul_Util = 0.018298 
issued_two_Eff = 0.038989 
queue_avg = 11.314886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3149
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162531 n_act=6461 n_pre=6445 n_ref_event=0 n_req=125568 n_rd=38072 n_rd_L2_A=0 n_write=83008 n_wr_bk=17952 bw_util=0.4512
n_activity=254964 dram_eff=0.5453
bk0: 2368a 275808i bk1: 2360a 274461i bk2: 2400a 274286i bk3: 2384a 273674i bk4: 2432a 272856i bk5: 2424a 273087i bk6: 2352a 274053i bk7: 2360a 273595i bk8: 2384a 274633i bk9: 2400a 273095i bk10: 2392a 275232i bk11: 2352a 273182i bk12: 2368a 275099i bk13: 2392a 272955i bk14: 2336a 275079i bk15: 2368a 272973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948546
Row_Buffer_Locality_read = 0.940035
Row_Buffer_Locality_write = 0.952249
Bank_Level_Parallism = 2.731555
Bank_Level_Parallism_Col = 2.395575
Bank_Level_Parallism_Ready = 1.380380
write_to_read_ratio_blp_rw_average = 0.651835
GrpLevelPara = 1.994247 

BW Util details:
bwutil = 0.451151 
total_CMD = 308172 
util_bw = 139032 
Wasted_Col = 95797 
Wasted_Row = 11277 
Idle = 62066 

BW Util Bottlenecks: 
RCDc_limit = 13876 
RCDWRc_limit = 19483 
WTRc_limit = 44569 
RTWc_limit = 77877 
CCDLc_limit = 62336 
rwq = 0 
CCDLc_limit_alone = 51435 
WTRc_limit_alone = 38782 
RTWc_limit_alone = 72763 

Commands details: 
total_CMD = 308172 
n_nop = 162531 
Read = 38072 
Write = 83008 
L2_Alloc = 0 
L2_WB = 17952 
n_act = 6461 
n_pre = 6445 
n_ref = 0 
n_req = 125568 
total_req = 139032 

Dual Bus Interface Util: 
issued_total_row = 12906 
issued_total_col = 139032 
Row_Bus_Util =  0.041879 
CoL_Bus_Util = 0.451151 
Either_Row_CoL_Bus_Util = 0.472596 
Issued_on_Two_Bus_Simul_Util = 0.020433 
issued_two_Eff = 0.043236 
queue_avg = 11.029588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0296
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162233 n_act=6609 n_pre=6593 n_ref_event=0 n_req=125657 n_rd=38164 n_rd_L2_A=0 n_write=83008 n_wr_bk=17938 bw_util=0.4514
n_activity=256508 dram_eff=0.5423
bk0: 2360a 272655i bk1: 2360a 274251i bk2: 2400a 274341i bk3: 2384a 273895i bk4: 2432a 273290i bk5: 2424a 272359i bk6: 2336a 273373i bk7: 2356a 273079i bk8: 2376a 274358i bk9: 2440a 271050i bk10: 2400a 275913i bk11: 2392a 271899i bk12: 2392a 275754i bk13: 2400a 272106i bk14: 2344a 275902i bk15: 2368a 273804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947404
Row_Buffer_Locality_read = 0.936799
Row_Buffer_Locality_write = 0.952030
Bank_Level_Parallism = 2.736683
Bank_Level_Parallism_Col = 2.393506
Bank_Level_Parallism_Ready = 1.371886
write_to_read_ratio_blp_rw_average = 0.650918
GrpLevelPara = 1.996885 

BW Util details:
bwutil = 0.451404 
total_CMD = 308172 
util_bw = 139110 
Wasted_Col = 96806 
Wasted_Row = 11968 
Idle = 60288 

BW Util Bottlenecks: 
RCDc_limit = 14713 
RCDWRc_limit = 20131 
WTRc_limit = 45606 
RTWc_limit = 78845 
CCDLc_limit = 62264 
rwq = 0 
CCDLc_limit_alone = 51420 
WTRc_limit_alone = 39879 
RTWc_limit_alone = 73728 

Commands details: 
total_CMD = 308172 
n_nop = 162233 
Read = 38164 
Write = 83008 
L2_Alloc = 0 
L2_WB = 17938 
n_act = 6609 
n_pre = 6593 
n_ref = 0 
n_req = 125657 
total_req = 139110 

Dual Bus Interface Util: 
issued_total_row = 13202 
issued_total_col = 139110 
Row_Bus_Util =  0.042840 
CoL_Bus_Util = 0.451404 
Either_Row_CoL_Bus_Util = 0.473563 
Issued_on_Two_Bus_Simul_Util = 0.020680 
issued_two_Eff = 0.043669 
queue_avg = 11.395581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3956
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162421 n_act=6462 n_pre=6446 n_ref_event=0 n_req=125622 n_rd=38132 n_rd_L2_A=0 n_write=83008 n_wr_bk=17928 bw_util=0.4513
n_activity=255909 dram_eff=0.5434
bk0: 2360a 274090i bk1: 2360a 275474i bk2: 2408a 275168i bk3: 2376a 274849i bk4: 2432a 274516i bk5: 2424a 272111i bk6: 2344a 275835i bk7: 2360a 274914i bk8: 2372a 274872i bk9: 2424a 272739i bk10: 2400a 274526i bk11: 2392a 272894i bk12: 2368a 275944i bk13: 2400a 273015i bk14: 2344a 274998i bk15: 2368a 273532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948560
Row_Buffer_Locality_read = 0.937952
Row_Buffer_Locality_write = 0.953183
Bank_Level_Parallism = 2.698065
Bank_Level_Parallism_Col = 2.363981
Bank_Level_Parallism_Ready = 1.370567
write_to_read_ratio_blp_rw_average = 0.653323
GrpLevelPara = 1.979397 

BW Util details:
bwutil = 0.451267 
total_CMD = 308172 
util_bw = 139068 
Wasted_Col = 96424 
Wasted_Row = 11684 
Idle = 60996 

BW Util Bottlenecks: 
RCDc_limit = 14091 
RCDWRc_limit = 19480 
WTRc_limit = 44223 
RTWc_limit = 77257 
CCDLc_limit = 63066 
rwq = 0 
CCDLc_limit_alone = 52227 
WTRc_limit_alone = 38514 
RTWc_limit_alone = 72127 

Commands details: 
total_CMD = 308172 
n_nop = 162421 
Read = 38132 
Write = 83008 
L2_Alloc = 0 
L2_WB = 17928 
n_act = 6462 
n_pre = 6446 
n_ref = 0 
n_req = 125622 
total_req = 139068 

Dual Bus Interface Util: 
issued_total_row = 12908 
issued_total_col = 139068 
Row_Bus_Util =  0.041886 
CoL_Bus_Util = 0.451267 
Either_Row_CoL_Bus_Util = 0.472953 
Issued_on_Two_Bus_Simul_Util = 0.020200 
issued_two_Eff = 0.042710 
queue_avg = 11.023172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.0232
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162586 n_act=6369 n_pre=6353 n_ref_event=0 n_req=125572 n_rd=38097 n_rd_L2_A=0 n_write=82996 n_wr_bk=17913 bw_util=0.4511
n_activity=255723 dram_eff=0.5436
bk0: 2368a 273949i bk1: 2360a 275343i bk2: 2388a 275571i bk3: 2384a 274300i bk4: 2432a 273774i bk5: 2424a 272811i bk6: 2360a 275324i bk7: 2356a 273781i bk8: 2392a 275636i bk9: 2400a 273545i bk10: 2392a 275318i bk11: 2384a 272862i bk12: 2376a 275749i bk13: 2381a 274527i bk14: 2332a 274159i bk15: 2368a 274607i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949280
Row_Buffer_Locality_read = 0.938210
Row_Buffer_Locality_write = 0.954101
Bank_Level_Parallism = 2.695256
Bank_Level_Parallism_Col = 2.361814
Bank_Level_Parallism_Ready = 1.369337
write_to_read_ratio_blp_rw_average = 0.648457
GrpLevelPara = 1.964387 

BW Util details:
bwutil = 0.451066 
total_CMD = 308172 
util_bw = 139006 
Wasted_Col = 96595 
Wasted_Row = 11154 
Idle = 61417 

BW Util Bottlenecks: 
RCDc_limit = 14286 
RCDWRc_limit = 19340 
WTRc_limit = 45411 
RTWc_limit = 75652 
CCDLc_limit = 63506 
rwq = 0 
CCDLc_limit_alone = 52728 
WTRc_limit_alone = 39339 
RTWc_limit_alone = 70946 

Commands details: 
total_CMD = 308172 
n_nop = 162586 
Read = 38097 
Write = 82996 
L2_Alloc = 0 
L2_WB = 17913 
n_act = 6369 
n_pre = 6353 
n_ref = 0 
n_req = 125572 
total_req = 139006 

Dual Bus Interface Util: 
issued_total_row = 12722 
issued_total_col = 139006 
Row_Bus_Util =  0.041282 
CoL_Bus_Util = 0.451066 
Either_Row_CoL_Bus_Util = 0.472418 
Issued_on_Two_Bus_Simul_Util = 0.019930 
issued_two_Eff = 0.042188 
queue_avg = 11.307446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.3074
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162566 n_act=6394 n_pre=6378 n_ref_event=0 n_req=125530 n_rd=38076 n_rd_L2_A=0 n_write=82976 n_wr_bk=17912 bw_util=0.4509
n_activity=255762 dram_eff=0.5433
bk0: 2376a 273602i bk1: 2360a 274624i bk2: 2376a 274868i bk3: 2376a 273069i bk4: 2432a 275273i bk5: 2424a 273192i bk6: 2360a 274416i bk7: 2352a 275141i bk8: 2384a 275095i bk9: 2400a 273890i bk10: 2400a 275994i bk11: 2380a 274665i bk12: 2384a 277131i bk13: 2376a 274341i bk14: 2328a 275245i bk15: 2368a 274590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949064
Row_Buffer_Locality_read = 0.938938
Row_Buffer_Locality_write = 0.953473
Bank_Level_Parallism = 2.680525
Bank_Level_Parallism_Col = 2.345225
Bank_Level_Parallism_Ready = 1.366268
write_to_read_ratio_blp_rw_average = 0.651267
GrpLevelPara = 1.966418 

BW Util details:
bwutil = 0.450930 
total_CMD = 308172 
util_bw = 138964 
Wasted_Col = 96527 
Wasted_Row = 11157 
Idle = 61524 

BW Util Bottlenecks: 
RCDc_limit = 13987 
RCDWRc_limit = 19468 
WTRc_limit = 44694 
RTWc_limit = 75002 
CCDLc_limit = 62908 
rwq = 0 
CCDLc_limit_alone = 52385 
WTRc_limit_alone = 38999 
RTWc_limit_alone = 70174 

Commands details: 
total_CMD = 308172 
n_nop = 162566 
Read = 38076 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17912 
n_act = 6394 
n_pre = 6378 
n_ref = 0 
n_req = 125530 
total_req = 138964 

Dual Bus Interface Util: 
issued_total_row = 12772 
issued_total_col = 138964 
Row_Bus_Util =  0.041444 
CoL_Bus_Util = 0.450930 
Either_Row_CoL_Bus_Util = 0.472483 
Issued_on_Two_Bus_Simul_Util = 0.019891 
issued_two_Eff = 0.042100 
queue_avg = 10.985871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.9859
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162403 n_act=6463 n_pre=6447 n_ref_event=0 n_req=125580 n_rd=38152 n_rd_L2_A=0 n_write=82944 n_wr_bk=17936 bw_util=0.4512
n_activity=256415 dram_eff=0.5422
bk0: 2368a 276479i bk1: 2352a 275590i bk2: 2400a 273579i bk3: 2368a 274418i bk4: 2432a 274530i bk5: 2424a 271794i bk6: 2352a 272335i bk7: 2360a 275235i bk8: 2392a 274123i bk9: 2432a 272603i bk10: 2408a 275199i bk11: 2384a 272973i bk12: 2392a 277569i bk13: 2400a 273341i bk14: 2336a 276155i bk15: 2352a 273251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948535
Row_Buffer_Locality_read = 0.937723
Row_Buffer_Locality_write = 0.953253
Bank_Level_Parallism = 2.693335
Bank_Level_Parallism_Col = 2.359354
Bank_Level_Parallism_Ready = 1.353998
write_to_read_ratio_blp_rw_average = 0.649261
GrpLevelPara = 1.965834 

BW Util details:
bwutil = 0.451151 
total_CMD = 308172 
util_bw = 139032 
Wasted_Col = 97240 
Wasted_Row = 11435 
Idle = 60465 

BW Util Bottlenecks: 
RCDc_limit = 14655 
RCDWRc_limit = 19661 
WTRc_limit = 45833 
RTWc_limit = 76373 
CCDLc_limit = 64328 
rwq = 0 
CCDLc_limit_alone = 53326 
WTRc_limit_alone = 39891 
RTWc_limit_alone = 71313 

Commands details: 
total_CMD = 308172 
n_nop = 162403 
Read = 38152 
Write = 82944 
L2_Alloc = 0 
L2_WB = 17936 
n_act = 6463 
n_pre = 6447 
n_ref = 0 
n_req = 125580 
total_req = 139032 

Dual Bus Interface Util: 
issued_total_row = 12910 
issued_total_col = 139032 
Row_Bus_Util =  0.041892 
CoL_Bus_Util = 0.451151 
Either_Row_CoL_Bus_Util = 0.473012 
Issued_on_Two_Bus_Simul_Util = 0.020031 
issued_two_Eff = 0.042348 
queue_avg = 11.284970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.285
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162596 n_act=6434 n_pre=6418 n_ref_event=0 n_req=125556 n_rd=38096 n_rd_L2_A=0 n_write=82976 n_wr_bk=17935 bw_util=0.4511
n_activity=254942 dram_eff=0.5452
bk0: 2368a 274046i bk1: 2352a 276288i bk2: 2392a 273908i bk3: 2368a 274936i bk4: 2432a 274681i bk5: 2424a 272555i bk6: 2352a 273431i bk7: 2360a 274159i bk8: 2376a 274208i bk9: 2416a 273541i bk10: 2408a 275681i bk11: 2384a 273538i bk12: 2384a 277214i bk13: 2408a 273268i bk14: 2320a 274576i bk15: 2352a 274535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948756
Row_Buffer_Locality_read = 0.938917
Row_Buffer_Locality_write = 0.953041
Bank_Level_Parallism = 2.708981
Bank_Level_Parallism_Col = 2.370627
Bank_Level_Parallism_Ready = 1.372816
write_to_read_ratio_blp_rw_average = 0.650117
GrpLevelPara = 1.974975 

BW Util details:
bwutil = 0.451070 
total_CMD = 308172 
util_bw = 139007 
Wasted_Col = 95627 
Wasted_Row = 11120 
Idle = 62418 

BW Util Bottlenecks: 
RCDc_limit = 14038 
RCDWRc_limit = 19241 
WTRc_limit = 44054 
RTWc_limit = 75163 
CCDLc_limit = 63104 
rwq = 0 
CCDLc_limit_alone = 52264 
WTRc_limit_alone = 38426 
RTWc_limit_alone = 69951 

Commands details: 
total_CMD = 308172 
n_nop = 162596 
Read = 38096 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17935 
n_act = 6434 
n_pre = 6418 
n_ref = 0 
n_req = 125556 
total_req = 139007 

Dual Bus Interface Util: 
issued_total_row = 12852 
issued_total_col = 139007 
Row_Bus_Util =  0.041704 
CoL_Bus_Util = 0.451070 
Either_Row_CoL_Bus_Util = 0.472386 
Issued_on_Two_Bus_Simul_Util = 0.020388 
issued_two_Eff = 0.043160 
queue_avg = 10.867590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8676
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162493 n_act=6533 n_pre=6517 n_ref_event=0 n_req=125550 n_rd=38092 n_rd_L2_A=0 n_write=82976 n_wr_bk=17928 bw_util=0.451
n_activity=255154 dram_eff=0.5448
bk0: 2352a 274595i bk1: 2352a 274505i bk2: 2400a 273661i bk3: 2384a 274631i bk4: 2432a 274391i bk5: 2424a 271552i bk6: 2352a 275733i bk7: 2360a 272589i bk8: 2392a 273951i bk9: 2392a 273330i bk10: 2408a 275610i bk11: 2384a 272709i bk12: 2392a 276843i bk13: 2400a 271494i bk14: 2320a 275248i bk15: 2348a 274806i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947965
Row_Buffer_Locality_read = 0.938439
Row_Buffer_Locality_write = 0.952114
Bank_Level_Parallism = 2.720772
Bank_Level_Parallism_Col = 2.373655
Bank_Level_Parallism_Ready = 1.363658
write_to_read_ratio_blp_rw_average = 0.650173
GrpLevelPara = 1.979647 

BW Util details:
bwutil = 0.451034 
total_CMD = 308172 
util_bw = 138996 
Wasted_Col = 96351 
Wasted_Row = 11147 
Idle = 61678 

BW Util Bottlenecks: 
RCDc_limit = 14221 
RCDWRc_limit = 19888 
WTRc_limit = 45537 
RTWc_limit = 75366 
CCDLc_limit = 62625 
rwq = 0 
CCDLc_limit_alone = 52260 
WTRc_limit_alone = 40077 
RTWc_limit_alone = 70461 

Commands details: 
total_CMD = 308172 
n_nop = 162493 
Read = 38092 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17928 
n_act = 6533 
n_pre = 6517 
n_ref = 0 
n_req = 125550 
total_req = 138996 

Dual Bus Interface Util: 
issued_total_row = 13050 
issued_total_col = 138996 
Row_Bus_Util =  0.042346 
CoL_Bus_Util = 0.451034 
Either_Row_CoL_Bus_Util = 0.472720 
Issued_on_Two_Bus_Simul_Util = 0.020661 
issued_two_Eff = 0.043706 
queue_avg = 11.293079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2931
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162530 n_act=6446 n_pre=6430 n_ref_event=0 n_req=125568 n_rd=38121 n_rd_L2_A=0 n_write=82964 n_wr_bk=17930 bw_util=0.4511
n_activity=254989 dram_eff=0.5452
bk0: 2352a 274034i bk1: 2352a 274416i bk2: 2404a 274085i bk3: 2376a 274847i bk4: 2432a 274119i bk5: 2424a 271485i bk6: 2352a 273696i bk7: 2360a 274062i bk8: 2392a 274250i bk9: 2400a 272816i bk10: 2413a 276031i bk11: 2392a 272997i bk12: 2392a 276345i bk13: 2400a 273003i bk14: 2320a 275320i bk15: 2360a 275673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948665
Row_Buffer_Locality_read = 0.938905
Row_Buffer_Locality_write = 0.952920
Bank_Level_Parallism = 2.718472
Bank_Level_Parallism_Col = 2.378886
Bank_Level_Parallism_Ready = 1.368953
write_to_read_ratio_blp_rw_average = 0.652300
GrpLevelPara = 1.982172 

BW Util details:
bwutil = 0.451095 
total_CMD = 308172 
util_bw = 139015 
Wasted_Col = 95922 
Wasted_Row = 11209 
Idle = 62026 

BW Util Bottlenecks: 
RCDc_limit = 13841 
RCDWRc_limit = 19589 
WTRc_limit = 44710 
RTWc_limit = 78164 
CCDLc_limit = 62554 
rwq = 0 
CCDLc_limit_alone = 51830 
WTRc_limit_alone = 38861 
RTWc_limit_alone = 73289 

Commands details: 
total_CMD = 308172 
n_nop = 162530 
Read = 38121 
Write = 82964 
L2_Alloc = 0 
L2_WB = 17930 
n_act = 6446 
n_pre = 6430 
n_ref = 0 
n_req = 125568 
total_req = 139015 

Dual Bus Interface Util: 
issued_total_row = 12876 
issued_total_col = 139015 
Row_Bus_Util =  0.041782 
CoL_Bus_Util = 0.451095 
Either_Row_CoL_Bus_Util = 0.472600 
Issued_on_Two_Bus_Simul_Util = 0.020278 
issued_two_Eff = 0.042907 
queue_avg = 11.420207 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.4202
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=163654 n_act=5566 n_pre=5550 n_ref_event=0 n_req=125508 n_rd=38080 n_rd_L2_A=0 n_write=82944 n_wr_bk=17936 bw_util=0.4509
n_activity=252281 dram_eff=0.5508
bk0: 2336a 276163i bk1: 2384a 275560i bk2: 2384a 274047i bk3: 2376a 275465i bk4: 2432a 275127i bk5: 2432a 274581i bk6: 2364a 277035i bk7: 2360a 276398i bk8: 2384a 276925i bk9: 2400a 276493i bk10: 2392a 275843i bk11: 2384a 275847i bk12: 2392a 276039i bk13: 2376a 276604i bk14: 2328a 276229i bk15: 2356a 276369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955652
Row_Buffer_Locality_read = 0.940074
Row_Buffer_Locality_write = 0.962438
Bank_Level_Parallism = 2.642650
Bank_Level_Parallism_Col = 2.348798
Bank_Level_Parallism_Ready = 1.308441
write_to_read_ratio_blp_rw_average = 0.629325
GrpLevelPara = 1.971125 

BW Util details:
bwutil = 0.450917 
total_CMD = 308172 
util_bw = 138960 
Wasted_Col = 95021 
Wasted_Row = 8781 
Idle = 65410 

BW Util Bottlenecks: 
RCDc_limit = 13449 
RCDWRc_limit = 15877 
WTRc_limit = 51592 
RTWc_limit = 67011 
CCDLc_limit = 66635 
rwq = 0 
CCDLc_limit_alone = 55300 
WTRc_limit_alone = 44958 
RTWc_limit_alone = 62310 

Commands details: 
total_CMD = 308172 
n_nop = 163654 
Read = 38080 
Write = 82944 
L2_Alloc = 0 
L2_WB = 17936 
n_act = 5566 
n_pre = 5550 
n_ref = 0 
n_req = 125508 
total_req = 138960 

Dual Bus Interface Util: 
issued_total_row = 11116 
issued_total_col = 138960 
Row_Bus_Util =  0.036071 
CoL_Bus_Util = 0.450917 
Either_Row_CoL_Bus_Util = 0.468952 
Issued_on_Two_Bus_Simul_Util = 0.018035 
issued_two_Eff = 0.038459 
queue_avg = 11.937904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9379
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=163800 n_act=5540 n_pre=5524 n_ref_event=0 n_req=125464 n_rd=38036 n_rd_L2_A=0 n_write=82944 n_wr_bk=17933 bw_util=0.4508
n_activity=252162 dram_eff=0.5509
bk0: 2336a 276380i bk1: 2376a 275577i bk2: 2384a 274559i bk3: 2376a 274417i bk4: 2432a 275655i bk5: 2432a 273390i bk6: 2368a 275737i bk7: 2360a 276281i bk8: 2384a 276770i bk9: 2392a 276505i bk10: 2384a 276650i bk11: 2384a 276006i bk12: 2376a 277877i bk13: 2368a 276424i bk14: 2328a 275469i bk15: 2356a 276488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955844
Row_Buffer_Locality_read = 0.940688
Row_Buffer_Locality_write = 0.962438
Bank_Level_Parallism = 2.641603
Bank_Level_Parallism_Col = 2.354193
Bank_Level_Parallism_Ready = 1.315241
write_to_read_ratio_blp_rw_average = 0.629781
GrpLevelPara = 1.973947 

BW Util details:
bwutil = 0.450765 
total_CMD = 308172 
util_bw = 138913 
Wasted_Col = 94975 
Wasted_Row = 9158 
Idle = 65126 

BW Util Bottlenecks: 
RCDc_limit = 13013 
RCDWRc_limit = 15764 
WTRc_limit = 51826 
RTWc_limit = 67231 
CCDLc_limit = 66155 
rwq = 0 
CCDLc_limit_alone = 54952 
WTRc_limit_alone = 45083 
RTWc_limit_alone = 62771 

Commands details: 
total_CMD = 308172 
n_nop = 163800 
Read = 38036 
Write = 82944 
L2_Alloc = 0 
L2_WB = 17933 
n_act = 5540 
n_pre = 5524 
n_ref = 0 
n_req = 125464 
total_req = 138913 

Dual Bus Interface Util: 
issued_total_row = 11064 
issued_total_col = 138913 
Row_Bus_Util =  0.035902 
CoL_Bus_Util = 0.450765 
Either_Row_CoL_Bus_Util = 0.468479 
Issued_on_Two_Bus_Simul_Util = 0.018188 
issued_two_Eff = 0.038823 
queue_avg = 11.535152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.5352
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162617 n_act=6470 n_pre=6454 n_ref_event=0 n_req=125568 n_rd=38108 n_rd_L2_A=0 n_write=82976 n_wr_bk=17936 bw_util=0.4511
n_activity=255012 dram_eff=0.5452
bk0: 2352a 275708i bk1: 2368a 273608i bk2: 2400a 273411i bk3: 2368a 273894i bk4: 2432a 272773i bk5: 2424a 273655i bk6: 2368a 273369i bk7: 2356a 274548i bk8: 2384a 275156i bk9: 2400a 273640i bk10: 2400a 275084i bk11: 2392a 272865i bk12: 2392a 276025i bk13: 2368a 272880i bk14: 2344a 276335i bk15: 2360a 275602i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948474
Row_Buffer_Locality_read = 0.939199
Row_Buffer_Locality_write = 0.952515
Bank_Level_Parallism = 2.710302
Bank_Level_Parallism_Col = 2.371074
Bank_Level_Parallism_Ready = 1.362106
write_to_read_ratio_blp_rw_average = 0.650918
GrpLevelPara = 1.968594 

BW Util details:
bwutil = 0.451112 
total_CMD = 308172 
util_bw = 139020 
Wasted_Col = 96167 
Wasted_Row = 11194 
Idle = 61791 

BW Util Bottlenecks: 
RCDc_limit = 13807 
RCDWRc_limit = 19604 
WTRc_limit = 45428 
RTWc_limit = 74987 
CCDLc_limit = 63891 
rwq = 0 
CCDLc_limit_alone = 53230 
WTRc_limit_alone = 39762 
RTWc_limit_alone = 69992 

Commands details: 
total_CMD = 308172 
n_nop = 162617 
Read = 38108 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17936 
n_act = 6470 
n_pre = 6454 
n_ref = 0 
n_req = 125568 
total_req = 139020 

Dual Bus Interface Util: 
issued_total_row = 12924 
issued_total_col = 139020 
Row_Bus_Util =  0.041938 
CoL_Bus_Util = 0.451112 
Either_Row_CoL_Bus_Util = 0.472317 
Issued_on_Two_Bus_Simul_Util = 0.020732 
issued_two_Eff = 0.043894 
queue_avg = 10.898395 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=10.8984
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=308172 n_nop=162592 n_act=6465 n_pre=6449 n_ref_event=0 n_req=125555 n_rd=38096 n_rd_L2_A=0 n_write=82976 n_wr_bk=17932 bw_util=0.4511
n_activity=255554 dram_eff=0.5439
bk0: 2360a 274096i bk1: 2368a 273531i bk2: 2392a 273228i bk3: 2368a 273785i bk4: 2432a 273157i bk5: 2424a 273963i bk6: 2360a 274382i bk7: 2360a 274607i bk8: 2384a 274318i bk9: 2392a 274056i bk10: 2400a 274783i bk11: 2400a 272715i bk12: 2384a 274377i bk13: 2368a 274615i bk14: 2344a 274315i bk15: 2360a 274965i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948509
Row_Buffer_Locality_read = 0.939337
Row_Buffer_Locality_write = 0.952503
Bank_Level_Parallism = 2.718418
Bank_Level_Parallism_Col = 2.381541
Bank_Level_Parallism_Ready = 1.373421
write_to_read_ratio_blp_rw_average = 0.652775
GrpLevelPara = 1.980805 

BW Util details:
bwutil = 0.451060 
total_CMD = 308172 
util_bw = 139004 
Wasted_Col = 96645 
Wasted_Row = 11338 
Idle = 61185 

BW Util Bottlenecks: 
RCDc_limit = 14051 
RCDWRc_limit = 19810 
WTRc_limit = 44615 
RTWc_limit = 78389 
CCDLc_limit = 63599 
rwq = 0 
CCDLc_limit_alone = 52314 
WTRc_limit_alone = 38850 
RTWc_limit_alone = 72869 

Commands details: 
total_CMD = 308172 
n_nop = 162592 
Read = 38096 
Write = 82976 
L2_Alloc = 0 
L2_WB = 17932 
n_act = 6465 
n_pre = 6449 
n_ref = 0 
n_req = 125555 
total_req = 139004 

Dual Bus Interface Util: 
issued_total_row = 12914 
issued_total_col = 139004 
Row_Bus_Util =  0.041905 
CoL_Bus_Util = 0.451060 
Either_Row_CoL_Bus_Util = 0.472399 
Issued_on_Two_Bus_Simul_Util = 0.020566 
issued_two_Eff = 0.043536 
queue_avg = 11.278105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.2781

========= L2 cache stats =========
L2_cache_bank[0]: Access = 109633, Miss = 61076, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 109975, Miss = 61328, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 142
L2_cache_bank[2]: Access = 109690, Miss = 61108, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 113
L2_cache_bank[3]: Access = 109581, Miss = 61352, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 109905, Miss = 61408, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 54
L2_cache_bank[5]: Access = 109827, Miss = 61316, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 109862, Miss = 61364, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 53
L2_cache_bank[7]: Access = 109846, Miss = 61248, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 110368, Miss = 61356, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 109707, Miss = 61312, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 110201, Miss = 61344, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 109612, Miss = 61344, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 110016, Miss = 61396, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 95
L2_cache_bank[13]: Access = 110366, Miss = 61376, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 70
L2_cache_bank[14]: Access = 109987, Miss = 61384, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 175
L2_cache_bank[15]: Access = 110269, Miss = 61372, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 109721, Miss = 61436, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 63
L2_cache_bank[17]: Access = 110354, Miss = 61332, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 109730, Miss = 61400, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 110212, Miss = 61316, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 135
L2_cache_bank[20]: Access = 109674, Miss = 61416, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 109754, Miss = 61248, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 109739, Miss = 61412, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 109802, Miss = 61196, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 109534, Miss = 61332, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 109431, Miss = 61296, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 50
L2_cache_bank[26]: Access = 109371, Miss = 61340, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 109331, Miss = 61288, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 96
L2_cache_bank[28]: Access = 109397, Miss = 61324, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 108740, Miss = 61232, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 109334, Miss = 61312, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 108832, Miss = 61224, Miss_rate = 0.563, Pending_hits = 0, Reservation_fails = 209
L2_cache_bank[32]: Access = 109895, Miss = 61392, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 109942, Miss = 61292, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 109738, Miss = 61520, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 84
L2_cache_bank[35]: Access = 109609, Miss = 61272, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 109971, Miss = 61456, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 109658, Miss = 61136, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 110153, Miss = 61336, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 24
L2_cache_bank[39]: Access = 109658, Miss = 61152, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 109871, Miss = 61344, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 53
L2_cache_bank[41]: Access = 110265, Miss = 61236, Miss_rate = 0.555, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 109863, Miss = 61332, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 76
L2_cache_bank[43]: Access = 110160, Miss = 61216, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 36
L2_cache_bank[44]: Access = 110031, Miss = 61344, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 129
L2_cache_bank[45]: Access = 110386, Miss = 61169, Miss_rate = 0.554, Pending_hits = 0, Reservation_fails = 11
L2_cache_bank[46]: Access = 109953, Miss = 61344, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 122
L2_cache_bank[47]: Access = 110024, Miss = 61212, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 109719, Miss = 61416, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 53
L2_cache_bank[49]: Access = 109885, Miss = 61248, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 109739, Miss = 61336, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 109959, Miss = 61240, Miss_rate = 0.557, Pending_hits = 0, Reservation_fails = 74
L2_cache_bank[52]: Access = 109713, Miss = 61352, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 109612, Miss = 61220, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 109762, Miss = 61361, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 109675, Miss = 61240, Miss_rate = 0.558, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 109435, Miss = 61324, Miss_rate = 0.560, Pending_hits = 0, Reservation_fails = 154
L2_cache_bank[57]: Access = 109534, Miss = 61244, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 109191, Miss = 61264, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 52
L2_cache_bank[59]: Access = 109452, Miss = 61220, Miss_rate = 0.559, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 108650, Miss = 61312, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 118
L2_cache_bank[61]: Access = 109115, Miss = 61212, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 108705, Miss = 61296, Miss_rate = 0.564, Pending_hits = 0, Reservation_fails = 40
L2_cache_bank[63]: Access = 108836, Miss = 61184, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7021960
L2_total_cache_misses = 3923410
L2_total_cache_miss_rate = 0.5587
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 2281
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 443598
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 304963
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 914883
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2654952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2536114
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1663444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5358516
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2281
L2_cache_data_port_util = 0.125
L2_cache_fill_port_util = 0.046

icnt_total_pkts_mem_to_simt=7021960
icnt_total_pkts_simt_to_mem=7021960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7021960
Req_Network_cycles = 410413
Req_Network_injected_packets_per_cycle =      17.1095 
Req_Network_conflicts_per_cycle =      12.6430
Req_Network_conflicts_per_cycle_util =      13.8804
Req_Bank_Level_Parallism =      18.7840
Req_Network_in_buffer_full_per_cycle =       3.6734
Req_Network_in_buffer_avg_util =      55.5551
Req_Network_out_buffer_full_per_cycle =       0.1641
Req_Network_out_buffer_avg_util =      20.2948

Reply_Network_injected_packets_num = 7021960
Reply_Network_cycles = 410413
Reply_Network_injected_packets_per_cycle =       17.1095
Reply_Network_conflicts_per_cycle =       17.9110
Reply_Network_conflicts_per_cycle_util =      19.7748
Reply_Bank_Level_Parallism =      18.8898
Reply_Network_in_buffer_full_per_cycle =       0.0048
Reply_Network_in_buffer_avg_util =      10.8376
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2139
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 23 sec (4403 sec)
gpgpu_simulation_rate = 226972 (inst/sec)
gpgpu_simulation_rate = 93 (cycle/sec)
gpgpu_silicon_slowdown = 12172043x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1113eefc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc1113eef8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1113eef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1113eee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1113eee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1113eed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc1113ef90..

GPGPU-Sim PTX: cudaLaunch for 0x0x409e0d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19splitRearrange_nvmiiiPjS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z19splitRearrange_nvmiiiPjS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x13b60 (mri-gridding.4.sm_70.ptx:9854) @%p1 bra BB26_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13bb0 (mri-gridding.4.sm_70.ptx:9867) mov.u32 %r116, -1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x13bd8 (mri-gridding.4.sm_70.ptx:9872) @%p2 bra BB26_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c18 (mri-gridding.4.sm_70.ptx:9883) add.s32 %r60, %r39, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x13d28 (mri-gridding.4.sm_70.ptx:9917) @%p3 bra BB26_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d78 (mri-gridding.4.sm_70.ptx:9932) add.s32 %r86, %r122, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x13d50 (mri-gridding.4.sm_70.ptx:9924) @%p4 bra BB26_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d78 (mri-gridding.4.sm_70.ptx:9932) add.s32 %r86, %r122, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x13d70 (mri-gridding.4.sm_70.ptx:9929) @%p5 bra BB26_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d78 (mri-gridding.4.sm_70.ptx:9932) add.s32 %r86, %r122, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x13dc0 (mri-gridding.4.sm_70.ptx:9941) @%p2 bra BB26_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e68 (mri-gridding.4.sm_70.ptx:9982) membar.gl;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x13ec0 (mri-gridding.4.sm_70.ptx:9994) @%p10 bra BB26_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f30 (mri-gridding.4.sm_70.ptx:10015) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19splitRearrange_nvmiiiPjS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19splitRearrange_nvmiiiPjS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z19splitRearrange_nvmiiiPjS_S_S_S_' to stream 0, gridDim= (2594,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z19splitRearrange_nvmiiiPjS_S_S_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z19splitRearrange_nvmiiiPjS_S_S_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 660341
gpu_sim_insn = 2776351834
gpu_ipc =    4204.4214
gpu_tot_sim_cycle = 1070754
gpu_tot_sim_insn = 3775712934
gpu_tot_ipc =    3526.2190
gpu_tot_issued_cta = 5188
gpu_occupancy = 93.4679% 
gpu_tot_occupancy = 80.3188% 
max_total_param_size = 0
gpu_stall_dramfull = 3130272
gpu_stall_icnt2sh    = 1985
partiton_level_parallism =       5.2155
partiton_level_parallism_total  =       9.7744
partiton_level_parallism_util =       5.6226
partiton_level_parallism_util_total  =      10.6107
L2_BW  =     188.9280 GB/Sec
L2_BW_total  =     354.0686 GB/Sec
gpu_total_sim_rate=285562
############## bottleneck_stats #############
cycles: core 660341, icnt 660341, l2 660341, dram 495839
gpu_ipc	4204.421
gpu_tot_issued_cta = 5188, average cycles = 127
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 669178 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 23942 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.516	80
L1D data util	0.261	80	0.267	56
L1D tag util	0.078	80	0.086	12
L2 data util	0.064	64	0.064	47
L2 tag util	0.092	64	0.167	24
n_l2_access	 3880959
icnt s2m util	0.000	0	0.000	24	flits per packet: -nan
icnt m2s util	0.000	0	0.000	24	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.048	32	0.048	6

latency_l2_hit:	36581721, num_l2_reqs:	26109
L2 hit latency:	1401
latency_dram:	1748404963, num_dram_reqs:	3417931
DRAM latency:	511

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.339
thread slot	1.000
TB slot    	0.250
L1I tag util	1.145	80	1.165	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.234	80	0.238	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.826	80

n_reg_bank	16
reg port	0.234	16	0.527	15
L1D tag util	0.078	80	0.086	12
L1D fill util	0.013	80	0.014	0
n_l1d_mshr	4096
L1D mshr util	0.005	80
n_l1d_missq	16
L1D missq util	0.018	80
L1D hit rate	0.000
L1D miss rate	0.839
L1D rsfail rate	0.161
L2 tag util	0.092	64	0.167	24
L2 fill util	0.016	64	0.016	2
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.034	64	0.036	39
L2 missq util	0.001	64	0.001	9
L2 hit rate	0.007
L2 miss rate	0.881
L2 rsfail rate	0.113

dram activity	0.095	32	0.108	26

load trans eff	0.243
load trans sz	32.000
load_useful_bytes 5477840, load_transaction_bytes 22575424, icnt_m2s_bytes 0
n_gmem_load_insns 44094, n_gmem_load_accesses 705482
n_smem_access_insn 11975056, n_smem_accesses 43657936

tmp_counter/12	0.092

run 0.068, fetch 0.001, sync 0.453, control 0.007, data 0.469, struct 0.001
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 154307, Miss = 133276, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 28555
	L1D_cache_core[1]: Access = 154147, Miss = 133474, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 24160
	L1D_cache_core[2]: Access = 149568, Miss = 129142, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 33223
	L1D_cache_core[3]: Access = 149536, Miss = 129049, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 26899
	L1D_cache_core[4]: Access = 154051, Miss = 131978, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 26679
	L1D_cache_core[5]: Access = 149584, Miss = 129161, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 25455
	L1D_cache_core[6]: Access = 151089, Miss = 130582, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 25460
	L1D_cache_core[7]: Access = 149472, Miss = 128377, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 27174
	L1D_cache_core[8]: Access = 149360, Miss = 127997, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 29199
	L1D_cache_core[9]: Access = 152802, Miss = 131702, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 26021
	L1D_cache_core[10]: Access = 149552, Miss = 129368, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 33009
	L1D_cache_core[11]: Access = 152754, Miss = 131166, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 25019
	L1D_cache_core[12]: Access = 149440, Miss = 128637, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 31332
	L1D_cache_core[13]: Access = 150977, Miss = 130606, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 27548
	L1D_cache_core[14]: Access = 150945, Miss = 130440, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 20584
	L1D_cache_core[15]: Access = 153042, Miss = 131942, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 23495
	L1D_cache_core[16]: Access = 152882, Miss = 131821, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 26006
	L1D_cache_core[17]: Access = 153221, Miss = 131568, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 23565
	L1D_cache_core[18]: Access = 149664, Miss = 129055, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 32557
	L1D_cache_core[19]: Access = 149424, Miss = 128055, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 26268
	L1D_cache_core[20]: Access = 152866, Miss = 131999, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 25150
	L1D_cache_core[21]: Access = 150929, Miss = 129392, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 25004
	L1D_cache_core[22]: Access = 150897, Miss = 130530, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 26687
	L1D_cache_core[23]: Access = 152930, Miss = 131950, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 26768
	L1D_cache_core[24]: Access = 154483, Miss = 133354, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 26814
	L1D_cache_core[25]: Access = 150945, Miss = 131173, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 27948
	L1D_cache_core[26]: Access = 149744, Miss = 129026, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 25953
	L1D_cache_core[27]: Access = 149728, Miss = 129251, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 28173
	L1D_cache_core[28]: Access = 149312, Miss = 128587, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 25813
	L1D_cache_core[29]: Access = 149584, Miss = 128726, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 27560
	L1D_cache_core[30]: Access = 149536, Miss = 128928, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 31303
	L1D_cache_core[31]: Access = 150343, Miss = 129291, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 26583
	L1D_cache_core[32]: Access = 152754, Miss = 131260, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 30483
	L1D_cache_core[33]: Access = 154323, Miss = 132855, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 23259
	L1D_cache_core[34]: Access = 149472, Miss = 128377, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 27968
	L1D_cache_core[35]: Access = 152930, Miss = 131316, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 27726
	L1D_cache_core[36]: Access = 154259, Miss = 133192, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 21278
	L1D_cache_core[37]: Access = 154355, Miss = 132510, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 20835
	L1D_cache_core[38]: Access = 151025, Miss = 130149, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 25394
	L1D_cache_core[39]: Access = 152786, Miss = 130898, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 27382
	L1D_cache_core[40]: Access = 150769, Miss = 130551, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 24060
	L1D_cache_core[41]: Access = 150945, Miss = 130464, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 22241
	L1D_cache_core[42]: Access = 150705, Miss = 129955, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 28385
	L1D_cache_core[43]: Access = 152978, Miss = 131590, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 24373
	L1D_cache_core[44]: Access = 152898, Miss = 131084, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 25568
	L1D_cache_core[45]: Access = 154483, Miss = 132482, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 22051
	L1D_cache_core[46]: Access = 149392, Miss = 127946, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 28096
	L1D_cache_core[47]: Access = 149680, Miss = 128795, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 25871
	L1D_cache_core[48]: Access = 153058, Miss = 131583, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 24318
	L1D_cache_core[49]: Access = 150801, Miss = 129815, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 23578
	L1D_cache_core[50]: Access = 149600, Miss = 128205, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 29748
	L1D_cache_core[51]: Access = 151121, Miss = 130584, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 24191
	L1D_cache_core[52]: Access = 154099, Miss = 132892, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 25534
	L1D_cache_core[53]: Access = 152690, Miss = 131250, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 26990
	L1D_cache_core[54]: Access = 149568, Miss = 128722, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 28058
	L1D_cache_core[55]: Access = 152930, Miss = 131408, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 27082
	L1D_cache_core[56]: Access = 151153, Miss = 129936, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 21120
	L1D_cache_core[57]: Access = 149632, Miss = 128275, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 29753
	L1D_cache_core[58]: Access = 150913, Miss = 130448, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 30282
	L1D_cache_core[59]: Access = 149280, Miss = 129262, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 27815
	L1D_cache_core[60]: Access = 149648, Miss = 128301, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 26449
	L1D_cache_core[61]: Access = 150849, Miss = 130261, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 25905
	L1D_cache_core[62]: Access = 152994, Miss = 130694, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 26561
	L1D_cache_core[63]: Access = 149440, Miss = 128592, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 27191
	L1D_cache_core[64]: Access = 152930, Miss = 131501, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 24490
	L1D_cache_core[65]: Access = 154339, Miss = 133112, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 24282
	L1D_cache_core[66]: Access = 154275, Miss = 133399, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 23844
	L1D_cache_core[67]: Access = 149520, Miss = 129257, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 28391
	L1D_cache_core[68]: Access = 149456, Miss = 128097, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 26355
	L1D_cache_core[69]: Access = 154227, Miss = 133269, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 21748
	L1D_cache_core[70]: Access = 154323, Miss = 133571, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 22854
	L1D_cache_core[71]: Access = 152834, Miss = 131371, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 26891
	L1D_cache_core[72]: Access = 152850, Miss = 131100, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 24553
	L1D_cache_core[73]: Access = 151073, Miss = 130434, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 28529
	L1D_cache_core[74]: Access = 149520, Miss = 129426, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 31608
	L1D_cache_core[75]: Access = 150833, Miss = 129983, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 25597
	L1D_cache_core[76]: Access = 152738, Miss = 131410, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 27509
	L1D_cache_core[77]: Access = 154307, Miss = 133355, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 23297
	L1D_cache_core[78]: Access = 149696, Miss = 129094, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 33365
	L1D_cache_core[79]: Access = 150881, Miss = 130900, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 23909
	L1D_total_cache_accesses = 12122446
	L1D_total_cache_misses = 10442534
	L1D_total_cache_miss_rate = 0.8614
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2112731
	L1D_cache_data_port_util = 0.020
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1656446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2363369
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1689815
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5557
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23466
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8073079
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 422916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 529
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4025372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8097074

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1689815
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 422916
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
26438, 23940, 28412, 34172, 38644, 44404, 50164, 55924, 25195, 21567, 24887, 29495, 32815, 37423, 42031, 46639, 25195, 21567, 24887, 29495, 32815, 37423, 42031, 46639, 22306, 19842, 23346, 27954, 31458, 36066, 40674, 45282, 22306, 19842, 23346, 27954, 31458, 36066, 40674, 45282, 4972, 9492, 14100, 18708, 23316, 27924, 32532, 37140, 4972, 9492, 14100, 18708, 23316, 27924, 32532, 37140, 4972, 9492, 14100, 18708, 23316, 27924, 32532, 37140, 
gpgpu_n_tot_thrd_icount = 4579129472
gpgpu_n_tot_w_icount = 143097796
gpgpu_n_stall_shd_mem = 59949821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2368926
gpgpu_n_mem_write_global = 8097074
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8009240
gpgpu_n_store_insn = 15984758
gpgpu_n_shmem_insn = 456226378
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7968768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 46541312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13408509
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:94753826	W0_Idle:15066584	W0_Scoreboard:81837450	W1:1390384	W2:1224368	W3:747072	W4:1224368	W5:747072	W6:747072	W7:747072	W8:1224368	W9:747072	W10:752116	W11:747072	W12:747072	W13:747072	W14:747072	W15:747072	W16:1271060	W17:747072	W18:747072	W19:747072	W20:747072	W21:747072	W22:747072	W23:747072	W24:747072	W25:747072	W26:747072	W27:747072	W28:747072	W29:747072	W30:747072	W31:747072	W32:117334332
single_issue_nums: WS0:29358892	WS1:32258192	WS2:37752068	WS3:43728644	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18951408 {8:2368926,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 323882960 {40:8097074,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94757040 {40:2368926,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64776592 {8:8097074,}
maxmflatency = 14771 
max_icnt2mem_latency = 13809 
maxmrqlatency = 1500 
max_icnt2sh_latency = 1380 
averagemflatency = 871 
avg_icnt2mem_latency = 325 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 29 
mrq_lat_table:802165 	631181 	485352 	443862 	554482 	906153 	616067 	226702 	38900 	6513 	85 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4253919 	1424199 	1845250 	2131711 	535609 	223871 	51441 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3946570 	2278642 	1294430 	965860 	743273 	431863 	375952 	264626 	134722 	30062 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5957495 	1096869 	842660 	772593 	657502 	502955 	357304 	201393 	73722 	3507 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	873 	422 	474 	141 	70 	44 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       256       280       208       264       224       248       248       256       240       272       240       247       248       216       224       200 
dram[1]:       256       280       248       264       256       264       288       264       280       272       256       264       272       264       256       256 
dram[2]:       256       280       248       264       256       264       288       264       280       272       264       256       272       272       256       264 
dram[3]:       256       280       232       264       240       264       288       256       264       272       256       256       272       272       256       264 
dram[4]:       256       280       232       264       240       264       288       256       264       272       232       240       272       264       256       264 
dram[5]:       256       280       232       264       240       264       288       256       247       272       232       248       272       267       256       264 
dram[6]:       256       280       232       264       240       264       288       256       264       264       232       232       272       272       256       256 
dram[7]:       256       280       232       264       240       264       288       256       272       264       232       256       272       272       256       264 
dram[8]:       256       280       232       264       240       264       288       256       264       272       248       256       272       272       256       264 
dram[9]:       256       280       232       264       240       264       288       256       272       272       240       256       272       272       256       264 
dram[10]:       256       280       232       264       240       264       288       256       272       272       232       256       272       272       256       264 
dram[11]:       248       280       232       264       240       264       288       256       272       272       232       256       264       264       256       264 
dram[12]:       248       200       224       264       240       272       264       248       280       232       256       232       248       248       256       256 
dram[13]:       248       216       224       264       240       272       264       248       280       232       256       224       264       256       256       256 
dram[14]:       248       224       224       264       248       272       280       256       280       240       264       224       272       240       256       224 
dram[15]:       248       224       224       264       240       272       280       256       280       248       264       224       272       240       256       256 
dram[16]:       248       224       224       264       240       272       272       248       280       232       264       232       272       216       224       238 
dram[17]:       256       264       256       264       280       280       256       272       264       256       272       256       256       256       256       264 
dram[18]:       256       264       256       264       280       288       256       272       264       256       272       256       256       256       256       264 
dram[19]:       256       256       256       264       256       288       208       264       264       232       264       237       240       208       240       208 
dram[20]:       256       256       256       264       256       280       216       264       264       232       264       256       240       208       248       240 
dram[21]:       256       256       256       264       256       288       216       264       264       240       264       256       248       208       240       248 
dram[22]:       256       256       256       264       248       288       216       264       264       232       264       248       232       196       232       248 
dram[23]:       256       256       256       264       248       288       216       264       264       232       264       256       233       192       232       240 
dram[24]:       256       248       256       266       256       288       205       264       264       232       266       256       256       192       238       224 
dram[25]:       256       248       256       272       264       288       216       272       264       240       264       256       256       192       240       224 
dram[26]:       256       256       256       264       256       288       224       272       264       232       264       248       232       205       248       224 
dram[27]:       256       256       256       264       240       288       224       272       264       232       264       234       248       200       240       224 
dram[28]:       272       256       256       224       248       256       240       264       272       240       256       224       232       248       224       256 
dram[29]:       272       256       256       224       248       256       248       272       272       248       256       224       224       248       256       256 
dram[30]:       272       256       264       232       242       256       256       272       272       256       240       232       232       256       220       232 
dram[31]:       248       256       264       240       248       256       256       272       272       256       240       240       224       256       208       232 
maximum service time to same row:
dram[0]:    104568     74345    110217    109777    109250    112931    111592    114879    112693    114269    116744    118382    108338    107669    111782    110588 
dram[1]:    104117     95735    106383    106259    108274    109544    108247    109832    110209    111660    114005    115541     97293    108555    113806     97239 
dram[2]:    103495     96554    107043    105443    107939    109100    109211    108937    111867    110906    116146    116354     99161    106043    119069    102005 
dram[3]:    106094     61847    111161    112132    109816    111692    112441    114122    113091    114927    116825    116093    107381    117971    121412    108262 
dram[4]:    106419    107429    112137    108492    112405    110346    115724    113279    114431    113503    118511    116450    107893    116263    108432    111361 
dram[5]:    106525    108384    111370    109069    111130    114694    114581    117174    113332    113609    117201    118065    107982    116448    107216    116865 
dram[6]:    106154     78833    111930    108701    113509    109980    114232    112395    113040    113272    118027    116375    107933    116403    107748    120537 
dram[7]:    106333     78841    111911    109332    112457    112000    113904    113159    112662    114664    117194    115731    108432    117216    107989    108037 
dram[8]:    107228    108985    110748    109263    111288    112234    112674    113489    112879    115900    116690    116447    107688    116512    107852    109609 
dram[9]:    107194    109610    112669    109239    114118    111646    115019    112756    112893    114195    118181    117118    107622    107657    108980    109084 
dram[10]:    107122    106372    110766    108880    115073    112873    113281    114289    113508    116627    117529    117220    107492    109568    108335    120245 
dram[11]:    107093    106675    111095    109197    110378    113490    112907    114944    113467    116238    117419    117336    107471    113946    108305    123171 
dram[12]:     96304    104388    109499    105983    113011    109412    114737    108944    114918    112089    116959    113993    108199    104911    108880    104799 
dram[13]:     96585    104203    110333    105926    113155    109168    112959    109070    115539    111791    117969    114231    108604    104858    109285    104874 
dram[14]:    109162    107022    111939    109921    113181    110008    114401    113754    115056    115135    118000    116038    108536    112657    109747    108801 
dram[15]:    109382    106678    112479    110465    113465    110019    114260    113357    115397    113886    118872    117629    108663    117938    109768    112962 
dram[16]:    108307    106803    112695    110188    112586    113574    114429    113492    115533    114011    118734    117142    108663    116215    108607    117387 
dram[17]:    107738    106203    107481    107804    106713    109718    110588    114717    111157    111329    115336    115348    115749    100512    105866    118629 
dram[18]:    105561     96059    106527    109333    106242    111092    109739    113441    110727    112871    114690    116955    105073     97922    105997    121550 
dram[19]:    108432    107841    110435    109094    112670    110188    113196    112630    113904    113215    117686    117254    108656    117329    109037    112578 
dram[20]:    108178    107734    109928    109605    112892    109787    113030    113347    115152    112995    118213    117444    111546    117052    111356    108153 
dram[21]:    108299    107419    112259    109538    113558    109571    114458    112022    115222    113256    118905    116625    109227    116709    112513    111614 
dram[22]:    108348    108735    111634    112310    112460    111774    112084    113692    113658    114001    117171    118587    108631    116464    108488    115808 
dram[23]:    108030    107976    110054    114328    110596    113368    111838    115264    114271    113323    116998    119236    108974    116411    108740    120093 
dram[24]:    109074    109081    109136    114332    110074    113272    111907    115276    112898    114541    117019    119724    108016    116542    108026    109062 
dram[25]:    109603    108123    112409    110634    114209    109940    114137    112840    116005    113818    118829    117139    118680    116303    110563    110708 
dram[26]:    106941    110130    109694    111106    111045    113155    111971    115655    114055    116234    117022    119820    108022    106400    108860    110143 
dram[27]:    107143    108369    110172    110081    113467    111243    113294    113594    113819    114777    117227    117792    107644    108893    109732    108903 
dram[28]:    104553    106398    106298    106044    107815    111171    111934    114275    112577    112388    115315    116197     96445     96794     96858    110864 
dram[29]:    104592     97316    105981    106201    107982    110416    110874    114167    112293    113951    115231    116945    104882     96954     90392     98797 
dram[30]:     88610    107476    109323    109856    111777    111506    113345    113441    113508    113805    118095    118038    109800    108719    108067    106801 
dram[31]:     89167    107701    109399    110880    112115    111948    112591    113816    112900    114875    117138    118142    107270    108955    107435    119547 
average row accesses per activate:
dram[0]: 20.338530 20.498877 19.722343 20.718182 19.027027 21.263403 20.368540 20.204899 19.887690 20.290110 18.873240 19.932346 21.739534 20.111828 19.000000 17.373814 
dram[1]: 22.327629 22.338236 21.563980 23.185751 23.709845 23.958115 23.544041 25.200001 22.411623 23.100000 24.000000 24.309278 23.283583 21.754061 21.060184 20.145695 
dram[2]: 24.351065 21.565012 21.620853 23.853403 22.053013 22.994974 22.911839 24.474394 21.401392 22.407766 23.422886 22.468899 24.511749 20.970787 20.840183 20.785389 
dram[3]: 20.575281 17.542307 19.921398 20.568850 18.267466 19.455318 19.189873 18.644764 19.819355 19.012346 19.421488 18.046154 22.367542 19.696203 18.507099 17.729206 
dram[4]: 18.839506 18.676229 19.111111 20.329622 18.837114 19.496801 20.186253 20.150776 19.819355 19.600849 18.821644 20.111349 22.367542 19.597485 19.002079 18.841238 
dram[5]: 20.483221 19.227848 20.330357 21.733334 19.438297 20.781818 20.486486 19.842794 21.041096 19.274633 19.262295 20.241379 23.666666 19.573221 19.484009 18.203188 
dram[6]: 20.761906 18.709017 20.917431 21.766109 20.070175 20.320000 20.168514 21.037037 20.945454 19.389473 19.840000 20.712088 25.172043 21.397261 19.089771 17.855751 
dram[7]: 21.048275 18.824741 20.185841 21.550827 19.982533 20.687782 20.514673 20.701595 20.692135 19.227558 19.115618 21.035715 25.239893 21.948479 19.414013 18.542511 
dram[8]: 21.511738 18.127237 19.938864 20.965517 19.597431 20.847380 20.891954 19.756521 20.681614 19.831896 19.105692 20.336933 23.137932 20.017130 19.614561 18.393574 
dram[9]: 21.461359 18.646217 20.974712 21.308411 19.706896 19.895653 20.988453 20.106195 20.710112 19.900433 19.789474 17.818182 23.066339 20.277657 19.226891 18.283434 
dram[10]: 19.623127 18.236000 19.471216 20.366890 19.089771 19.186583 19.912281 18.933332 19.650320 19.267782 18.019230 18.057581 23.123152 19.746300 19.438297 17.286793 
dram[11]: 19.171549 18.305222 19.265823 19.956141 18.707567 19.516060 20.044149 19.886215 20.335541 19.430380 18.975708 18.816000 21.813953 19.906183 19.153040 17.283018 
dram[12]: 22.057972 20.329622 22.713217 23.068354 22.709677 22.671642 21.283373 22.348894 23.321520 21.995214 22.746988 22.548925 22.855745 22.509615 21.738094 20.620224 
dram[13]: 22.548147 21.477648 24.288000 22.817043 22.213593 22.802992 21.184149 21.990337 23.097744 21.613207 23.251232 23.502487 24.103092 23.686075 21.327103 21.240740 
dram[14]: 19.655914 19.240507 19.680346 21.579197 21.383177 20.687782 20.468468 21.452829 20.879818 20.065359 21.369614 18.826347 21.197279 19.218107 19.800434 18.071007 
dram[15]: 20.772728 19.895197 19.688986 21.579197 20.566292 20.876713 19.973627 21.760765 20.720720 20.004349 21.400000 18.640316 20.866072 18.568588 19.587982 18.748466 
dram[16]: 19.818182 18.765432 19.791758 21.951923 19.809525 19.792208 19.799564 20.880733 20.692135 20.431110 20.591305 19.890757 20.773333 19.059063 20.176991 18.454729 
dram[17]: 20.993103 22.498766 21.537735 23.667532 23.571060 21.894737 22.929293 24.191490 22.795061 22.028572 23.700001 22.417061 22.421053 23.646465 21.263403 19.965218 
dram[18]: 20.503370 22.170317 21.138889 23.383034 22.616915 22.577778 22.851385 22.531017 22.627451 22.427185 24.776903 21.541285 24.071980 21.726217 20.387527 19.716129 
dram[19]: 18.507099 19.680346 19.289640 18.771133 19.146444 18.814816 19.343283 17.734375 19.378151 18.818737 22.350712 18.061539 20.959641 16.735714 17.774319 16.852942 
dram[20]: 18.083334 20.522522 19.964989 19.578495 19.555555 19.049999 20.124445 18.987448 19.734476 19.414227 21.024498 18.279070 21.348520 17.598499 18.547667 17.466667 
dram[21]: 18.987499 20.293987 19.766233 20.719818 20.894978 19.049999 20.414415 19.696312 20.425720 19.794872 21.261261 18.977867 22.634382 18.574257 19.169811 17.906250 
dram[22]: 19.659483 21.339579 20.384787 20.412556 20.383074 19.580299 20.358744 19.773420 20.886877 20.904978 22.192942 19.633333 23.331671 19.151640 18.195219 17.429657 
dram[23]: 19.592276 20.026373 20.267262 20.814646 20.292683 19.921568 20.000000 19.551723 20.228069 20.174673 21.213484 19.831579 22.401915 18.878542 18.743326 17.941292 
dram[24]: 19.637150 19.877729 19.454157 20.654545 20.070175 18.361446 19.018867 19.956043 20.379690 20.112799 22.230589 18.848000 21.846153 18.588469 19.605150 17.042831 
dram[25]: 18.886127 21.122971 19.817390 20.106195 20.894978 18.585365 19.261147 19.401709 19.904968 19.610170 21.279280 18.406250 21.981220 18.170874 18.389112 18.488890 
dram[26]: 17.681553 20.097130 17.855186 19.046024 17.667953 18.737705 18.327272 17.734375 18.840816 18.317461 20.144989 18.193050 19.363636 17.000000 16.826569 17.491396 
dram[27]: 18.814049 20.458427 19.136269 18.989561 19.430998 18.142857 18.439024 17.874016 19.313808 18.704453 21.352942 17.729322 20.688742 17.708334 17.338404 17.685328 
dram[28]: 22.260443 23.070707 20.559820 22.796993 21.483568 23.052896 20.692482 22.587065 21.806147 23.511450 22.140844 22.018692 22.261282 23.084158 19.672413 20.123077 
dram[29]: 23.053434 23.167513 21.727924 23.204082 21.738718 22.376528 21.333334 22.929293 22.945274 22.738916 22.545454 22.226416 24.364584 23.295000 20.107929 20.668171 
dram[30]: 20.695454 20.311804 19.570816 20.150776 20.337778 19.792208 19.799564 18.987448 20.868778 19.913794 20.611353 18.939758 21.203619 20.752785 17.517241 18.925619 
dram[31]: 19.856209 20.000000 20.248888 20.061810 21.087557 20.456375 20.313200 19.825327 20.821671 20.424778 20.388769 19.423868 19.970150 20.660753 16.964750 19.152719 
average row locality = 4711462/232161 = 20.293943
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3664      3648      3648      3676      3712      3712      3624      3632      3704      3696      3684      3732      3712      3716      3664      3700 
dram[1]:      3664      3640      3656      3672      3712      3712      3648      3632      3720      3704      3688      3736      3724      3740      3641      3700 
dram[2]:      3680      3648      3680      3672      3712      3712      3656      3640      3688      3696      3720      3696      3752      3696      3672      3708 
dram[3]:      3680      3648      3680      3672      3712      3704      3656      3640      3680      3704      3704      3688      3736      3700      3668      3709 
dram[4]:      3680      3640      3672      3688      3696      3704      3664      3648      3680      3696      3696      3696      3736      3712      3684      3712 
dram[5]:      3680      3640      3664      3688      3696      3704      3656      3648      3680      3688      3704      3696      3736      3720      3681      3712 
dram[6]:      3680      3656      3676      3680      3712      3704      3656      3648      3680      3704      3728      3728      3728      3736      3688      3704 
dram[7]:      3680      3656      3680      3676      3712      3704      3648      3648      3672      3704      3728      3728      3728      3736      3688      3704 
dram[8]:      3688      3644      3688      3680      3712      3712      3648      3648      3688      3696      3704      3720      3757      3712      3704      3704 
dram[9]:      3688      3644      3680      3680      3704      3712      3648      3648      3680      3688      3704      3712      3752      3712      3696      3704 
dram[10]:      3688      3644      3688      3664      3704      3712      3640      3648      3680      3704      3704      3712      3752      3704      3680      3705 
dram[11]:      3688      3644      3688      3660      3708      3704      3640      3648      3676      3704      3708      3712      3744      3700      3680      3704 
dram[12]:      3656      3656      3664      3672      3712      3704      3648      3656      3676      3688      3744      3752      3712      3728      3673      3720 
dram[13]:      3656      3656      3664      3664      3712      3704      3648      3664      3680      3688      3744      3752      3716      3720      3672      3720 
dram[14]:      3664      3648      3668      3688      3712      3704      3648      3656      3672      3704      3728      3736      3712      3704      3672      3705 
dram[15]:      3664      3640      3672      3688      3712      3704      3648      3656      3664      3696      3720      3736      3712      3704      3672      3712 
dram[16]:      3680      3648      3680      3692      3712      3704      3648      3664      3672      3688      3776      3772      3712      3721      3664      3716 
dram[17]:      3656      3640      3688      3672      3712      3712      3640      3656      3696      3716      3784      3764      3736      3728      3696      3728 
dram[18]:      3648      3640      3688      3656      3712      3704      3632      3640      3696      3704      3744      3696      3728      3728      3697      3712 
dram[19]:      3648      3640      3680      3664      3712      3704      3632      3640      3688      3704      3736      3696      3712      3736      3680      3712 
dram[20]:      3640      3640      3680      3664      3712      3704      3616      3636      3680      3744      3744      3736      3736      3744      3688      3713 
dram[21]:      3640      3640      3688      3656      3712      3704      3624      3640      3676      3728      3744      3736      3712      3744      3688      3712 
dram[22]:      3648      3640      3668      3664      3712      3704      3640      3636      3696      3704      3736      3728      3720      3722      3677      3712 
dram[23]:      3656      3640      3656      3656      3712      3704      3640      3632      3688      3704      3744      3724      3728      3720      3672      3712 
dram[24]:      3648      3632      3680      3648      3712      3704      3632      3640      3696      3736      3752      3728      3736      3744      3680      3696 
dram[25]:      3648      3632      3672      3648      3712      3704      3632      3640      3680      3720      3752      3728      3728      3752      3664      3696 
dram[26]:      3632      3632      3680      3664      3712      3704      3632      3640      3696      3696      3752      3728      3736      3744      3664      3692 
dram[27]:      3632      3632      3684      3656      3712      3704      3632      3640      3696      3704      3754      3736      3736      3744      3664      3704 
dram[28]:      3616      3664      3664      3656      3712      3712      3644      3640      3688      3704      3736      3728      3736      3720      3672      3700 
dram[29]:      3616      3656      3664      3656      3712      3712      3648      3640      3688      3696      3728      3728      3720      3712      3672      3700 
dram[30]:      3632      3648      3680      3648      3712      3704      3648      3636      3688      3704      3744      3736      3736      3712      3688      3704 
dram[31]:      3640      3648      3672      3648      3712      3704      3640      3640      3688      3696      3744      3744      3729      3712      3688      3700 
total dram reads = 1889024
bank skew: 3784/3616 = 1.05
chip skew: 59224/58924 = 1.01
number of total write accesses:
dram[0]:      6512      6536      6416      6400      6400      6376      6400      6400      6464      6496      6656      6656      6608      6608      6464      6464 
dram[1]:      6512      6536      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6608      6465      6440 
dram[2]:      6544      6536      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6608      6464      6416 
dram[3]:      6544      6536      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6608      6464      6465 
dram[4]:      6544      6536      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6608      6464      6440 
dram[5]:      6544      6536      6416      6400      6400      6400      6400      6400      6496      6472      6656      6656      6608      6608      6465      6440 
dram[6]:      6544      6536      6416      6400      6400      6400      6400      6400      6496      6472      6656      6656      6608      6608      6464      6464 
dram[7]:      6544      6536      6416      6400      6400      6400      6400      6400      6496      6472      6656      6656      6608      6608      6464      6464 
dram[8]:      6544      6536      6416      6400      6400      6400      6400      6400      6496      6472      6656      6656      6609      6608      6464      6464 
dram[9]:      6544      6536      6416      6400      6400      6400      6400      6400      6496      6472      6656      6656      6608      6608      6464      6464 
dram[10]:      6544      6533      6416      6400      6400      6400      6400      6400      6496      6472      6632      6656      6608      6608      6464      6465 
dram[11]:      6544      6528      6416      6400      6400      6376      6400      6400      6496      6472      6632      6656      6608      6608      6464      6464 
dram[12]:      6544      6528      6416      6400      6400      6376      6400      6400      6496      6472      6656      6656      6608      6608      6465      6464 
dram[13]:      6544      6528      6416      6400      6400      6400      6400      6400      6496      6448      6656      6656      6608      6608      6464      6464 
dram[14]:      6544      6528      6416      6400      6400      6400      6400      6400      6496      6472      6656      6656      6608      6608      6464      6465 
dram[15]:      6544      6528      6416      6400      6400      6400      6400      6400      6496      6472      6656      6656      6608      6608      6464      6464 
dram[16]:      6544      6528      6416      6400      6400      6400      6400      6400      6496      6472      6656      6656      6608      6609      6464      6464 
dram[17]:      6544      6528      6416      6400      6376      6400      6400      6400      6496      6496      6656      6656      6608      6608      6440      6464 
dram[18]:      6544      6528      6416      6400      6352      6400      6400      6400      6496      6496      6656      6656      6608      6608      6465      6464 
dram[19]:      6544      6528      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6608      6464      6464 
dram[20]:      6536      6528      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6608      6464      6465 
dram[21]:      6536      6528      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6608      6464      6464 
dram[22]:      6536      6528      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6596      6465      6464 
dram[23]:      6536      6528      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6584      6464      6464 
dram[24]:      6512      6528      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6584      6464      6464 
dram[25]:      6536      6528      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6584      6464      6464 
dram[26]:      6536      6528      6416      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6584      6464      6464 
dram[27]:      6536      6528      6416      6400      6400      6400      6400      6400      6496      6496      6644      6656      6608      6584      6464      6464 
dram[28]:      6512      6528      6410      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6584      6464      6464 
dram[29]:      6512      6528      6400      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6584      6464      6464 
dram[30]:      6536      6528      6400      6400      6400      6400      6400      6400      6496      6496      6656      6656      6608      6584      6464      6464 
dram[31]:      6536      6528      6400      6400      6400      6400      6400      6400      6496      6496      6656      6656      6609      6584      6464      6460 
total dram writes = 3324839
bank skew: 6656/6352 = 1.05
chip skew: 103945/103856 = 1.00
average mf latency per bank:
dram[0]:       3214      1575      1619      3302      1547      1528      1627      1554      1610      1500      1688      1492      1796      1531      1791      1761
dram[1]:       3321      1730      1638      3534      1553      1600      1634      1674      1673      1649      1797      1695      1785      1712      1719      1807
dram[2]:       3525      1691      1668      3399      1635      1618      1652      1674      1708      1593      1796      1701      1825      1756      1790      1804
dram[3]:       3314      1736      1612      3568      1616      1602      1570      1665      1596      1617      1625      1711      1663      1727      1802      1846
dram[4]:       3461      1754      1658      3464      1632      1604      1597      1664      1604      1667      1548      1728      1611      1786      1766      1915
dram[5]:       3341      1656      1648      3548      1666      1557      1628      1604      1631      1567      1629      1630      1663      1692      1771      1780
dram[6]:       3323      1717      1579      3451      1557      1606      1542      1696      1540      1668      1540      1726      1616      1764      1681      1886
dram[7]:       3260      1715      1575      3593      1563      1598      1553      1673      1545      1663      1537      1724      1627      1747      1742      1792
dram[8]:       3519      1660      1643      3450      1626      1531      1644      1626      1635      1595      1610      1656      1676      1702      1795      1777
dram[9]:       3334      1732      1599      3825      1601      1662      1575      1714      1560      1652      1525      1743      1607      1765      1753      1865
dram[10]:       3425      1688      1594      3813      1583      1637      1571      1674      1543      1620      1536      1723      1591      1735      1740      1852
dram[11]:       3301      1658      1621      1915      1615      1553      1619      1615      1612      1570      1635      1653      1685      1650      1773      1792
dram[12]:       3434      1641      1499      1545      1518      1545      1582      1602      1501      1583      1462      1572      1597      1582      1680      1698
dram[13]:       3267      1659      1496      1552      1481      1575      1542      1618      1472      1618      1429      1602      1538      1614      1654      1713
dram[14]:       3373      1716      1483      1590      1497      1567      1558      1651      1501      1566      1498      1591      1630      1612      1753      1776
dram[15]:       3228      1693      1475      1571      1465      1542      1543      1647      1498      1575      1469      1628      1598      1632      1688      1797
dram[16]:       1954      1707      1540      1571      1532      1538      1626      1668      1550      1601      1501      1625      1654      1624      1723      1785
dram[17]:       1712      1729      1648      1603      1633      1640      1696      1730      1671      1593      1702      1636      1825      1665      1848      1727
dram[18]:       1772      1638      1739      1564      1732      1557      1778      1622      1717      1561      1725      1596      1847      1630      1938      1679
dram[19]:       1658      1689      1583      1588      1573      1603      1600      1659      1557      1597      1496      1577      1627      1784      1836      1856
dram[20]:       1731      1667      1642      1588      1600      1603      1654      1641      1584      1609      1522      1586      1630      1753      1860      1784
dram[21]:       1676      1673      1606      1599      1607      1634      1660      1671      1591      1598      1530      1597      1635      1772      1832      1798
dram[22]:       1645      1636      1545      1508      1564      1548      1617      1569      1588      1483      1562      1501      1653      1680      1786      1765
dram[23]:       1667      1656      1578      1532      1551      1564      1612      1597      1565      1536      1549      1536      1630      1719      1803      1785
dram[24]:       1638      1651      1587      1548      1557      1579      1620      1578      1557      1543      1526      1556      1648      1746      1845      1753
dram[25]:       1643      1695      1611      1601      1575      1646      1613      1664      1530      1598      1472      1630      1605      1832      1836      1809
dram[26]:       1742      1620      1658      1545      1620      1604      1694      1649      1624      1561      1556      1564      1690      1748      1973      1764
dram[27]:       1586      1723      3171      1599      1495      1634      1578      1651      1528      1569      1463      1590      1591      1777      1805      1850
dram[28]:       1564      1589      3365      1522      1514      1477      1553      1496      1494      1492      1508      1501      1576      1661      1750      1660
dram[29]:       1556      1564      3495      1514      1487      1504      1526      1521      1455      1517      1475      1525      1535      1685      1727      1669
dram[30]:       1622      1688      3370      1593      1534      1528      1611      1602      1514      1618      1513      1638      1540      1759      1819      1723
dram[31]:       1623      1688      3483      1606      1549      1552      1609      1603      1507      1645      1517      1681      1565      1807      1796      1757
maximum mf latency per bank:
dram[0]:      11640      8914     12386     10298     13067     10316     11089     10382     10333     10374     11748     10327     10305      9238     11800      9666
dram[1]:      10897      7946     10739     10286     13473     10305     10696     10382     11228     10365     10342     10328      9537      9812      9227      9208
dram[2]:       9386      8178     10298     10288     13534     10310     10327     10379     10329     10336     10297     10300      9638     10451     11806      9260
dram[3]:       9581     11715      9966      9972     12795     10384     10401     10410     10424     10557     10432     10434      9836     10689      9698     11662
dram[4]:       9865     13823     10061     11985     10344     12250      9983     10278     10026     11517     10267     11251     10567     12820     10028     12788
dram[5]:      11308      9051     11126      9695     11419      9725     10068      9790     11416      9834     11565      9518     12822      8958     11562      8566
dram[6]:       8706     10615      9569      9744      9591      9598      9775      9661      9822      9607      9811      9311      9198     11590      9671     10009
dram[7]:       8597      9540      9437      9438      9461      9655      9941      9530     10042      9477      9975      9720      9322      9774      9164      8688
dram[8]:      10008      9226      9304      9308      9970      9334     10025      9571     10148      9568     10060      9745      9388      9915      9845      8649
dram[9]:       9275     10479     10027     10353     10181     10904     10268     12334     10018     10644     10045      9214      8596     10273      9505     10656
dram[10]:       8846     10424     10410     10585     10550     10611     10587     11688     10318     10610     10340     10381      8272     10335      8830      9741
dram[11]:       8978      8580     10021     10044     10277     10304     10295     10318     10315     10378     10336     10325      8923      8657      8579      9937
dram[12]:       7743     11717     10042     10026     10275     10298     10293     11181     10314     10362     10335     10329      9406     10168      9381     10289
dram[13]:       8140     14771      9743     10063     10286     10602     10296     11425     10311     10362     10334     10509      9453     10063      9517      9652
dram[14]:       8728     12769      9868     11128     10291     10297     10311     10316     10323     10374     10340     10327      9077     10019      8890      9721
dram[15]:       8110     10785     10296     10824     10313     10297     10328     10369     10330     10375     10340     10325      9176     10363      8988      9990
dram[16]:       9810      9967     10297     10277     10318     10297     10325     10374     10327     10374     10340     10327      9880      8771      9667      8367
dram[17]:       8134      8768     10304     10286     10317     10305     10328     10382     10329     10365     10342     10477      9013      9516      8572      9427
dram[18]:       9657      7600     10298     10283     10314     10310     10327     10379     10329     10336     10297     10300      9596      9628      9991      9215
dram[19]:       8781     10935      9966     10717     10377     10384     10812     10410     10424     10613     10432     10842      9749     10760     10418     10676
dram[20]:      11099     10254     10640     10856     10071     11034     11276     10139     10657     10463     10033      9899     10352     10074     10053     10315
dram[21]:      10591     11924      9789     12207      9723     12917      9995     12855     10070     12650     10089     11381      9747     13038      9697     12194
dram[22]:       9761      8884      9856      9573      9591      9598      9800     10110      9877      9607      9820      9058      9442      9105      9663      9169
dram[23]:      11185      8519     11236      9438     10535      9655     10937      9530     10413      9477      9986      9734     11055      9784     11074      8571
dram[24]:      11535      8914     11521      9308     11422      9334     11245      9571     10491      9568     10681      9771     12269      9895     11455      8609
dram[25]:       8782     11340     10026     11653     10180     10530     10267     11812      9963     10370      9979     11569      9851     11260      8912     12906
dram[26]:      12529      8478     12492     10585     12426     10612     12650     10661     11491     10611     12599     10381     12903      8306     12469      9854
dram[27]:       8016     10478     10020     10451     10276     10303     10294     10317     10314     10377     10335     11257      8423     10338      8273     10755
dram[28]:      10289      8121     10042     10026     10297     10284     10317     10302     10328     10357     10329     10331     10295      9324     10126     10110
dram[29]:       9633      8144      9870     10063     10303     10285     10321     10303     10331     10357     10328     10330      9913      9405     10002      9453
dram[30]:       9413      8700      9867     12137     10300     10288     10317     10306     10324     10362     10325     10348     10000     10340     10456      8996
dram[31]:       7875     10235     10296     11795     10313     10290     10328     10369     10330     10369     10329     10349      9098      9915      8759     10256
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633454 n_act=7389 n_pre=7373 n_ref_event=0 n_req=147096 n_rd=58924 n_rd_L2_A=0 n_write=82944 n_wr_bk=20912 bw_util=0.2025
n_activity=319927 dram_eff=0.5088
bk0: 3664a 764432i bk1: 3648a 764679i bk2: 3648a 765460i bk3: 3676a 765510i bk4: 3712a 765358i bk5: 3712a 765248i bk6: 3624a 767539i bk7: 3632a 767307i bk8: 3704a 765208i bk9: 3696a 765361i bk10: 3684a 764472i bk11: 3732a 765650i bk12: 3712a 766871i bk13: 3716a 764841i bk14: 3664a 763951i bk15: 3700a 763448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949767
Row_Buffer_Locality_read = 0.948781
Row_Buffer_Locality_write = 0.950426
Bank_Level_Parallism = 2.617532
Bank_Level_Parallism_Col = 2.300771
Bank_Level_Parallism_Ready = 1.356371
write_to_read_ratio_blp_rw_average = 0.572307
GrpLevelPara = 1.907866 

BW Util details:
bwutil = 0.202460 
total_CMD = 804011 
util_bw = 162780 
Wasted_Col = 115307 
Wasted_Row = 14531 
Idle = 511393 

BW Util Bottlenecks: 
RCDc_limit = 18988 
RCDWRc_limit = 20573 
WTRc_limit = 50255 
RTWc_limit = 82156 
CCDLc_limit = 78603 
rwq = 0 
CCDLc_limit_alone = 66451 
WTRc_limit_alone = 43763 
RTWc_limit_alone = 76496 

Commands details: 
total_CMD = 804011 
n_nop = 633454 
Read = 58924 
Write = 82944 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 7389 
n_pre = 7373 
n_ref = 0 
n_req = 147096 
total_req = 162780 

Dual Bus Interface Util: 
issued_total_row = 14762 
issued_total_col = 162780 
Row_Bus_Util =  0.018360 
CoL_Bus_Util = 0.202460 
Either_Row_CoL_Bus_Util = 0.212133 
Issued_on_Two_Bus_Simul_Util = 0.008688 
issued_two_Eff = 0.040954 
queue_avg = 4.920541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92054
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=634538 n_act=6456 n_pre=6440 n_ref_event=0 n_req=147194 n_rd=58989 n_rd_L2_A=0 n_write=82976 n_wr_bk=20913 bw_util=0.2026
n_activity=316884 dram_eff=0.514
bk0: 3664a 765597i bk1: 3640a 765655i bk2: 3656a 765308i bk3: 3672a 766277i bk4: 3712a 767012i bk5: 3712a 767695i bk6: 3648a 768610i bk7: 3632a 768086i bk8: 3720a 766459i bk9: 3704a 767914i bk10: 3688a 767463i bk11: 3736a 766947i bk12: 3724a 766598i bk13: 3740a 764890i bk14: 3641a 765502i bk15: 3700a 764523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956140
Row_Buffer_Locality_read = 0.949126
Row_Buffer_Locality_write = 0.960830
Bank_Level_Parallism = 2.598967
Bank_Level_Parallism_Col = 2.326837
Bank_Level_Parallism_Ready = 1.348076
write_to_read_ratio_blp_rw_average = 0.560619
GrpLevelPara = 1.904621 

BW Util details:
bwutil = 0.202582 
total_CMD = 804011 
util_bw = 162878 
Wasted_Col = 112326 
Wasted_Row = 12154 
Idle = 516653 

BW Util Bottlenecks: 
RCDc_limit = 18523 
RCDWRc_limit = 15938 
WTRc_limit = 53411 
RTWc_limit = 77869 
CCDLc_limit = 80521 
rwq = 0 
CCDLc_limit_alone = 67313 
WTRc_limit_alone = 45581 
RTWc_limit_alone = 72491 

Commands details: 
total_CMD = 804011 
n_nop = 634538 
Read = 58989 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20913 
n_act = 6456 
n_pre = 6440 
n_ref = 0 
n_req = 147194 
total_req = 162878 

Dual Bus Interface Util: 
issued_total_row = 12896 
issued_total_col = 162878 
Row_Bus_Util =  0.016040 
CoL_Bus_Util = 0.202582 
Either_Row_CoL_Bus_Util = 0.210784 
Issued_on_Two_Bus_Simul_Util = 0.007837 
issued_two_Eff = 0.037180 
queue_avg = 4.560558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.56056
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=634362 n_act=6551 n_pre=6535 n_ref_event=0 n_req=147210 n_rd=59028 n_rd_L2_A=0 n_write=82944 n_wr_bk=20952 bw_util=0.2026
n_activity=315951 dram_eff=0.5157
bk0: 3680a 766271i bk1: 3648a 764981i bk2: 3680a 765972i bk3: 3672a 766267i bk4: 3712a 766674i bk5: 3712a 767464i bk6: 3656a 768241i bk7: 3640a 769474i bk8: 3688a 765642i bk9: 3696a 766011i bk10: 3720a 766934i bk11: 3696a 766834i bk12: 3752a 766871i bk13: 3696a 765063i bk14: 3672a 765121i bk15: 3708a 763392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955499
Row_Buffer_Locality_read = 0.948109
Row_Buffer_Locality_write = 0.960445
Bank_Level_Parallism = 2.612236
Bank_Level_Parallism_Col = 2.340893
Bank_Level_Parallism_Ready = 1.349642
write_to_read_ratio_blp_rw_average = 0.554956
GrpLevelPara = 1.915342 

BW Util details:
bwutil = 0.202639 
total_CMD = 804011 
util_bw = 162924 
Wasted_Col = 111827 
Wasted_Row = 12426 
Idle = 516834 

BW Util Bottlenecks: 
RCDc_limit = 19241 
RCDWRc_limit = 15828 
WTRc_limit = 54995 
RTWc_limit = 76381 
CCDLc_limit = 79569 
rwq = 0 
CCDLc_limit_alone = 66540 
WTRc_limit_alone = 47280 
RTWc_limit_alone = 71067 

Commands details: 
total_CMD = 804011 
n_nop = 634362 
Read = 59028 
Write = 82944 
L2_Alloc = 0 
L2_WB = 20952 
n_act = 6551 
n_pre = 6535 
n_ref = 0 
n_req = 147210 
total_req = 162924 

Dual Bus Interface Util: 
issued_total_row = 13086 
issued_total_col = 162924 
Row_Bus_Util =  0.016276 
CoL_Bus_Util = 0.202639 
Either_Row_CoL_Bus_Util = 0.211003 
Issued_on_Two_Bus_Simul_Util = 0.007912 
issued_two_Eff = 0.037495 
queue_avg = 4.581970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.58197
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=632891 n_act=7656 n_pre=7640 n_ref_event=0 n_req=147224 n_rd=58981 n_rd_L2_A=0 n_write=83008 n_wr_bk=20937 bw_util=0.2026
n_activity=323123 dram_eff=0.5042
bk0: 3680a 762228i bk1: 3648a 763699i bk2: 3680a 765526i bk3: 3672a 765496i bk4: 3712a 763395i bk5: 3704a 764862i bk6: 3656a 766199i bk7: 3640a 763678i bk8: 3680a 764735i bk9: 3704a 765852i bk10: 3704a 765554i bk11: 3688a 764346i bk12: 3736a 766854i bk13: 3700a 765411i bk14: 3668a 764018i bk15: 3709a 762090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.947998
Row_Buffer_Locality_read = 0.943507
Row_Buffer_Locality_write = 0.950999
Bank_Level_Parallism = 2.620118
Bank_Level_Parallism_Col = 2.309702
Bank_Level_Parallism_Ready = 1.350239
write_to_read_ratio_blp_rw_average = 0.571416
GrpLevelPara = 1.900985 

BW Util details:
bwutil = 0.202642 
total_CMD = 804011 
util_bw = 162926 
Wasted_Col = 117559 
Wasted_Row = 16241 
Idle = 507285 

BW Util Bottlenecks: 
RCDc_limit = 22347 
RCDWRc_limit = 20243 
WTRc_limit = 48127 
RTWc_limit = 85480 
CCDLc_limit = 79571 
rwq = 0 
CCDLc_limit_alone = 66766 
WTRc_limit_alone = 41693 
RTWc_limit_alone = 79109 

Commands details: 
total_CMD = 804011 
n_nop = 632891 
Read = 58981 
Write = 83008 
L2_Alloc = 0 
L2_WB = 20937 
n_act = 7656 
n_pre = 7640 
n_ref = 0 
n_req = 147224 
total_req = 162926 

Dual Bus Interface Util: 
issued_total_row = 15296 
issued_total_col = 162926 
Row_Bus_Util =  0.019025 
CoL_Bus_Util = 0.202642 
Either_Row_CoL_Bus_Util = 0.212833 
Issued_on_Two_Bus_Simul_Util = 0.008833 
issued_two_Eff = 0.041503 
queue_avg = 4.789103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.7891
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633326 n_act=7520 n_pre=7504 n_ref_event=0 n_req=147216 n_rd=59004 n_rd_L2_A=0 n_write=82976 n_wr_bk=20944 bw_util=0.2026
n_activity=316821 dram_eff=0.5142
bk0: 3680a 760967i bk1: 3640a 763601i bk2: 3672a 763474i bk3: 3688a 765208i bk4: 3696a 762568i bk5: 3704a 763549i bk6: 3664a 765384i bk7: 3648a 764935i bk8: 3680a 765221i bk9: 3696a 765936i bk10: 3696a 764365i bk11: 3696a 765308i bk12: 3736a 765157i bk13: 3712a 762789i bk14: 3684a 764027i bk15: 3712a 763878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948919
Row_Buffer_Locality_read = 0.945156
Row_Buffer_Locality_write = 0.951435
Bank_Level_Parallism = 2.698172
Bank_Level_Parallism_Col = 2.355271
Bank_Level_Parallism_Ready = 1.350691
write_to_read_ratio_blp_rw_average = 0.571294
GrpLevelPara = 1.929047 

BW Util details:
bwutil = 0.202639 
total_CMD = 804011 
util_bw = 162924 
Wasted_Col = 114783 
Wasted_Row = 13240 
Idle = 513064 

BW Util Bottlenecks: 
RCDc_limit = 20334 
RCDWRc_limit = 20179 
WTRc_limit = 51939 
RTWc_limit = 86503 
CCDLc_limit = 79362 
rwq = 0 
CCDLc_limit_alone = 66342 
WTRc_limit_alone = 44877 
RTWc_limit_alone = 80545 

Commands details: 
total_CMD = 804011 
n_nop = 633326 
Read = 59004 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20944 
n_act = 7520 
n_pre = 7504 
n_ref = 0 
n_req = 147216 
total_req = 162924 

Dual Bus Interface Util: 
issued_total_row = 15024 
issued_total_col = 162924 
Row_Bus_Util =  0.018686 
CoL_Bus_Util = 0.202639 
Either_Row_CoL_Bus_Util = 0.212292 
Issued_on_Two_Bus_Simul_Util = 0.009033 
issued_two_Eff = 0.042552 
queue_avg = 4.931509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.93151
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633627 n_act=7313 n_pre=7297 n_ref_event=0 n_req=147176 n_rd=58993 n_rd_L2_A=0 n_write=82944 n_wr_bk=20953 bw_util=0.2026
n_activity=319186 dram_eff=0.5103
bk0: 3680a 762914i bk1: 3640a 763117i bk2: 3664a 764363i bk3: 3688a 765255i bk4: 3696a 761878i bk5: 3704a 764041i bk6: 3656a 766102i bk7: 3648a 766859i bk8: 3680a 765980i bk9: 3688a 765189i bk10: 3704a 765457i bk11: 3696a 764578i bk12: 3736a 767368i bk13: 3720a 764161i bk14: 3681a 765302i bk15: 3712a 764245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950311
Row_Buffer_Locality_read = 0.947248
Row_Buffer_Locality_write = 0.952360
Bank_Level_Parallism = 2.653690
Bank_Level_Parallism_Col = 2.330155
Bank_Level_Parallism_Ready = 1.354233
write_to_read_ratio_blp_rw_average = 0.568471
GrpLevelPara = 1.919020 

BW Util details:
bwutil = 0.202597 
total_CMD = 804011 
util_bw = 162890 
Wasted_Col = 115676 
Wasted_Row = 13308 
Idle = 512137 

BW Util Bottlenecks: 
RCDc_limit = 19652 
RCDWRc_limit = 19790 
WTRc_limit = 51862 
RTWc_limit = 84938 
CCDLc_limit = 79528 
rwq = 0 
CCDLc_limit_alone = 66767 
WTRc_limit_alone = 44693 
RTWc_limit_alone = 79346 

Commands details: 
total_CMD = 804011 
n_nop = 633627 
Read = 58993 
Write = 82944 
L2_Alloc = 0 
L2_WB = 20953 
n_act = 7313 
n_pre = 7297 
n_ref = 0 
n_req = 147176 
total_req = 162890 

Dual Bus Interface Util: 
issued_total_row = 14610 
issued_total_col = 162890 
Row_Bus_Util =  0.018171 
CoL_Bus_Util = 0.202597 
Either_Row_CoL_Bus_Util = 0.211918 
Issued_on_Two_Bus_Simul_Util = 0.008851 
issued_two_Eff = 0.041764 
queue_avg = 4.928377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92838
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633489 n_act=7220 n_pre=7204 n_ref_event=0 n_req=147320 n_rd=59108 n_rd_L2_A=0 n_write=82976 n_wr_bk=20944 bw_util=0.2028
n_activity=317001 dram_eff=0.5143
bk0: 3680a 766246i bk1: 3656a 763514i bk2: 3676a 765223i bk3: 3680a 764297i bk4: 3712a 763635i bk5: 3704a 765099i bk6: 3656a 766172i bk7: 3648a 766266i bk8: 3680a 764783i bk9: 3704a 764216i bk10: 3728a 767833i bk11: 3728a 764978i bk12: 3728a 766814i bk13: 3736a 765140i bk14: 3688a 765431i bk15: 3704a 763298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950991
Row_Buffer_Locality_read = 0.948687
Row_Buffer_Locality_write = 0.952535
Bank_Level_Parallism = 2.637380
Bank_Level_Parallism_Col = 2.316784
Bank_Level_Parallism_Ready = 1.338126
write_to_read_ratio_blp_rw_average = 0.570281
GrpLevelPara = 1.919681 

BW Util details:
bwutil = 0.202768 
total_CMD = 804011 
util_bw = 163028 
Wasted_Col = 115381 
Wasted_Row = 12998 
Idle = 512604 

BW Util Bottlenecks: 
RCDc_limit = 19261 
RCDWRc_limit = 19797 
WTRc_limit = 51022 
RTWc_limit = 85144 
CCDLc_limit = 79031 
rwq = 0 
CCDLc_limit_alone = 66175 
WTRc_limit_alone = 44258 
RTWc_limit_alone = 79052 

Commands details: 
total_CMD = 804011 
n_nop = 633489 
Read = 59108 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20944 
n_act = 7220 
n_pre = 7204 
n_ref = 0 
n_req = 147320 
total_req = 163028 

Dual Bus Interface Util: 
issued_total_row = 14424 
issued_total_col = 163028 
Row_Bus_Util =  0.017940 
CoL_Bus_Util = 0.202768 
Either_Row_CoL_Bus_Util = 0.212089 
Issued_on_Two_Bus_Simul_Util = 0.008619 
issued_two_Eff = 0.040640 
queue_avg = 5.006575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00657
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633509 n_act=7205 n_pre=7189 n_ref_event=0 n_req=147304 n_rd=59092 n_rd_L2_A=0 n_write=82976 n_wr_bk=20944 bw_util=0.2027
n_activity=321147 dram_eff=0.5076
bk0: 3680a 765562i bk1: 3656a 763336i bk2: 3680a 765679i bk3: 3676a 764696i bk4: 3712a 764639i bk5: 3704a 764702i bk6: 3648a 766387i bk7: 3648a 766339i bk8: 3672a 764353i bk9: 3704a 763831i bk10: 3728a 765771i bk11: 3728a 766224i bk12: 3728a 767789i bk13: 3736a 764807i bk14: 3688a 764088i bk15: 3704a 763608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.951088
Row_Buffer_Locality_read = 0.948622
Row_Buffer_Locality_write = 0.952739
Bank_Level_Parallism = 2.621810
Bank_Level_Parallism_Col = 2.313311
Bank_Level_Parallism_Ready = 1.342423
write_to_read_ratio_blp_rw_average = 0.568490
GrpLevelPara = 1.920457 

BW Util details:
bwutil = 0.202748 
total_CMD = 804011 
util_bw = 163012 
Wasted_Col = 116799 
Wasted_Row = 13753 
Idle = 510447 

BW Util Bottlenecks: 
RCDc_limit = 19380 
RCDWRc_limit = 19337 
WTRc_limit = 50842 
RTWc_limit = 87589 
CCDLc_limit = 78223 
rwq = 0 
CCDLc_limit_alone = 65811 
WTRc_limit_alone = 44192 
RTWc_limit_alone = 81827 

Commands details: 
total_CMD = 804011 
n_nop = 633509 
Read = 59092 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20944 
n_act = 7205 
n_pre = 7189 
n_ref = 0 
n_req = 147304 
total_req = 163012 

Dual Bus Interface Util: 
issued_total_row = 14394 
issued_total_col = 163012 
Row_Bus_Util =  0.017903 
CoL_Bus_Util = 0.202748 
Either_Row_CoL_Bus_Util = 0.212064 
Issued_on_Two_Bus_Simul_Util = 0.008587 
issued_two_Eff = 0.040492 
queue_avg = 4.992108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.99211
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633463 n_act=7326 n_pre=7310 n_ref_event=0 n_req=147318 n_rd=59105 n_rd_L2_A=0 n_write=82976 n_wr_bk=20945 bw_util=0.2028
n_activity=318740 dram_eff=0.5115
bk0: 3688a 766017i bk1: 3644a 762550i bk2: 3688a 766422i bk3: 3680a 764794i bk4: 3712a 763598i bk5: 3712a 763982i bk6: 3648a 766770i bk7: 3648a 765635i bk8: 3688a 766498i bk9: 3696a 764966i bk10: 3704a 765571i bk11: 3720a 764817i bk12: 3757a 767234i bk13: 3712a 764433i bk14: 3704a 765214i bk15: 3704a 760558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950271
Row_Buffer_Locality_read = 0.948059
Row_Buffer_Locality_write = 0.951753
Bank_Level_Parallism = 2.653422
Bank_Level_Parallism_Col = 2.335311
Bank_Level_Parallism_Ready = 1.354397
write_to_read_ratio_blp_rw_average = 0.574583
GrpLevelPara = 1.929345 

BW Util details:
bwutil = 0.202766 
total_CMD = 804011 
util_bw = 163026 
Wasted_Col = 114124 
Wasted_Row = 13959 
Idle = 512902 

BW Util Bottlenecks: 
RCDc_limit = 19571 
RCDWRc_limit = 19759 
WTRc_limit = 50729 
RTWc_limit = 86956 
CCDLc_limit = 77857 
rwq = 0 
CCDLc_limit_alone = 65148 
WTRc_limit_alone = 43963 
RTWc_limit_alone = 81013 

Commands details: 
total_CMD = 804011 
n_nop = 633463 
Read = 59105 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20945 
n_act = 7326 
n_pre = 7310 
n_ref = 0 
n_req = 147318 
total_req = 163026 

Dual Bus Interface Util: 
issued_total_row = 14636 
issued_total_col = 163026 
Row_Bus_Util =  0.018204 
CoL_Bus_Util = 0.202766 
Either_Row_CoL_Bus_Util = 0.212121 
Issued_on_Two_Bus_Simul_Util = 0.008848 
issued_two_Eff = 0.041713 
queue_avg = 4.850173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.85017
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633470 n_act=7343 n_pre=7327 n_ref_event=0 n_req=147264 n_rd=59052 n_rd_L2_A=0 n_write=82976 n_wr_bk=20944 bw_util=0.2027
n_activity=319714 dram_eff=0.5097
bk0: 3688a 765198i bk1: 3644a 761438i bk2: 3680a 764997i bk3: 3680a 765956i bk4: 3704a 763168i bk5: 3712a 764179i bk6: 3648a 767017i bk7: 3648a 765251i bk8: 3680a 767826i bk9: 3688a 766304i bk10: 3704a 764743i bk11: 3712a 762625i bk12: 3752a 766273i bk13: 3712a 764264i bk14: 3696a 764886i bk15: 3704a 762050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950137
Row_Buffer_Locality_read = 0.947538
Row_Buffer_Locality_write = 0.951877
Bank_Level_Parallism = 2.662777
Bank_Level_Parallism_Col = 2.344985
Bank_Level_Parallism_Ready = 1.364314
write_to_read_ratio_blp_rw_average = 0.572820
GrpLevelPara = 1.940428 

BW Util details:
bwutil = 0.202699 
total_CMD = 804011 
util_bw = 162972 
Wasted_Col = 114300 
Wasted_Row = 13877 
Idle = 512862 

BW Util Bottlenecks: 
RCDc_limit = 19923 
RCDWRc_limit = 19701 
WTRc_limit = 49972 
RTWc_limit = 87554 
CCDLc_limit = 76759 
rwq = 0 
CCDLc_limit_alone = 64544 
WTRc_limit_alone = 43644 
RTWc_limit_alone = 81667 

Commands details: 
total_CMD = 804011 
n_nop = 633470 
Read = 59052 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20944 
n_act = 7343 
n_pre = 7327 
n_ref = 0 
n_req = 147264 
total_req = 162972 

Dual Bus Interface Util: 
issued_total_row = 14670 
issued_total_col = 162972 
Row_Bus_Util =  0.018246 
CoL_Bus_Util = 0.202699 
Either_Row_CoL_Bus_Util = 0.212113 
Issued_on_Two_Bus_Simul_Util = 0.008832 
issued_two_Eff = 0.041638 
queue_avg = 4.783031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.78303
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=632891 n_act=7642 n_pre=7626 n_ref_event=0 n_req=147212 n_rd=59029 n_rd_L2_A=0 n_write=82944 n_wr_bk=20950 bw_util=0.2026
n_activity=325339 dram_eff=0.5008
bk0: 3688a 764620i bk1: 3644a 764480i bk2: 3688a 764666i bk3: 3664a 765039i bk4: 3704a 764382i bk5: 3712a 763790i bk6: 3640a 766935i bk7: 3648a 764726i bk8: 3680a 766583i bk9: 3704a 766195i bk10: 3704a 764340i bk11: 3712a 762655i bk12: 3752a 768041i bk13: 3704a 764272i bk14: 3680a 766125i bk15: 3705a 763151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948088
Row_Buffer_Locality_read = 0.942520
Row_Buffer_Locality_write = 0.951816
Bank_Level_Parallism = 2.582303
Bank_Level_Parallism_Col = 2.289720
Bank_Level_Parallism_Ready = 1.343997
write_to_read_ratio_blp_rw_average = 0.567303
GrpLevelPara = 1.911951 

BW Util details:
bwutil = 0.202638 
total_CMD = 804011 
util_bw = 162923 
Wasted_Col = 118216 
Wasted_Row = 17582 
Idle = 505290 

BW Util Bottlenecks: 
RCDc_limit = 23021 
RCDWRc_limit = 19981 
WTRc_limit = 48582 
RTWc_limit = 84492 
CCDLc_limit = 77180 
rwq = 0 
CCDLc_limit_alone = 64888 
WTRc_limit_alone = 42108 
RTWc_limit_alone = 78674 

Commands details: 
total_CMD = 804011 
n_nop = 632891 
Read = 59029 
Write = 82944 
L2_Alloc = 0 
L2_WB = 20950 
n_act = 7642 
n_pre = 7626 
n_ref = 0 
n_req = 147212 
total_req = 162923 

Dual Bus Interface Util: 
issued_total_row = 15268 
issued_total_col = 162923 
Row_Bus_Util =  0.018990 
CoL_Bus_Util = 0.202638 
Either_Row_CoL_Bus_Util = 0.212833 
Issued_on_Two_Bus_Simul_Util = 0.008795 
issued_two_Eff = 0.041322 
queue_avg = 4.777422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.77742
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633060 n_act=7599 n_pre=7583 n_ref_event=0 n_req=147158 n_rd=59008 n_rd_L2_A=0 n_write=82912 n_wr_bk=20952 bw_util=0.2026
n_activity=325262 dram_eff=0.5007
bk0: 3688a 762827i bk1: 3644a 764623i bk2: 3688a 764130i bk3: 3660a 763823i bk4: 3708a 764511i bk5: 3704a 763667i bk6: 3640a 767722i bk7: 3648a 763788i bk8: 3676a 767017i bk9: 3704a 765739i bk10: 3708a 765069i bk11: 3712a 763899i bk12: 3744a 767594i bk13: 3700a 765062i bk14: 3680a 763941i bk15: 3704a 762672i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948362
Row_Buffer_Locality_read = 0.942499
Row_Buffer_Locality_write = 0.952286
Bank_Level_Parallism = 2.596256
Bank_Level_Parallism_Col = 2.300545
Bank_Level_Parallism_Ready = 1.344412
write_to_read_ratio_blp_rw_average = 0.558492
GrpLevelPara = 1.911588 

BW Util details:
bwutil = 0.202574 
total_CMD = 804011 
util_bw = 162872 
Wasted_Col = 118820 
Wasted_Row = 16911 
Idle = 505408 

BW Util Bottlenecks: 
RCDc_limit = 22720 
RCDWRc_limit = 19722 
WTRc_limit = 51839 
RTWc_limit = 82379 
CCDLc_limit = 78393 
rwq = 0 
CCDLc_limit_alone = 66136 
WTRc_limit_alone = 45193 
RTWc_limit_alone = 76768 

Commands details: 
total_CMD = 804011 
n_nop = 633060 
Read = 59008 
Write = 82912 
L2_Alloc = 0 
L2_WB = 20952 
n_act = 7599 
n_pre = 7583 
n_ref = 0 
n_req = 147158 
total_req = 162872 

Dual Bus Interface Util: 
issued_total_row = 15182 
issued_total_col = 162872 
Row_Bus_Util =  0.018883 
CoL_Bus_Util = 0.202574 
Either_Row_CoL_Bus_Util = 0.212623 
Issued_on_Two_Bus_Simul_Util = 0.008834 
issued_two_Eff = 0.041550 
queue_avg = 5.024478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.02448
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=634187 n_act=6635 n_pre=6619 n_ref_event=0 n_req=147242 n_rd=59061 n_rd_L2_A=0 n_write=82944 n_wr_bk=20945 bw_util=0.2027
n_activity=319460 dram_eff=0.5101
bk0: 3656a 764794i bk1: 3656a 766225i bk2: 3664a 766943i bk3: 3672a 766860i bk4: 3712a 766412i bk5: 3704a 767401i bk6: 3648a 768081i bk7: 3656a 765501i bk8: 3676a 768752i bk9: 3688a 768018i bk10: 3744a 768116i bk11: 3752a 766071i bk12: 3712a 768243i bk13: 3728a 765611i bk14: 3673a 765814i bk15: 3720a 766105i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954938
Row_Buffer_Locality_read = 0.947207
Row_Buffer_Locality_write = 0.960116
Bank_Level_Parallism = 2.547962
Bank_Level_Parallism_Col = 2.278394
Bank_Level_Parallism_Ready = 1.305315
write_to_read_ratio_blp_rw_average = 0.551799
GrpLevelPara = 1.887699 

BW Util details:
bwutil = 0.202671 
total_CMD = 804011 
util_bw = 162950 
Wasted_Col = 114683 
Wasted_Row = 13765 
Idle = 512613 

BW Util Bottlenecks: 
RCDc_limit = 19949 
RCDWRc_limit = 16535 
WTRc_limit = 56224 
RTWc_limit = 70847 
CCDLc_limit = 83806 
rwq = 0 
CCDLc_limit_alone = 69923 
WTRc_limit_alone = 47761 
RTWc_limit_alone = 65427 

Commands details: 
total_CMD = 804011 
n_nop = 634187 
Read = 59061 
Write = 82944 
L2_Alloc = 0 
L2_WB = 20945 
n_act = 6635 
n_pre = 6619 
n_ref = 0 
n_req = 147242 
total_req = 162950 

Dual Bus Interface Util: 
issued_total_row = 13254 
issued_total_col = 162950 
Row_Bus_Util =  0.016485 
CoL_Bus_Util = 0.202671 
Either_Row_CoL_Bus_Util = 0.211221 
Issued_on_Two_Bus_Simul_Util = 0.007935 
issued_two_Eff = 0.037568 
queue_avg = 5.132731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.13273
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=634490 n_act=6534 n_pre=6518 n_ref_event=0 n_req=147240 n_rd=59060 n_rd_L2_A=0 n_write=82944 n_wr_bk=20944 bw_util=0.2027
n_activity=317626 dram_eff=0.513
bk0: 3656a 766578i bk1: 3656a 765493i bk2: 3664a 766303i bk3: 3664a 765734i bk4: 3712a 766666i bk5: 3704a 767240i bk6: 3648a 766510i bk7: 3664a 766659i bk8: 3680a 767932i bk9: 3688a 766489i bk10: 3744a 768115i bk11: 3752a 767347i bk12: 3716a 767822i bk13: 3720a 765305i bk14: 3672a 767337i bk15: 3720a 765832i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955623
Row_Buffer_Locality_read = 0.949170
Row_Buffer_Locality_write = 0.959946
Bank_Level_Parallism = 2.568263
Bank_Level_Parallism_Col = 2.285194
Bank_Level_Parallism_Ready = 1.308687
write_to_read_ratio_blp_rw_average = 0.552168
GrpLevelPara = 1.889577 

BW Util details:
bwutil = 0.202669 
total_CMD = 804011 
util_bw = 162948 
Wasted_Col = 114794 
Wasted_Row = 11969 
Idle = 514300 

BW Util Bottlenecks: 
RCDc_limit = 18902 
RCDWRc_limit = 16670 
WTRc_limit = 57627 
RTWc_limit = 70960 
CCDLc_limit = 84339 
rwq = 0 
CCDLc_limit_alone = 70853 
WTRc_limit_alone = 49357 
RTWc_limit_alone = 65744 

Commands details: 
total_CMD = 804011 
n_nop = 634490 
Read = 59060 
Write = 82944 
L2_Alloc = 0 
L2_WB = 20944 
n_act = 6534 
n_pre = 6518 
n_ref = 0 
n_req = 147240 
total_req = 162948 

Dual Bus Interface Util: 
issued_total_row = 13052 
issued_total_col = 162948 
Row_Bus_Util =  0.016234 
CoL_Bus_Util = 0.202669 
Either_Row_CoL_Bus_Util = 0.210844 
Issued_on_Two_Bus_Simul_Util = 0.008058 
issued_two_Eff = 0.038219 
queue_avg = 5.145787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.14579
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633565 n_act=7300 n_pre=7284 n_ref_event=0 n_req=147232 n_rd=59021 n_rd_L2_A=0 n_write=82976 n_wr_bk=20937 bw_util=0.2027
n_activity=316875 dram_eff=0.5142
bk0: 3664a 763738i bk1: 3648a 764293i bk2: 3668a 765720i bk3: 3688a 766126i bk4: 3712a 766218i bk5: 3704a 763317i bk6: 3648a 767606i bk7: 3656a 766375i bk8: 3672a 767524i bk9: 3704a 765168i bk10: 3728a 766262i bk11: 3736a 764325i bk12: 3712a 764853i bk13: 3704a 764622i bk14: 3672a 766295i bk15: 3705a 763482i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950418
Row_Buffer_Locality_read = 0.948408
Row_Buffer_Locality_write = 0.951763
Bank_Level_Parallism = 2.644707
Bank_Level_Parallism_Col = 2.321953
Bank_Level_Parallism_Ready = 1.349657
write_to_read_ratio_blp_rw_average = 0.574136
GrpLevelPara = 1.924137 

BW Util details:
bwutil = 0.202651 
total_CMD = 804011 
util_bw = 162934 
Wasted_Col = 112700 
Wasted_Row = 13806 
Idle = 514571 

BW Util Bottlenecks: 
RCDc_limit = 19061 
RCDWRc_limit = 19906 
WTRc_limit = 48779 
RTWc_limit = 83451 
CCDLc_limit = 76679 
rwq = 0 
CCDLc_limit_alone = 64449 
WTRc_limit_alone = 42037 
RTWc_limit_alone = 77963 

Commands details: 
total_CMD = 804011 
n_nop = 633565 
Read = 59021 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20937 
n_act = 7300 
n_pre = 7284 
n_ref = 0 
n_req = 147232 
total_req = 162934 

Dual Bus Interface Util: 
issued_total_row = 14584 
issued_total_col = 162934 
Row_Bus_Util =  0.018139 
CoL_Bus_Util = 0.202651 
Either_Row_CoL_Bus_Util = 0.211995 
Issued_on_Two_Bus_Simul_Util = 0.008796 
issued_two_Eff = 0.041491 
queue_avg = 4.789587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.78959
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633675 n_act=7296 n_pre=7280 n_ref_event=0 n_req=147210 n_rd=59000 n_rd_L2_A=0 n_write=82976 n_wr_bk=20936 bw_util=0.2026
n_activity=318917 dram_eff=0.5108
bk0: 3664a 765780i bk1: 3640a 764305i bk2: 3672a 765191i bk3: 3688a 766366i bk4: 3712a 765962i bk5: 3704a 763236i bk6: 3648a 767356i bk7: 3656a 767133i bk8: 3664a 766221i bk9: 3696a 765937i bk10: 3720a 767754i bk11: 3736a 763793i bk12: 3712a 764488i bk13: 3704a 763088i bk14: 3672a 764843i bk15: 3712a 762865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950438
Row_Buffer_Locality_read = 0.948949
Row_Buffer_Locality_write = 0.951434
Bank_Level_Parallism = 2.636380
Bank_Level_Parallism_Col = 2.318350
Bank_Level_Parallism_Ready = 1.345469
write_to_read_ratio_blp_rw_average = 0.569963
GrpLevelPara = 1.920868 

BW Util details:
bwutil = 0.202624 
total_CMD = 804011 
util_bw = 162912 
Wasted_Col = 113776 
Wasted_Row = 14267 
Idle = 513056 

BW Util Bottlenecks: 
RCDc_limit = 18615 
RCDWRc_limit = 20006 
WTRc_limit = 49688 
RTWc_limit = 82500 
CCDLc_limit = 78181 
rwq = 0 
CCDLc_limit_alone = 65577 
WTRc_limit_alone = 42849 
RTWc_limit_alone = 76735 

Commands details: 
total_CMD = 804011 
n_nop = 633675 
Read = 59000 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20936 
n_act = 7296 
n_pre = 7280 
n_ref = 0 
n_req = 147210 
total_req = 162912 

Dual Bus Interface Util: 
issued_total_row = 14576 
issued_total_col = 162912 
Row_Bus_Util =  0.018129 
CoL_Bus_Util = 0.202624 
Either_Row_CoL_Bus_Util = 0.211858 
Issued_on_Two_Bus_Simul_Util = 0.008895 
issued_two_Eff = 0.041988 
queue_avg = 5.027255 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.02725
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633328 n_act=7365 n_pre=7349 n_ref_event=0 n_req=147360 n_rd=59149 n_rd_L2_A=0 n_write=82976 n_wr_bk=20937 bw_util=0.2028
n_activity=318988 dram_eff=0.5112
bk0: 3680a 763219i bk1: 3648a 763843i bk2: 3680a 764306i bk3: 3692a 766381i bk4: 3712a 763766i bk5: 3704a 764585i bk6: 3648a 767294i bk7: 3664a 765729i bk8: 3672a 766715i bk9: 3688a 764646i bk10: 3776a 766826i bk11: 3772a 764228i bk12: 3712a 764020i bk13: 3721a 764242i bk14: 3664a 766023i bk15: 3716a 762429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950020
Row_Buffer_Locality_read = 0.948621
Row_Buffer_Locality_write = 0.950958
Bank_Level_Parallism = 2.648505
Bank_Level_Parallism_Col = 2.325440
Bank_Level_Parallism_Ready = 1.355258
write_to_read_ratio_blp_rw_average = 0.572248
GrpLevelPara = 1.923820 

BW Util details:
bwutil = 0.202811 
total_CMD = 804011 
util_bw = 163062 
Wasted_Col = 115072 
Wasted_Row = 13836 
Idle = 512041 

BW Util Bottlenecks: 
RCDc_limit = 18946 
RCDWRc_limit = 20503 
WTRc_limit = 50084 
RTWc_limit = 85472 
CCDLc_limit = 79605 
rwq = 0 
CCDLc_limit_alone = 66696 
WTRc_limit_alone = 43384 
RTWc_limit_alone = 79263 

Commands details: 
total_CMD = 804011 
n_nop = 633328 
Read = 59149 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20937 
n_act = 7365 
n_pre = 7349 
n_ref = 0 
n_req = 147360 
total_req = 163062 

Dual Bus Interface Util: 
issued_total_row = 14714 
issued_total_col = 163062 
Row_Bus_Util =  0.018301 
CoL_Bus_Util = 0.202811 
Either_Row_CoL_Bus_Util = 0.212289 
Issued_on_Two_Bus_Simul_Util = 0.008822 
issued_two_Eff = 0.041557 
queue_avg = 4.887223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.88722
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=634177 n_act=6576 n_pre=6560 n_ref_event=0 n_req=147404 n_rd=59224 n_rd_L2_A=0 n_write=82944 n_wr_bk=20944 bw_util=0.2029
n_activity=315308 dram_eff=0.5173
bk0: 3656a 765017i bk1: 3640a 766743i bk2: 3688a 766355i bk3: 3672a 766598i bk4: 3712a 767491i bk5: 3712a 765273i bk6: 3640a 768713i bk7: 3656a 768112i bk8: 3696a 767158i bk9: 3716a 766949i bk10: 3784a 766948i bk11: 3764a 763891i bk12: 3736a 766576i bk13: 3728a 766949i bk14: 3696a 765323i bk15: 3728a 763836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955388
Row_Buffer_Locality_read = 0.948940
Row_Buffer_Locality_write = 0.959719
Bank_Level_Parallism = 2.606982
Bank_Level_Parallism_Col = 2.324658
Bank_Level_Parallism_Ready = 1.341324
write_to_read_ratio_blp_rw_average = 0.558481
GrpLevelPara = 1.902085 

BW Util details:
bwutil = 0.202873 
total_CMD = 804011 
util_bw = 163112 
Wasted_Col = 112646 
Wasted_Row = 11796 
Idle = 516457 

BW Util Bottlenecks: 
RCDc_limit = 18724 
RCDWRc_limit = 16258 
WTRc_limit = 53981 
RTWc_limit = 76725 
CCDLc_limit = 82181 
rwq = 0 
CCDLc_limit_alone = 69067 
WTRc_limit_alone = 46135 
RTWc_limit_alone = 71457 

Commands details: 
total_CMD = 804011 
n_nop = 634177 
Read = 59224 
Write = 82944 
L2_Alloc = 0 
L2_WB = 20944 
n_act = 6576 
n_pre = 6560 
n_ref = 0 
n_req = 147404 
total_req = 163112 

Dual Bus Interface Util: 
issued_total_row = 13136 
issued_total_col = 163112 
Row_Bus_Util =  0.016338 
CoL_Bus_Util = 0.202873 
Either_Row_CoL_Bus_Util = 0.211233 
Issued_on_Two_Bus_Simul_Util = 0.007978 
issued_two_Eff = 0.037766 
queue_avg = 4.627248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.62725
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=634317 n_act=6655 n_pre=6639 n_ref_event=0 n_req=147206 n_rd=59025 n_rd_L2_A=0 n_write=82944 n_wr_bk=20945 bw_util=0.2026
n_activity=317464 dram_eff=0.5132
bk0: 3648a 765127i bk1: 3640a 765458i bk2: 3688a 766139i bk3: 3656a 767780i bk4: 3712a 765859i bk5: 3704a 764981i bk6: 3632a 767468i bk7: 3640a 768086i bk8: 3696a 766412i bk9: 3704a 766419i bk10: 3744a 766578i bk11: 3696a 767260i bk12: 3728a 767607i bk13: 3728a 766265i bk14: 3697a 765370i bk15: 3712a 762901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954791
Row_Buffer_Locality_read = 0.947582
Row_Buffer_Locality_write = 0.959617
Bank_Level_Parallism = 2.590811
Bank_Level_Parallism_Col = 2.316314
Bank_Level_Parallism_Ready = 1.343476
write_to_read_ratio_blp_rw_average = 0.562167
GrpLevelPara = 1.901729 

BW Util details:
bwutil = 0.202627 
total_CMD = 804011 
util_bw = 162914 
Wasted_Col = 114124 
Wasted_Row = 13092 
Idle = 513881 

BW Util Bottlenecks: 
RCDc_limit = 19901 
RCDWRc_limit = 16341 
WTRc_limit = 52707 
RTWc_limit = 78556 
CCDLc_limit = 81385 
rwq = 0 
CCDLc_limit_alone = 68535 
WTRc_limit_alone = 45362 
RTWc_limit_alone = 73051 

Commands details: 
total_CMD = 804011 
n_nop = 634317 
Read = 59025 
Write = 82944 
L2_Alloc = 0 
L2_WB = 20945 
n_act = 6655 
n_pre = 6639 
n_ref = 0 
n_req = 147206 
total_req = 162914 

Dual Bus Interface Util: 
issued_total_row = 13294 
issued_total_col = 162914 
Row_Bus_Util =  0.016535 
CoL_Bus_Util = 0.202627 
Either_Row_CoL_Bus_Util = 0.211059 
Issued_on_Two_Bus_Simul_Util = 0.008102 
issued_two_Eff = 0.038387 
queue_avg = 4.850487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.85049
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=632817 n_act=7832 n_pre=7816 n_ref_event=0 n_req=147224 n_rd=58984 n_rd_L2_A=0 n_write=83008 n_wr_bk=20928 bw_util=0.2026
n_activity=322728 dram_eff=0.5048
bk0: 3648a 765858i bk1: 3640a 763366i bk2: 3680a 765027i bk3: 3664a 764073i bk4: 3712a 764194i bk5: 3704a 763585i bk6: 3632a 765006i bk7: 3640a 764571i bk8: 3688a 765593i bk9: 3704a 763237i bk10: 3736a 766061i bk11: 3696a 762708i bk12: 3712a 765452i bk13: 3736a 761440i bk14: 3680a 763502i bk15: 3712a 760391i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946802
Row_Buffer_Locality_read = 0.942323
Row_Buffer_Locality_write = 0.949796
Bank_Level_Parallism = 2.653420
Bank_Level_Parallism_Col = 2.341264
Bank_Level_Parallism_Ready = 1.367769
write_to_read_ratio_blp_rw_average = 0.570270
GrpLevelPara = 1.930194 

BW Util details:
bwutil = 0.202634 
total_CMD = 804011 
util_bw = 162920 
Wasted_Col = 116990 
Wasted_Row = 16815 
Idle = 507286 

BW Util Bottlenecks: 
RCDc_limit = 22693 
RCDWRc_limit = 20310 
WTRc_limit = 48402 
RTWc_limit = 85940 
CCDLc_limit = 77313 
rwq = 0 
CCDLc_limit_alone = 65017 
WTRc_limit_alone = 42050 
RTWc_limit_alone = 79996 

Commands details: 
total_CMD = 804011 
n_nop = 632817 
Read = 58984 
Write = 83008 
L2_Alloc = 0 
L2_WB = 20928 
n_act = 7832 
n_pre = 7816 
n_ref = 0 
n_req = 147224 
total_req = 162920 

Dual Bus Interface Util: 
issued_total_row = 15648 
issued_total_col = 162920 
Row_Bus_Util =  0.019462 
CoL_Bus_Util = 0.202634 
Either_Row_CoL_Bus_Util = 0.212925 
Issued_on_Two_Bus_Simul_Util = 0.009172 
issued_two_Eff = 0.043074 
queue_avg = 4.813900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.8139
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633084 n_act=7646 n_pre=7630 n_ref_event=0 n_req=147316 n_rd=59077 n_rd_L2_A=0 n_write=83008 n_wr_bk=20921 bw_util=0.2027
n_activity=316486 dram_eff=0.515
bk0: 3640a 762542i bk1: 3640a 764215i bk2: 3680a 765498i bk3: 3664a 765006i bk4: 3712a 764870i bk5: 3704a 763826i bk6: 3616a 765393i bk7: 3636a 764649i bk8: 3680a 765624i bk9: 3744a 762508i bk10: 3744a 767033i bk11: 3736a 762702i bk12: 3736a 765390i bk13: 3744a 762627i bk14: 3688a 764231i bk15: 3713a 762089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948098
Row_Buffer_Locality_read = 0.945986
Row_Buffer_Locality_write = 0.949512
Bank_Level_Parallism = 2.682083
Bank_Level_Parallism_Col = 2.352659
Bank_Level_Parallism_Ready = 1.363937
write_to_read_ratio_blp_rw_average = 0.578011
GrpLevelPara = 1.950698 

BW Util details:
bwutil = 0.202741 
total_CMD = 804011 
util_bw = 163006 
Wasted_Col = 114263 
Wasted_Row = 14776 
Idle = 511966 

BW Util Bottlenecks: 
RCDc_limit = 19964 
RCDWRc_limit = 21017 
WTRc_limit = 49014 
RTWc_limit = 86715 
CCDLc_limit = 76215 
rwq = 0 
CCDLc_limit_alone = 64213 
WTRc_limit_alone = 42825 
RTWc_limit_alone = 80902 

Commands details: 
total_CMD = 804011 
n_nop = 633084 
Read = 59077 
Write = 83008 
L2_Alloc = 0 
L2_WB = 20921 
n_act = 7646 
n_pre = 7630 
n_ref = 0 
n_req = 147316 
total_req = 163006 

Dual Bus Interface Util: 
issued_total_row = 15276 
issued_total_col = 163006 
Row_Bus_Util =  0.019000 
CoL_Bus_Util = 0.202741 
Either_Row_CoL_Bus_Util = 0.212593 
Issued_on_Two_Bus_Simul_Util = 0.009148 
issued_two_Eff = 0.043030 
queue_avg = 4.856560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.85656
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633311 n_act=7420 n_pre=7404 n_ref_event=0 n_req=147282 n_rd=59044 n_rd_L2_A=0 n_write=83008 n_wr_bk=20920 bw_util=0.2027
n_activity=318689 dram_eff=0.5114
bk0: 3640a 763784i bk1: 3640a 764968i bk2: 3688a 766174i bk3: 3656a 766273i bk4: 3712a 765888i bk5: 3704a 763669i bk6: 3624a 767244i bk7: 3640a 765844i bk8: 3676a 766223i bk9: 3728a 764279i bk10: 3744a 765631i bk11: 3736a 763748i bk12: 3712a 766261i bk13: 3744a 762997i bk14: 3688a 763619i bk15: 3712a 762179i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949620
Row_Buffer_Locality_read = 0.947717
Row_Buffer_Locality_write = 0.950894
Bank_Level_Parallism = 2.642751
Bank_Level_Parallism_Col = 2.324281
Bank_Level_Parallism_Ready = 1.359160
write_to_read_ratio_blp_rw_average = 0.577861
GrpLevelPara = 1.924272 

BW Util details:
bwutil = 0.202699 
total_CMD = 804011 
util_bw = 162972 
Wasted_Col = 114861 
Wasted_Row = 14543 
Idle = 511635 

BW Util Bottlenecks: 
RCDc_limit = 19255 
RCDWRc_limit = 20349 
WTRc_limit = 47962 
RTWc_limit = 86137 
CCDLc_limit = 78571 
rwq = 0 
CCDLc_limit_alone = 66097 
WTRc_limit_alone = 41611 
RTWc_limit_alone = 80014 

Commands details: 
total_CMD = 804011 
n_nop = 633311 
Read = 59044 
Write = 83008 
L2_Alloc = 0 
L2_WB = 20920 
n_act = 7420 
n_pre = 7404 
n_ref = 0 
n_req = 147282 
total_req = 162972 

Dual Bus Interface Util: 
issued_total_row = 14824 
issued_total_col = 162972 
Row_Bus_Util =  0.018438 
CoL_Bus_Util = 0.202699 
Either_Row_CoL_Bus_Util = 0.212311 
Issued_on_Two_Bus_Simul_Util = 0.008826 
issued_two_Eff = 0.041570 
queue_avg = 4.800790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.80079
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633513 n_act=7311 n_pre=7295 n_ref_event=0 n_req=147234 n_rd=59007 n_rd_L2_A=0 n_write=82996 n_wr_bk=20921 bw_util=0.2026
n_activity=316481 dram_eff=0.5148
bk0: 3648a 764085i bk1: 3640a 765304i bk2: 3668a 766854i bk3: 3664a 766188i bk4: 3712a 765218i bk5: 3704a 764537i bk6: 3640a 766624i bk7: 3636a 765312i bk8: 3696a 766975i bk9: 3704a 765182i bk10: 3736a 766041i bk11: 3728a 763632i bk12: 3720a 766604i bk13: 3722a 764274i bk14: 3677a 763130i bk15: 3712a 763746i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950344
Row_Buffer_Locality_read = 0.948193
Row_Buffer_Locality_write = 0.951783
Bank_Level_Parallism = 2.637324
Bank_Level_Parallism_Col = 2.320305
Bank_Level_Parallism_Ready = 1.358646
write_to_read_ratio_blp_rw_average = 0.575367
GrpLevelPara = 1.920064 

BW Util details:
bwutil = 0.202639 
total_CMD = 804011 
util_bw = 162924 
Wasted_Col = 114213 
Wasted_Row = 13955 
Idle = 512919 

BW Util Bottlenecks: 
RCDc_limit = 19130 
RCDWRc_limit = 20113 
WTRc_limit = 49042 
RTWc_limit = 83232 
CCDLc_limit = 78186 
rwq = 0 
CCDLc_limit_alone = 66017 
WTRc_limit_alone = 42388 
RTWc_limit_alone = 77717 

Commands details: 
total_CMD = 804011 
n_nop = 633513 
Read = 59007 
Write = 82996 
L2_Alloc = 0 
L2_WB = 20921 
n_act = 7311 
n_pre = 7295 
n_ref = 0 
n_req = 147234 
total_req = 162924 

Dual Bus Interface Util: 
issued_total_row = 14606 
issued_total_col = 162924 
Row_Bus_Util =  0.018166 
CoL_Bus_Util = 0.202639 
Either_Row_CoL_Bus_Util = 0.212059 
Issued_on_Two_Bus_Simul_Util = 0.008746 
issued_two_Eff = 0.041244 
queue_avg = 4.843138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.84314
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633407 n_act=7379 n_pre=7363 n_ref_event=0 n_req=147196 n_rd=58988 n_rd_L2_A=0 n_write=82976 n_wr_bk=20928 bw_util=0.2026
n_activity=319149 dram_eff=0.5104
bk0: 3656a 764138i bk1: 3640a 765532i bk2: 3656a 766008i bk3: 3656a 764950i bk4: 3712a 766428i bk5: 3704a 765190i bk6: 3640a 765894i bk7: 3632a 767202i bk8: 3688a 766651i bk9: 3704a 765218i bk10: 3744a 766579i bk11: 3724a 765550i bk12: 3728a 767385i bk13: 3720a 763237i bk14: 3672a 763833i bk15: 3712a 762846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949870
Row_Buffer_Locality_read = 0.948193
Row_Buffer_Locality_write = 0.950991
Bank_Level_Parallism = 2.616540
Bank_Level_Parallism_Col = 2.299742
Bank_Level_Parallism_Ready = 1.357095
write_to_read_ratio_blp_rw_average = 0.574886
GrpLevelPara = 1.913669 

BW Util details:
bwutil = 0.202599 
total_CMD = 804011 
util_bw = 162892 
Wasted_Col = 115000 
Wasted_Row = 14376 
Idle = 511743 

BW Util Bottlenecks: 
RCDc_limit = 19096 
RCDWRc_limit = 20403 
WTRc_limit = 48788 
RTWc_limit = 82530 
CCDLc_limit = 78304 
rwq = 0 
CCDLc_limit_alone = 66353 
WTRc_limit_alone = 42405 
RTWc_limit_alone = 76962 

Commands details: 
total_CMD = 804011 
n_nop = 633407 
Read = 58988 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20928 
n_act = 7379 
n_pre = 7363 
n_ref = 0 
n_req = 147196 
total_req = 162892 

Dual Bus Interface Util: 
issued_total_row = 14742 
issued_total_col = 162892 
Row_Bus_Util =  0.018336 
CoL_Bus_Util = 0.202599 
Either_Row_CoL_Bus_Util = 0.212191 
Issued_on_Two_Bus_Simul_Util = 0.008744 
issued_two_Eff = 0.041207 
queue_avg = 4.732100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.7321
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633192 n_act=7490 n_pre=7474 n_ref_event=0 n_req=147242 n_rd=59064 n_rd_L2_A=0 n_write=82944 n_wr_bk=20936 bw_util=0.2027
n_activity=320132 dram_eff=0.509
bk0: 3648a 766528i bk1: 3632a 765457i bk2: 3680a 764633i bk3: 3648a 765739i bk4: 3712a 765702i bk5: 3704a 763248i bk6: 3632a 763623i bk7: 3640a 767133i bk8: 3696a 765303i bk9: 3736a 763855i bk10: 3752a 766304i bk11: 3728a 764160i bk12: 3736a 767952i bk13: 3744a 762504i bk14: 3680a 764829i bk15: 3696a 761313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949131
Row_Buffer_Locality_read = 0.946753
Row_Buffer_Locality_write = 0.950725
Bank_Level_Parallism = 2.632549
Bank_Level_Parallism_Col = 2.313760
Bank_Level_Parallism_Ready = 1.349427
write_to_read_ratio_blp_rw_average = 0.573638
GrpLevelPara = 1.912010 

BW Util details:
bwutil = 0.202664 
total_CMD = 804011 
util_bw = 162944 
Wasted_Col = 115969 
Wasted_Row = 14770 
Idle = 510328 

BW Util Bottlenecks: 
RCDc_limit = 20142 
RCDWRc_limit = 20566 
WTRc_limit = 49449 
RTWc_limit = 84605 
CCDLc_limit = 79498 
rwq = 0 
CCDLc_limit_alone = 67076 
WTRc_limit_alone = 42949 
RTWc_limit_alone = 78683 

Commands details: 
total_CMD = 804011 
n_nop = 633192 
Read = 59064 
Write = 82944 
L2_Alloc = 0 
L2_WB = 20936 
n_act = 7490 
n_pre = 7474 
n_ref = 0 
n_req = 147242 
total_req = 162944 

Dual Bus Interface Util: 
issued_total_row = 14964 
issued_total_col = 162944 
Row_Bus_Util =  0.018612 
CoL_Bus_Util = 0.202664 
Either_Row_CoL_Bus_Util = 0.212459 
Issued_on_Two_Bus_Simul_Util = 0.008817 
issued_two_Eff = 0.041500 
queue_avg = 4.846818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.84682
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633300 n_act=7518 n_pre=7502 n_ref_event=0 n_req=147217 n_rd=59008 n_rd_L2_A=0 n_write=82976 n_wr_bk=20928 bw_util=0.2026
n_activity=319533 dram_eff=0.5098
bk0: 3648a 763878i bk1: 3632a 766018i bk2: 3672a 764859i bk3: 3648a 765855i bk4: 3712a 765936i bk5: 3704a 763732i bk6: 3632a 764804i bk7: 3640a 765401i bk8: 3680a 765213i bk9: 3720a 764526i bk10: 3752a 765958i bk11: 3728a 763811i bk12: 3728a 766974i bk13: 3752a 763010i bk14: 3664a 762939i bk15: 3696a 763937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.948933
Row_Buffer_Locality_read = 0.946600
Row_Buffer_Locality_write = 0.950493
Bank_Level_Parallism = 2.645990
Bank_Level_Parallism_Col = 2.325454
Bank_Level_Parallism_Ready = 1.360176
write_to_read_ratio_blp_rw_average = 0.574968
GrpLevelPara = 1.921448 

BW Util details:
bwutil = 0.202624 
total_CMD = 804011 
util_bw = 162912 
Wasted_Col = 115062 
Wasted_Row = 14749 
Idle = 511288 

BW Util Bottlenecks: 
RCDc_limit = 20148 
RCDWRc_limit = 20243 
WTRc_limit = 47602 
RTWc_limit = 84583 
CCDLc_limit = 78517 
rwq = 0 
CCDLc_limit_alone = 66121 
WTRc_limit_alone = 41410 
RTWc_limit_alone = 78379 

Commands details: 
total_CMD = 804011 
n_nop = 633300 
Read = 59008 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20928 
n_act = 7518 
n_pre = 7502 
n_ref = 0 
n_req = 147217 
total_req = 162912 

Dual Bus Interface Util: 
issued_total_row = 15020 
issued_total_col = 162912 
Row_Bus_Util =  0.018681 
CoL_Bus_Util = 0.202624 
Either_Row_CoL_Bus_Util = 0.212324 
Issued_on_Two_Bus_Simul_Util = 0.008981 
issued_two_Eff = 0.042300 
queue_avg = 4.723532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.72353
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=632520 n_act=8050 n_pre=8034 n_ref_event=0 n_req=147212 n_rd=59004 n_rd_L2_A=0 n_write=82976 n_wr_bk=20928 bw_util=0.2026
n_activity=325482 dram_eff=0.5005
bk0: 3632a 763145i bk1: 3632a 764682i bk2: 3680a 763241i bk3: 3664a 765772i bk4: 3712a 763634i bk5: 3704a 762621i bk6: 3632a 766003i bk7: 3640a 763682i bk8: 3696a 763884i bk9: 3696a 764139i bk10: 3752a 765111i bk11: 3728a 762727i bk12: 3736a 766097i bk13: 3744a 761164i bk14: 3664a 762635i bk15: 3692a 763303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945317
Row_Buffer_Locality_read = 0.938835
Row_Buffer_Locality_write = 0.949653
Bank_Level_Parallism = 2.631029
Bank_Level_Parallism_Col = 2.316579
Bank_Level_Parallism_Ready = 1.356465
write_to_read_ratio_blp_rw_average = 0.564992
GrpLevelPara = 1.918237 

BW Util details:
bwutil = 0.202619 
total_CMD = 804011 
util_bw = 162908 
Wasted_Col = 119144 
Wasted_Row = 18039 
Idle = 503920 

BW Util Bottlenecks: 
RCDc_limit = 24430 
RCDWRc_limit = 20744 
WTRc_limit = 50289 
RTWc_limit = 82814 
CCDLc_limit = 77817 
rwq = 0 
CCDLc_limit_alone = 65947 
WTRc_limit_alone = 44078 
RTWc_limit_alone = 77155 

Commands details: 
total_CMD = 804011 
n_nop = 632520 
Read = 59004 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20928 
n_act = 8050 
n_pre = 8034 
n_ref = 0 
n_req = 147212 
total_req = 162908 

Dual Bus Interface Util: 
issued_total_row = 16084 
issued_total_col = 162908 
Row_Bus_Util =  0.020005 
CoL_Bus_Util = 0.202619 
Either_Row_CoL_Bus_Util = 0.213294 
Issued_on_Two_Bus_Simul_Util = 0.009329 
issued_two_Eff = 0.043740 
queue_avg = 4.921123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92112
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=632659 n_act=7831 n_pre=7815 n_ref_event=0 n_req=147227 n_rd=59030 n_rd_L2_A=0 n_write=82964 n_wr_bk=20928 bw_util=0.2026
n_activity=325800 dram_eff=0.5001
bk0: 3632a 763485i bk1: 3632a 764475i bk2: 3684a 764659i bk3: 3656a 764956i bk4: 3712a 765642i bk5: 3704a 762296i bk6: 3632a 764473i bk7: 3640a 764825i bk8: 3696a 765184i bk9: 3704a 763724i bk10: 3754a 766603i bk11: 3736a 763133i bk12: 3736a 765941i bk13: 3744a 762961i bk14: 3664a 763294i bk15: 3704a 764444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946810
Row_Buffer_Locality_read = 0.941199
Row_Buffer_Locality_write = 0.950565
Bank_Level_Parallism = 2.608124
Bank_Level_Parallism_Col = 2.306352
Bank_Level_Parallism_Ready = 1.353556
write_to_read_ratio_blp_rw_average = 0.567766
GrpLevelPara = 1.913929 

BW Util details:
bwutil = 0.202637 
total_CMD = 804011 
util_bw = 162922 
Wasted_Col = 118663 
Wasted_Row = 17982 
Idle = 504444 

BW Util Bottlenecks: 
RCDc_limit = 23450 
RCDWRc_limit = 20389 
WTRc_limit = 48113 
RTWc_limit = 85922 
CCDLc_limit = 78149 
rwq = 0 
CCDLc_limit_alone = 66054 
WTRc_limit_alone = 41692 
RTWc_limit_alone = 80248 

Commands details: 
total_CMD = 804011 
n_nop = 632659 
Read = 59030 
Write = 82964 
L2_Alloc = 0 
L2_WB = 20928 
n_act = 7831 
n_pre = 7815 
n_ref = 0 
n_req = 147227 
total_req = 162922 

Dual Bus Interface Util: 
issued_total_row = 15646 
issued_total_col = 162922 
Row_Bus_Util =  0.019460 
CoL_Bus_Util = 0.202637 
Either_Row_CoL_Bus_Util = 0.213121 
Issued_on_Two_Bus_Simul_Util = 0.008975 
issued_two_Eff = 0.042112 
queue_avg = 5.008987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00899
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=634193 n_act=6723 n_pre=6707 n_ref_event=0 n_req=147170 n_rd=58992 n_rd_L2_A=0 n_write=82944 n_wr_bk=20930 bw_util=0.2026
n_activity=319281 dram_eff=0.5101
bk0: 3616a 766475i bk1: 3664a 766264i bk2: 3664a 765360i bk3: 3656a 767350i bk4: 3712a 766242i bk5: 3712a 766115i bk6: 3644a 768012i bk7: 3640a 768057i bk8: 3688a 768485i bk9: 3704a 767708i bk10: 3736a 766559i bk11: 3728a 766652i bk12: 3736a 766274i bk13: 3720a 766186i bk14: 3672a 764934i bk15: 3700a 765494i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954318
Row_Buffer_Locality_read = 0.946196
Row_Buffer_Locality_write = 0.959752
Bank_Level_Parallism = 2.555466
Bank_Level_Parallism_Col = 2.281550
Bank_Level_Parallism_Ready = 1.302242
write_to_read_ratio_blp_rw_average = 0.552637
GrpLevelPara = 1.905350 

BW Util details:
bwutil = 0.202567 
total_CMD = 804011 
util_bw = 162866 
Wasted_Col = 115217 
Wasted_Row = 13519 
Idle = 512409 

BW Util Bottlenecks: 
RCDc_limit = 20579 
RCDWRc_limit = 16904 
WTRc_limit = 55000 
RTWc_limit = 74055 
CCDLc_limit = 81920 
rwq = 0 
CCDLc_limit_alone = 69280 
WTRc_limit_alone = 47867 
RTWc_limit_alone = 68548 

Commands details: 
total_CMD = 804011 
n_nop = 634193 
Read = 58992 
Write = 82944 
L2_Alloc = 0 
L2_WB = 20930 
n_act = 6723 
n_pre = 6707 
n_ref = 0 
n_req = 147170 
total_req = 162866 

Dual Bus Interface Util: 
issued_total_row = 13430 
issued_total_col = 162866 
Row_Bus_Util =  0.016704 
CoL_Bus_Util = 0.202567 
Either_Row_CoL_Bus_Util = 0.211214 
Issued_on_Two_Bus_Simul_Util = 0.008057 
issued_two_Eff = 0.038147 
queue_avg = 5.135261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.13526
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=634552 n_act=6581 n_pre=6565 n_ref_event=0 n_req=147123 n_rd=58948 n_rd_L2_A=0 n_write=82944 n_wr_bk=20920 bw_util=0.2025
n_activity=316797 dram_eff=0.5139
bk0: 3616a 767152i bk1: 3656a 766754i bk2: 3664a 766221i bk3: 3656a 766472i bk4: 3712a 766633i bk5: 3712a 764839i bk6: 3648a 767005i bk7: 3640a 767738i bk8: 3688a 768785i bk9: 3696a 767760i bk10: 3728a 767991i bk11: 3728a 766899i bk12: 3720a 768541i bk13: 3712a 766335i bk14: 3672a 764772i bk15: 3700a 765667i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955269
Row_Buffer_Locality_read = 0.948327
Row_Buffer_Locality_write = 0.959909
Bank_Level_Parallism = 2.560895
Bank_Level_Parallism_Col = 2.288770
Bank_Level_Parallism_Ready = 1.307662
write_to_read_ratio_blp_rw_average = 0.555961
GrpLevelPara = 1.909777 

BW Util details:
bwutil = 0.202500 
total_CMD = 804011 
util_bw = 162812 
Wasted_Col = 113929 
Wasted_Row = 12898 
Idle = 514372 

BW Util Bottlenecks: 
RCDc_limit = 18985 
RCDWRc_limit = 16667 
WTRc_limit = 55098 
RTWc_limit = 74229 
CCDLc_limit = 81055 
rwq = 0 
CCDLc_limit_alone = 68474 
WTRc_limit_alone = 47782 
RTWc_limit_alone = 68964 

Commands details: 
total_CMD = 804011 
n_nop = 634552 
Read = 58948 
Write = 82944 
L2_Alloc = 0 
L2_WB = 20920 
n_act = 6581 
n_pre = 6565 
n_ref = 0 
n_req = 147123 
total_req = 162812 

Dual Bus Interface Util: 
issued_total_row = 13146 
issued_total_col = 162812 
Row_Bus_Util =  0.016351 
CoL_Bus_Util = 0.202500 
Either_Row_CoL_Bus_Util = 0.210767 
Issued_on_Two_Bus_Simul_Util = 0.008083 
issued_two_Eff = 0.038351 
queue_avg = 4.967951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.96795
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633581 n_act=7414 n_pre=7398 n_ref_event=0 n_req=147224 n_rd=59020 n_rd_L2_A=0 n_write=82976 n_wr_bk=20912 bw_util=0.2026
n_activity=317663 dram_eff=0.5128
bk0: 3632a 766322i bk1: 3648a 764393i bk2: 3680a 764857i bk3: 3648a 765331i bk4: 3712a 764673i bk5: 3704a 765400i bk6: 3648a 765330i bk7: 3636a 766174i bk8: 3688a 766649i bk9: 3704a 765411i bk10: 3744a 766492i bk11: 3736a 763539i bk12: 3736a 766570i bk13: 3712a 762845i bk14: 3688a 765403i bk15: 3704a 764390i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949641
Row_Buffer_Locality_read = 0.948695
Row_Buffer_Locality_write = 0.950274
Bank_Level_Parallism = 2.636595
Bank_Level_Parallism_Col = 2.317364
Bank_Level_Parallism_Ready = 1.352383
write_to_read_ratio_blp_rw_average = 0.575787
GrpLevelPara = 1.913491 

BW Util details:
bwutil = 0.202619 
total_CMD = 804011 
util_bw = 162908 
Wasted_Col = 114033 
Wasted_Row = 14200 
Idle = 512870 

BW Util Bottlenecks: 
RCDc_limit = 18713 
RCDWRc_limit = 20383 
WTRc_limit = 48739 
RTWc_limit = 82246 
CCDLc_limit = 78286 
rwq = 0 
CCDLc_limit_alone = 66458 
WTRc_limit_alone = 42676 
RTWc_limit_alone = 76481 

Commands details: 
total_CMD = 804011 
n_nop = 633581 
Read = 59020 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20912 
n_act = 7414 
n_pre = 7398 
n_ref = 0 
n_req = 147224 
total_req = 162908 

Dual Bus Interface Util: 
issued_total_row = 14812 
issued_total_col = 162908 
Row_Bus_Util =  0.018423 
CoL_Bus_Util = 0.202619 
Either_Row_CoL_Bus_Util = 0.211975 
Issued_on_Two_Bus_Simul_Util = 0.009067 
issued_two_Eff = 0.042774 
queue_avg = 4.641670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.64167
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=804011 n_nop=633490 n_act=7385 n_pre=7369 n_ref_event=0 n_req=147209 n_rd=59005 n_rd_L2_A=0 n_write=82976 n_wr_bk=20909 bw_util=0.2026
n_activity=319910 dram_eff=0.5092
bk0: 3640a 764354i bk1: 3648a 763929i bk2: 3672a 764760i bk3: 3648a 764782i bk4: 3712a 765471i bk5: 3704a 765750i bk6: 3640a 766003i bk7: 3640a 766917i bk8: 3688a 765413i bk9: 3696a 765783i bk10: 3744a 764926i bk11: 3744a 763146i bk12: 3729a 764502i bk13: 3712a 765133i bk14: 3688a 762741i bk15: 3700a 764248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949833
Row_Buffer_Locality_read = 0.949275
Row_Buffer_Locality_write = 0.950206
Bank_Level_Parallism = 2.638817
Bank_Level_Parallism_Col = 2.323723
Bank_Level_Parallism_Ready = 1.359660
write_to_read_ratio_blp_rw_average = 0.575758
GrpLevelPara = 1.916566 

BW Util details:
bwutil = 0.202597 
total_CMD = 804011 
util_bw = 162890 
Wasted_Col = 115637 
Wasted_Row = 14607 
Idle = 510877 

BW Util Bottlenecks: 
RCDc_limit = 19111 
RCDWRc_limit = 20787 
WTRc_limit = 48459 
RTWc_limit = 86133 
CCDLc_limit = 79664 
rwq = 0 
CCDLc_limit_alone = 66951 
WTRc_limit_alone = 42111 
RTWc_limit_alone = 79768 

Commands details: 
total_CMD = 804011 
n_nop = 633490 
Read = 59005 
Write = 82976 
L2_Alloc = 0 
L2_WB = 20909 
n_act = 7385 
n_pre = 7369 
n_ref = 0 
n_req = 147209 
total_req = 162890 

Dual Bus Interface Util: 
issued_total_row = 14754 
issued_total_col = 162890 
Row_Bus_Util =  0.018350 
CoL_Bus_Util = 0.202597 
Either_Row_CoL_Bus_Util = 0.212088 
Issued_on_Two_Bus_Simul_Util = 0.008859 
issued_two_Eff = 0.041772 
queue_avg = 4.867142 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.86714

========= L2 cache stats =========
L2_cache_bank[0]: Access = 192184, Miss = 143067, Miss_rate = 0.744, Pending_hits = 148, Reservation_fails = 8100
L2_cache_bank[1]: Access = 204063, Miss = 154856, Miss_rate = 0.759, Pending_hits = 158, Reservation_fails = 7919
L2_cache_bank[2]: Access = 203714, Miss = 154573, Miss_rate = 0.759, Pending_hits = 158, Reservation_fails = 4448
L2_cache_bank[3]: Access = 208672, Miss = 159883, Miss_rate = 0.766, Pending_hits = 166, Reservation_fails = 5231
L2_cache_bank[4]: Access = 208996, Miss = 159939, Miss_rate = 0.765, Pending_hits = 171, Reservation_fails = 6235
L2_cache_bank[5]: Access = 203915, Miss = 154844, Miss_rate = 0.759, Pending_hits = 139, Reservation_fails = 4541
L2_cache_bank[6]: Access = 203950, Miss = 154892, Miss_rate = 0.759, Pending_hits = 161, Reservation_fails = 6732
L2_cache_bank[7]: Access = 208937, Miss = 159780, Miss_rate = 0.765, Pending_hits = 168, Reservation_fails = 9119
L2_cache_bank[8]: Access = 209459, Miss = 159887, Miss_rate = 0.763, Pending_hits = 148, Reservation_fails = 9150
L2_cache_bank[9]: Access = 203795, Miss = 154840, Miss_rate = 0.760, Pending_hits = 166, Reservation_fails = 8297
L2_cache_bank[10]: Access = 204289, Miss = 154873, Miss_rate = 0.758, Pending_hits = 157, Reservation_fails = 7860
L2_cache_bank[11]: Access = 208695, Miss = 159867, Miss_rate = 0.766, Pending_hits = 142, Reservation_fails = 8579
L2_cache_bank[12]: Access = 209107, Miss = 159927, Miss_rate = 0.765, Pending_hits = 161, Reservation_fails = 8870
L2_cache_bank[13]: Access = 204422, Miss = 154872, Miss_rate = 0.758, Pending_hits = 152, Reservation_fails = 7161
L2_cache_bank[14]: Access = 204075, Miss = 154912, Miss_rate = 0.759, Pending_hits = 163, Reservation_fails = 5040
L2_cache_bank[15]: Access = 209328, Miss = 159871, Miss_rate = 0.764, Pending_hits = 143, Reservation_fails = 4349
L2_cache_bank[16]: Access = 208812, Miss = 159968, Miss_rate = 0.766, Pending_hits = 163, Reservation_fails = 6600
L2_cache_bank[17]: Access = 204410, Miss = 154828, Miss_rate = 0.757, Pending_hits = 148, Reservation_fails = 7683
L2_cache_bank[18]: Access = 203818, Miss = 154928, Miss_rate = 0.760, Pending_hits = 152, Reservation_fails = 6723
L2_cache_bank[19]: Access = 209271, Miss = 159815, Miss_rate = 0.764, Pending_hits = 156, Reservation_fails = 5770
L2_cache_bank[20]: Access = 208757, Miss = 159939, Miss_rate = 0.766, Pending_hits = 138, Reservation_fails = 6978
L2_cache_bank[21]: Access = 203780, Miss = 154715, Miss_rate = 0.759, Pending_hits = 165, Reservation_fails = 9860
L2_cache_bank[22]: Access = 203795, Miss = 154908, Miss_rate = 0.760, Pending_hits = 154, Reservation_fails = 4164
L2_cache_bank[23]: Access = 137284, Miss = 88118, Miss_rate = 0.642, Pending_hits = 154, Reservation_fails = 7306
L2_cache_bank[24]: Access = 208593, Miss = 159832, Miss_rate = 0.766, Pending_hits = 161, Reservation_fails = 11063
L2_cache_bank[25]: Access = 120447, Miss = 71752, Miss_rate = 0.596, Pending_hits = 140, Reservation_fails = 5123
L2_cache_bank[26]: Access = 203427, Miss = 154836, Miss_rate = 0.761, Pending_hits = 145, Reservation_fails = 7504
L2_cache_bank[27]: Access = 120347, Miss = 71744, Miss_rate = 0.596, Pending_hits = 156, Reservation_fails = 4974
L2_cache_bank[28]: Access = 208456, Miss = 159823, Miss_rate = 0.767, Pending_hits = 149, Reservation_fails = 8598
L2_cache_bank[29]: Access = 119756, Miss = 71689, Miss_rate = 0.599, Pending_hits = 166, Reservation_fails = 9310
L2_cache_bank[30]: Access = 203390, Miss = 154808, Miss_rate = 0.761, Pending_hits = 142, Reservation_fails = 6130
L2_cache_bank[31]: Access = 119848, Miss = 71680, Miss_rate = 0.598, Pending_hits = 168, Reservation_fails = 7743
L2_cache_bank[32]: Access = 137441, Miss = 88378, Miss_rate = 0.643, Pending_hits = 164, Reservation_fails = 9310
L2_cache_bank[33]: Access = 120958, Miss = 71749, Miss_rate = 0.593, Pending_hits = 158, Reservation_fails = 7417
L2_cache_bank[34]: Access = 120818, Miss = 72040, Miss_rate = 0.596, Pending_hits = 141, Reservation_fails = 4867
L2_cache_bank[35]: Access = 120625, Miss = 71728, Miss_rate = 0.595, Pending_hits = 154, Reservation_fails = 5237
L2_cache_bank[36]: Access = 121051, Miss = 71977, Miss_rate = 0.595, Pending_hits = 179, Reservation_fails = 6435
L2_cache_bank[37]: Access = 120674, Miss = 71592, Miss_rate = 0.593, Pending_hits = 165, Reservation_fails = 8221
L2_cache_bank[38]: Access = 121233, Miss = 71856, Miss_rate = 0.593, Pending_hits = 160, Reservation_fails = 6856
L2_cache_bank[39]: Access = 120674, Miss = 71608, Miss_rate = 0.593, Pending_hits = 146, Reservation_fails = 3281
L2_cache_bank[40]: Access = 120951, Miss = 71864, Miss_rate = 0.594, Pending_hits = 159, Reservation_fails = 3759
L2_cache_bank[41]: Access = 121281, Miss = 71693, Miss_rate = 0.591, Pending_hits = 168, Reservation_fails = 6693
L2_cache_bank[42]: Access = 120943, Miss = 71852, Miss_rate = 0.594, Pending_hits = 156, Reservation_fails = 8256
L2_cache_bank[43]: Access = 121176, Miss = 71672, Miss_rate = 0.591, Pending_hits = 165, Reservation_fails = 7370
L2_cache_bank[44]: Access = 121111, Miss = 71865, Miss_rate = 0.593, Pending_hits = 166, Reservation_fails = 5855
L2_cache_bank[45]: Access = 121399, Miss = 71622, Miss_rate = 0.590, Pending_hits = 168, Reservation_fails = 5645
L2_cache_bank[46]: Access = 121033, Miss = 71864, Miss_rate = 0.594, Pending_hits = 169, Reservation_fails = 9154
L2_cache_bank[47]: Access = 121096, Miss = 71668, Miss_rate = 0.592, Pending_hits = 156, Reservation_fails = 6220
L2_cache_bank[48]: Access = 120799, Miss = 71936, Miss_rate = 0.596, Pending_hits = 166, Reservation_fails = 10797
L2_cache_bank[49]: Access = 120957, Miss = 71704, Miss_rate = 0.593, Pending_hits = 186, Reservation_fails = 7330
L2_cache_bank[50]: Access = 120819, Miss = 71856, Miss_rate = 0.595, Pending_hits = 157, Reservation_fails = 3663
L2_cache_bank[51]: Access = 121031, Miss = 71696, Miss_rate = 0.592, Pending_hits = 173, Reservation_fails = 6923
L2_cache_bank[52]: Access = 120793, Miss = 71872, Miss_rate = 0.595, Pending_hits = 167, Reservation_fails = 4704
L2_cache_bank[53]: Access = 120684, Miss = 71676, Miss_rate = 0.594, Pending_hits = 180, Reservation_fails = 5274
L2_cache_bank[54]: Access = 192382, Miss = 143421, Miss_rate = 0.746, Pending_hits = 145, Reservation_fails = 6341
L2_cache_bank[55]: Access = 120747, Miss = 71696, Miss_rate = 0.594, Pending_hits = 175, Reservation_fails = 8278
L2_cache_bank[56]: Access = 203523, Miss = 154852, Miss_rate = 0.761, Pending_hits = 162, Reservation_fails = 5577
L2_cache_bank[57]: Access = 120606, Miss = 71700, Miss_rate = 0.594, Pending_hits = 172, Reservation_fails = 9654
L2_cache_bank[58]: Access = 208282, Miss = 159795, Miss_rate = 0.767, Pending_hits = 164, Reservation_fails = 8270
L2_cache_bank[59]: Access = 120524, Miss = 71676, Miss_rate = 0.595, Pending_hits = 177, Reservation_fails = 5056
L2_cache_bank[60]: Access = 202738, Miss = 154840, Miss_rate = 0.764, Pending_hits = 160, Reservation_fails = 6604
L2_cache_bank[61]: Access = 120187, Miss = 71668, Miss_rate = 0.596, Pending_hits = 157, Reservation_fails = 4609
L2_cache_bank[62]: Access = 207796, Miss = 159828, Miss_rate = 0.769, Pending_hits = 160, Reservation_fails = 5844
L2_cache_bank[63]: Access = 119876, Miss = 71636, Miss_rate = 0.598, Pending_hits = 162, Reservation_fails = 8540
L2_total_cache_accesses = 10466000
L2_total_cache_misses = 7331146
L2_total_cache_miss_rate = 0.7005
L2_total_cache_pending_hits = 10195
L2_total_cache_reservation_fails = 439200
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 469707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10195
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 472256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 439200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1416768
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2654952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167598
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5274524
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2368926
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8097074
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 208691
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 230509
L2_cache_data_port_util = 0.048
L2_cache_fill_port_util = 0.028

icnt_total_pkts_mem_to_simt=10466000
icnt_total_pkts_simt_to_mem=10466000
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10466000
Req_Network_cycles = 1070754
Req_Network_injected_packets_per_cycle =       9.7744 
Req_Network_conflicts_per_cycle =       7.6249
Req_Network_conflicts_per_cycle_util =       8.2849
Req_Bank_Level_Parallism =      10.6205
Req_Network_in_buffer_full_per_cycle =       2.0369
Req_Network_in_buffer_avg_util =      27.8815
Req_Network_out_buffer_full_per_cycle =       0.1066
Req_Network_out_buffer_avg_util =      10.3307

Reply_Network_injected_packets_num = 10466000
Reply_Network_cycles = 1070754
Reply_Network_injected_packets_per_cycle =        9.7744
Reply_Network_conflicts_per_cycle =        7.3612
Reply_Network_conflicts_per_cycle_util =       8.0022
Reply_Bank_Level_Parallism =      10.6256
Reply_Network_in_buffer_full_per_cycle =       0.0019
Reply_Network_in_buffer_avg_util =       4.2007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1222
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 40 min, 22 sec (13222 sec)
gpgpu_simulation_rate = 285562 (inst/sec)
gpgpu_simulation_rate = 80 (cycle/sec)
gpgpu_silicon_slowdown = 14150000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
