{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593105889079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593105889080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 25 13:24:48 2020 " "Processing started: Thu Jun 25 13:24:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593105889080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593105889080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M6800_MIKBUG -c M6800_MIKBUG " "Command: quartus_map --read_settings_files=on --write_settings_files=off M6800_MIKBUG -c M6800_MIKBUG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593105889080 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1593105890056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/io/outlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutLatch-behv " "Found design unit 1: OutLatch-behv" {  } { { "../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890577 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutLatch " "Found entity 1: OutLatch" {  } { { "../../MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/IO/OutLatch.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/mikbug_6800/mikbug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/mikbug_6800/mikbug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mikbug-SYN " "Found design unit 1: mikbug-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890584 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIKBUG " "Found entity 1: MIKBUG" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890590 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890596 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890602 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890611 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890624 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890633 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890638 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890645 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6800/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6800/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890655 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890660 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105890660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105890660 ""}
{ "Warning" "WSGN_SEARCH_FILE" "m6800_mikbug.vhd 2 1 " "Using design file m6800_mikbug.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M6800_MIKBUG-struct " "Found design unit 1: M6800_MIKBUG-struct" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105891392 ""} { "Info" "ISGN_ENTITY_NAME" "1 M6800_MIKBUG " "Found entity 1: M6800_MIKBUG" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105891392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1593105891392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M6800_MIKBUG " "Elaborating entity \"M6800_MIKBUG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593105891397 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int1 m6800_mikbug.vhd(91) " "Verilog HDL or VHDL warning at m6800_mikbug.vhd(91): object \"n_int1\" assigned a value but never read" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1593105891400 "|M6800_MIKBUG"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_int2 m6800_mikbug.vhd(93) " "Verilog HDL or VHDL warning at m6800_mikbug.vhd(93): object \"n_int2\" assigned a value but never read" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1593105891400 "|M6800_MIKBUG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:DebounceResetSwitch " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:DebounceResetSwitch\"" {  } { { "m6800_mikbug.vhd" "DebounceResetSwitch" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu68 cpu68:cpu1 " "Elaborating entity \"cpu68\" for hierarchy \"cpu68:cpu1\"" {  } { { "m6800_mikbug.vhd" "cpu1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIKBUG MIKBUG:rom1 " "Elaborating entity \"MIKBUG\" for hierarchy \"MIKBUG:rom1\"" {  } { { "m6800_mikbug.vhd" "rom1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891464 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1593105891598 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1593105891598 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1593105891598 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1593105891599 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1593105891599 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1593105891599 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1593105891599 ""}
{ "Warning" "" "" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1593105891599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MIKBUG:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MIKBUG:rom1\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIKBUG:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MIKBUG:rom1\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIKBUG:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"MIKBUG:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex " "Parameter \"init_file\" = \"../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MIKB " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=MIKB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891668 ""}  } { { "../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/MIKBUG.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593105891668 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "db/altsyncram_ooh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 56 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105891750 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "db/altsyncram_ooh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 59 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105891751 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "db/altsyncram_ooh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 62 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105891751 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "db/altsyncram_ooh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 65 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105891751 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "db/altsyncram_ooh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 68 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105891751 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "db/altsyncram_ooh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 71 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105891752 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "db/altsyncram_ooh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 74 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105891752 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|altsyncram inst altsyncram1\|stratix_ram_block inst ram_block3a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" {  } { { "db/altsyncram_ooh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 77 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105891752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ooh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ooh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ooh1 " "Found entity 1: altsyncram_ooh1" {  } { { "db/altsyncram_ooh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105891753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105891753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ooh1 MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated " "Elaborating entity \"altsyncram_ooh1\" for hierarchy \"MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29j2 " "Found entity 1: altsyncram_29j2" {  } { { "db/altsyncram_29j2.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_29j2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105891849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105891849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29j2 MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\|altsyncram_29j2:altsyncram1 " "Elaborating entity \"altsyncram_29j2\" for hierarchy \"MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\|altsyncram_29j2:altsyncram1\"" {  } { { "db/altsyncram_ooh1.tdf" "altsyncram1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891851 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "smithbugF000.hex " "Byte addressed memory initialization file \"smithbugF000.hex\" was read in the word-addressed format" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Quartus II" 0 -1 1593105891855 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "smithbugF000.hex 72 10 " "Width of data items in \"smithbugF000.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 72 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 smithbugF000.hex " "Data at line (2) of memory initialization file \"smithbugF000.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1593105891858 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 smithbugF000.hex " "Data at line (3) of memory initialization file \"smithbugF000.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1593105891858 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 smithbugF000.hex " "Data at line (4) of memory initialization file \"smithbugF000.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1593105891858 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 smithbugF000.hex " "Data at line (5) of memory initialization file \"smithbugF000.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1593105891858 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 smithbugF000.hex " "Data at line (6) of memory initialization file \"smithbugF000.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1593105891858 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 smithbugF000.hex " "Data at line (7) of memory initialization file \"smithbugF000.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1593105891858 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 smithbugF000.hex " "Data at line (8) of memory initialization file \"smithbugF000.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1593105891858 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 smithbugF000.hex " "Data at line (9) of memory initialization file \"smithbugF000.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1593105891858 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 smithbugF000.hex " "Data at line (10) of memory initialization file \"smithbugF000.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1593105891858 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 smithbugF000.hex " "Data at line (11) of memory initialization file \"smithbugF000.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Quartus II" 0 -1 1593105891858 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/smithbugF000.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Quartus II" 0 -1 1593105891858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ooh1.tdf" "mgl_prim2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ooh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105891978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1296649026 " "Parameter \"NODE_NAME\" = \"1296649026\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105891978 ""}  } { { "db/altsyncram_ooh1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_ooh1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593105891978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"MIKBUG:rom1\|altsyncram:altsyncram_component\|altsyncram_ooh1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBCTextDisplayRGB SBCTextDisplayRGB:vdu " "Elaborating entity \"SBCTextDisplayRGB\" for hierarchy \"SBCTextDisplayRGB:vdu\"" {  } { { "m6800_mikbug.vhd" "vdu" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SansBoldRom SBCTextDisplayRGB:vdu\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom " "Elaborating entity \"SansBoldRom\" for hierarchy \"SBCTextDisplayRGB:vdu\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_EXT_SCHARS:fontRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:vdu\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:vdu\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:vdu\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:vdu\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105892148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:vdu\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:vdu\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Parameter \"init_file\" = \"../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892149 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593105892149 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_kav3.tdf" 209 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105892227 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_kav3.tdf" 212 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105892228 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_kav3.tdf" 215 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105892228 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_kav3.tdf" 218 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105892228 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[4\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_kav3.tdf" 221 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105892228 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[5\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_kav3.tdf" 224 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105892228 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[6\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_kav3.tdf" 227 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105892229 ""}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX " "Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[7\]\|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX and the valid value list is UNUSED\|../../../MultiComp (VHDL Template)/Components/TERMINAL/SansFontBold.HEX" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_kav3.tdf" 230 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1593105892229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kav3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kav3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kav3 " "Found entity 1: altsyncram_kav3" {  } { { "db/altsyncram_kav3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_kav3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105892229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105892229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kav3 SBCTextDisplayRGB:vdu\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_kav3:auto_generated " "Elaborating entity \"altsyncram_kav3\" for hierarchy \"SBCTextDisplayRGB:vdu\|SansBoldRom:\\GEN_EXT_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_kav3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K\" for hierarchy \"SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892249 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593105892249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_adh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_adh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_adh2 " "Found entity 1: altsyncram_adh2" {  } { { "db/altsyncram_adh2.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/altsyncram_adh2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105892329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105892329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_adh2 SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_adh2:auto_generated " "Elaborating entity \"altsyncram_adh2\" for hierarchy \"SBCTextDisplayRGB:vdu\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_adh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:acia " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:acia\"" {  } { { "m6800_mikbug.vhd" "acia" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutLatch OutLatch:latchIO0 " "Elaborating entity \"OutLatch\" for hierarchy \"OutLatch:latchIO0\"" {  } { { "m6800_mikbug.vhd" "latchIO0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105892357 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bufferedUART:acia\|rxBuffer " "RAM logic \"bufferedUART:acia\|rxBuffer\" is uninferred due to asynchronous read logic" {  } { { "../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" "rxBuffer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd" 80 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1593105894048 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SBCTextDisplayRGB:vdu\|kbBuffer " "RAM logic \"SBCTextDisplayRGB:vdu\|kbBuffer\" is uninferred due to inappropriate RAM size" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "kbBuffer" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 162 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1593105894048 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1593105894048 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector0~synth " "Found clock multiplexer cpu68:cpu1\|Selector0~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector0~synth " "Found clock multiplexer cpu68:cpu1\|Selector0~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector1~synth " "Found clock multiplexer cpu68:cpu1\|Selector1~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector1~synth " "Found clock multiplexer cpu68:cpu1\|Selector1~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector2~synth " "Found clock multiplexer cpu68:cpu1\|Selector2~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector2~synth " "Found clock multiplexer cpu68:cpu1\|Selector2~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector3~synth " "Found clock multiplexer cpu68:cpu1\|Selector3~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector3~synth " "Found clock multiplexer cpu68:cpu1\|Selector3~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector4~synth " "Found clock multiplexer cpu68:cpu1\|Selector4~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector4~synth " "Found clock multiplexer cpu68:cpu1\|Selector4~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector5~synth " "Found clock multiplexer cpu68:cpu1\|Selector5~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector5~synth " "Found clock multiplexer cpu68:cpu1\|Selector5~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector6~synth " "Found clock multiplexer cpu68:cpu1\|Selector6~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector6~synth " "Found clock multiplexer cpu68:cpu1\|Selector6~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector7~synth " "Found clock multiplexer cpu68:cpu1\|Selector7~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector7~synth " "Found clock multiplexer cpu68:cpu1\|Selector7~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector8~synth " "Found clock multiplexer cpu68:cpu1\|Selector8~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector8~synth " "Found clock multiplexer cpu68:cpu1\|Selector8~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector9~synth " "Found clock multiplexer cpu68:cpu1\|Selector9~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector9~synth " "Found clock multiplexer cpu68:cpu1\|Selector9~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector10~synth " "Found clock multiplexer cpu68:cpu1\|Selector10~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector10~synth " "Found clock multiplexer cpu68:cpu1\|Selector10~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector11~synth " "Found clock multiplexer cpu68:cpu1\|Selector11~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector11~synth " "Found clock multiplexer cpu68:cpu1\|Selector11~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector11"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector12~synth " "Found clock multiplexer cpu68:cpu1\|Selector12~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector12"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "cpu68:cpu1\|Selector12~synth " "Found clock multiplexer cpu68:cpu1\|Selector12~synth" {  } { { "../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd" 189 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1593105896384 "|M6800_MIKBUG|cpu68:cpu1|Selector12"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1593105896384 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:vdu\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:vdu\|Mod0\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105896852 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "SBCTextDisplayRGB:vdu\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"SBCTextDisplayRGB:vdu\|Mod1\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "Mod1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 410 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105896852 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1593105896852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SBCTextDisplayRGB:vdu\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"SBCTextDisplayRGB:vdu\|lpm_divide:Mod0\"" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105896902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SBCTextDisplayRGB:vdu\|lpm_divide:Mod0 " "Instantiated megafunction \"SBCTextDisplayRGB:vdu\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105896902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105896902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105896902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593105896902 ""}  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 409 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593105896902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_08m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_08m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_08m " "Found entity 1: lpm_divide_08m" {  } { { "db/lpm_divide_08m.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/lpm_divide_08m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105896979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105896979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105897003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105897003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105897057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105897057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105897134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105897134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593105897209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593105897209 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledDS1 " "Inserted always-enabled tri-state buffer between \"ledDS1\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 68 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledD2 " "Inserted always-enabled tri-state buffer between \"ledD2\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledD4 " "Inserted always-enabled tri-state buffer between \"ledD4\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 70 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ledD5 " "Inserted always-enabled tri-state buffer between \"ledD5\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 71 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J6IO8\[0\] " "Inserted always-enabled tri-state buffer between \"J6IO8\[0\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J6IO8\[1\] " "Inserted always-enabled tri-state buffer between \"J6IO8\[1\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J6IO8\[2\] " "Inserted always-enabled tri-state buffer between \"J6IO8\[2\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J6IO8\[3\] " "Inserted always-enabled tri-state buffer between \"J6IO8\[3\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J6IO8\[4\] " "Inserted always-enabled tri-state buffer between \"J6IO8\[4\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J6IO8\[5\] " "Inserted always-enabled tri-state buffer between \"J6IO8\[5\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J6IO8\[6\] " "Inserted always-enabled tri-state buffer between \"J6IO8\[6\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J6IO8\[7\] " "Inserted always-enabled tri-state buffer between \"J6IO8\[7\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J8IO8\[0\] " "Inserted always-enabled tri-state buffer between \"J8IO8\[0\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J8IO8\[1\] " "Inserted always-enabled tri-state buffer between \"J8IO8\[1\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J8IO8\[2\] " "Inserted always-enabled tri-state buffer between \"J8IO8\[2\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J8IO8\[3\] " "Inserted always-enabled tri-state buffer between \"J8IO8\[3\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J8IO8\[4\] " "Inserted always-enabled tri-state buffer between \"J8IO8\[4\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "J8IO8\[5\] " "Inserted always-enabled tri-state buffer between \"J8IO8\[5\]\" and its non-tri-state driver." {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1593105898219 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1593105898219 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "J6IO8\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"J6IO8\[0\]\" is moved to its source" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1593105898278 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "J6IO8\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"J6IO8\[1\]\" is moved to its source" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1593105898278 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "J6IO8\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"J6IO8\[2\]\" is moved to its source" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1593105898278 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "J6IO8\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"J6IO8\[3\]\" is moved to its source" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1593105898278 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "J6IO8\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"J6IO8\[4\]\" is moved to its source" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1593105898278 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "J6IO8\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"J6IO8\[5\]\" is moved to its source" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1593105898278 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "J6IO8\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"J6IO8\[6\]\" is moved to its source" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1593105898278 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "J6IO8\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"J6IO8\[7\]\" is moved to its source" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1593105898278 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1593105898278 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd" 866 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593105898308 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593105898308 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ledDS1~synth " "Node \"ledDS1~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledD2~synth " "Node \"ledD2~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledD4~synth " "Node \"ledD4~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ledD5~synth " "Node \"ledD5~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J6IO8\[0\]~synth " "Node \"J6IO8\[0\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J6IO8\[1\]~synth " "Node \"J6IO8\[1\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J6IO8\[2\]~synth " "Node \"J6IO8\[2\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J6IO8\[3\]~synth " "Node \"J6IO8\[3\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J6IO8\[4\]~synth " "Node \"J6IO8\[4\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J6IO8\[5\]~synth " "Node \"J6IO8\[5\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J6IO8\[6\]~synth " "Node \"J6IO8\[6\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J6IO8\[7\]~synth " "Node \"J6IO8\[7\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J8IO8\[0\]~synth " "Node \"J8IO8\[0\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J8IO8\[1\]~synth " "Node \"J8IO8\[1\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J8IO8\[2\]~synth " "Node \"J8IO8\[2\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J8IO8\[3\]~synth " "Node \"J8IO8\[3\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J8IO8\[4\]~synth " "Node \"J8IO8\[4\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""} { "Warning" "WMLS_MLS_NODE_NAME" "J8IO8\[5\]~synth " "Node \"J8IO8\[5\]~synth\"" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105904947 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1593105904947 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_extSRamAddress\[15\] GND " "Pin \"o_extSRamAddress\[15\]\" is stuck at GND" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1593105904950 "|M6800_MIKBUG|o_extSRamAddress[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_extSRamAddress\[16\] GND " "Pin \"o_extSRamAddress\[16\]\" is stuck at GND" {  } { { "m6800_mikbug.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG_ExtSRAM_MIKBUG_at_F000/m6800_mikbug.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1593105904950 "|M6800_MIKBUG|o_extSRamAddress[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1593105904950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1593105909456 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1593105909622 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1593105909622 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1593105909679 "|M6800_MIKBUG|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1593105909679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593105910774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593105910774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3393 " "Implemented 3393 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593105911241 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593105911241 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "28 " "Implemented 28 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1593105911241 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3294 " "Implemented 3294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593105911241 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593105911241 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593105911241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4676 " "Peak virtual memory: 4676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593105911326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 25 13:25:11 2020 " "Processing ended: Thu Jun 25 13:25:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593105911326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593105911326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593105911326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593105911326 ""}
