

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Fri Nov 11 19:00:02 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     14.33|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  1333200|  1333200|      6666|          -|          -|   200|    no    |
        | + Loop 1.1      |     6664|     6664|        34|          -|          -|   196|    no    |
        |  ++ Loop 1.1.1  |       32|       32|         8|          -|          -|     4|    no    |
        |- Loop 2         |      784|      784|         1|          -|          -|   784|    no    |
        |- Loop 3         |  1230880|  1230880|      1570|          -|          -|   784|    no    |
        | + Loop 3.1      |     1568|     1568|         2|          -|          -|   784|    no    |
        |- Loop 4         |     8040|     8040|       402|          -|          -|    20|    no    |
        | + Loop 4.1      |      400|      400|         2|          -|          -|   200|    no    |
        |- Loop 5         |    31400|    31400|      1570|          -|          -|    20|    no    |
        | + Loop 5.1      |     1568|     1568|         2|          -|          -|   784|    no    |
        |- Loop 6         |     1568|     1568|         2|          -|          -|   784|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 32
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	3  / (exitcond4)
	5  / (!exitcond4)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	13  / (exitcond10)
	12  / (!exitcond10)
13 --> 
	14  / (!exitcond3)
	16  / (exitcond3)
14 --> 
	13  / (exitcond6)
	15  / (!exitcond6)
15 --> 
	14  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / (!exitcond5)
	28  / (exitcond5)
26 --> 
	25  / (exitcond8)
	27  / (!exitcond8)
27 --> 
	26  / true
28 --> 
	29  / (!exitcond7)
	31  / (exitcond7)
29 --> 
	28  / (exitcond9)
	30  / (!exitcond9)
30 --> 
	29  / true
31 --> 
	32  / (!exitcond)
32 --> 
	31  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_30 [1/1] 0.00ns
:1  %empty_30 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_35 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !215

ST_1: stg_36 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !221

ST_1: stg_37 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: X [1/1] 2.71ns
:5  %X = alloca [156800 x float], align 4

ST_1: Y_assign [1/1] 2.71ns
:6  %Y_assign = alloca [4000 x float], align 4

ST_1: tsf_mat [1/1] 2.71ns
:7  %tsf_mat = alloca [15680 x float], align 4

ST_1: pca_sorted_idx [1/1] 2.71ns
:8  %pca_sorted_idx = alloca [784 x i32], align 4

ST_1: S [1/1] 2.61ns
:9  %S = alloca [614656 x float], align 4

ST_1: U [1/1] 2.61ns
:10  %U = alloca [614656 x float], align 4

ST_1: V [1/1] 2.61ns
:11  %V = alloca [614656 x float], align 4

ST_1: XXT [1/1] 2.61ns
:12  %XXT = alloca [614656 x float], align 4

ST_1: mean [1/1] 2.71ns
:13  %mean = alloca [784 x float], align 16

ST_1: stg_47 [1/1] 1.57ns
:14  br label %.loopexit5


 <State 2>: 3.57ns
ST_2: test [1/1] 0.00ns
.loopexit5:0  %test = phi i8 [ 0, %0 ], [ %test_1, %.preheader42 ]

ST_2: exitcond1 [1/1] 2.00ns
.loopexit5:1  %exitcond1 = icmp eq i8 %test, -56

ST_2: empty_31 [1/1] 0.00ns
.loopexit5:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

ST_2: test_1 [1/1] 1.72ns
.loopexit5:3  %test_1 = add i8 %test, 1

ST_2: stg_52 [1/1] 1.57ns
.loopexit5:4  br i1 %exitcond1, label %.preheader11, label %.preheader42.preheader

ST_2: tmp_cast [1/1] 0.00ns
.preheader42.preheader:0  %tmp_cast = zext i8 %test to i18

ST_2: stg_54 [1/1] 1.57ns
.preheader42.preheader:1  br label %.preheader42


 <State 3>: 4.38ns
ST_3: i [1/1] 0.00ns
.preheader42:0  %i = phi i8 [ 0, %.preheader42.preheader ], [ %i_2, %2 ]

ST_3: exitcond2 [1/1] 2.00ns
.preheader42:1  %exitcond2 = icmp eq i8 %i, -60

ST_3: empty_32 [1/1] 0.00ns
.preheader42:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 196, i64 196, i64 196)

ST_3: i_2 [1/1] 1.72ns
.preheader42:3  %i_2 = add i8 %i, 1

ST_3: stg_59 [1/1] 0.00ns
.preheader42:4  br i1 %exitcond2, label %.loopexit5, label %1

ST_3: tmp_V [1/1] 4.38ns
:0  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_3: tmp_140 [1/1] 0.00ns
:1  %tmp_140 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i, i2 0)

ST_3: stg_62 [1/1] 1.57ns
:2  br label %2


 <State 4>: 6.08ns
ST_4: j [1/1] 0.00ns
:0  %j = phi i3 [ 0, %1 ], [ %j_1, %3 ]

ST_4: j_cast [1/1] 0.00ns
:1  %j_cast = zext i3 %j to i10

ST_4: exitcond4 [1/1] 1.62ns
:2  %exitcond4 = icmp eq i3 %j, -4

ST_4: empty_33 [1/1] 0.00ns
:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: j_1 [1/1] 0.80ns
:4  %j_1 = add i3 %j, 1

ST_4: stg_68 [1/1] 0.00ns
:5  br i1 %exitcond4, label %.preheader42, label %3

ST_4: tmp [1/1] 0.00ns
:0  %tmp = trunc i3 %j to i2

ST_4: Lo_assign [1/1] 0.00ns
:1  %Lo_assign = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp, i3 0)

ST_4: Hi_assign [1/1] 0.00ns
:2  %Hi_assign = or i5 %Lo_assign, 7

ST_4: tmp_164 [1/1] 1.91ns
:3  %tmp_164 = icmp ugt i5 %Lo_assign, %Hi_assign

ST_4: tmp_165 [1/1] 0.00ns
:4  %tmp_165 = zext i5 %Lo_assign to i6

ST_4: tmp_166 [1/1] 0.00ns
:5  %tmp_166 = zext i5 %Hi_assign to i6

ST_4: tmp_167 [1/1] 0.00ns (grouped into LUT with out node tmp_178)
:6  %tmp_167 = call i32 @llvm.part.select.i32(i32 %tmp_V, i32 31, i32 0)

ST_4: tmp_168 [1/1] 1.72ns
:7  %tmp_168 = sub i6 %tmp_165, %tmp_166

ST_4: tmp_169 [1/1] 0.00ns (grouped into LUT with out node tmp_178)
:8  %tmp_169 = xor i6 %tmp_165, 31

ST_4: tmp_170 [1/1] 1.72ns
:9  %tmp_170 = sub i6 %tmp_166, %tmp_165

ST_4: tmp_172 [1/1] 0.00ns (grouped into LUT with out node tmp_175)
:10  %tmp_172 = select i1 %tmp_164, i6 %tmp_168, i6 %tmp_170

ST_4: tmp_173 [1/1] 0.00ns (grouped into LUT with out node tmp_178)
:11  %tmp_173 = select i1 %tmp_164, i32 %tmp_167, i32 %tmp_V

ST_4: tmp_174 [1/1] 0.00ns (grouped into LUT with out node tmp_178)
:12  %tmp_174 = select i1 %tmp_164, i6 %tmp_169, i6 %tmp_165

ST_4: tmp_175 [1/1] 1.72ns (out node of the LUT)
:13  %tmp_175 = sub i6 31, %tmp_172

ST_4: tmp_176 [1/1] 0.00ns (grouped into LUT with out node tmp_178)
:14  %tmp_176 = zext i6 %tmp_174 to i32

ST_4: tmp_177 [1/1] 0.00ns (grouped into LUT with out node p_Result_s)
:15  %tmp_177 = zext i6 %tmp_175 to i32

ST_4: tmp_178 [1/1] 2.80ns (out node of the LUT)
:16  %tmp_178 = lshr i32 %tmp_173, %tmp_176

ST_4: tmp_179 [1/1] 0.00ns (grouped into LUT with out node p_Result_s)
:17  %tmp_179 = lshr i32 -1, %tmp_177

ST_4: p_Result_s [1/1] 1.37ns (out node of the LUT)
:18  %p_Result_s = and i32 %tmp_178, %tmp_179

ST_4: tmp_143 [1/1] 1.84ns
:20  %tmp_143 = add i10 %tmp_140, %j_cast


 <State 5>: 8.46ns
ST_5: tmp_142 [6/6] 6.41ns
:19  %tmp_142 = uitofp i32 %p_Result_s to float

ST_5: tmp_144_cast [1/1] 0.00ns
:21  %tmp_144_cast = zext i10 %tmp_143 to i18

ST_5: tmp_180 [1/1] 6.38ns
:22  %tmp_180 = mul i18 200, %tmp_144_cast

ST_5: tmp_181 [1/1] 2.08ns
:23  %tmp_181 = add i18 %tmp_cast, %tmp_180


 <State 6>: 6.41ns
ST_6: tmp_142 [5/6] 6.41ns
:19  %tmp_142 = uitofp i32 %p_Result_s to float


 <State 7>: 6.41ns
ST_7: tmp_142 [4/6] 6.41ns
:19  %tmp_142 = uitofp i32 %p_Result_s to float


 <State 8>: 6.41ns
ST_8: tmp_142 [3/6] 6.41ns
:19  %tmp_142 = uitofp i32 %p_Result_s to float


 <State 9>: 6.41ns
ST_9: tmp_142 [2/6] 6.41ns
:19  %tmp_142 = uitofp i32 %p_Result_s to float


 <State 10>: 6.41ns
ST_10: tmp_142 [1/6] 6.41ns
:19  %tmp_142 = uitofp i32 %p_Result_s to float


 <State 11>: 2.71ns
ST_11: tmp_191_cast [1/1] 0.00ns
:24  %tmp_191_cast = zext i18 %tmp_181 to i64

ST_11: X_addr [1/1] 0.00ns
:25  %X_addr = getelementptr [156800 x float]* %X, i64 0, i64 %tmp_191_cast

ST_11: stg_100 [1/1] 2.71ns
:26  store float %tmp_142, float* %X_addr, align 4

ST_11: stg_101 [1/1] 0.00ns
:27  br label %2


 <State 12>: 3.64ns
ST_12: i_0_i [1/1] 0.00ns
.preheader11:0  %i_0_i = phi i10 [ %i_1, %4 ], [ 0, %.loopexit5 ]

ST_12: i_0_i_cast8 [1/1] 0.00ns
.preheader11:1  %i_0_i_cast8 = zext i10 %i_0_i to i32

ST_12: exitcond10 [1/1] 2.07ns
.preheader11:2  %exitcond10 = icmp eq i10 %i_0_i, -240

ST_12: empty_34 [1/1] 0.00ns
.preheader11:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_12: i_1 [1/1] 1.84ns
.preheader11:4  %i_1 = add i10 %i_0_i, 1

ST_12: stg_107 [1/1] 1.57ns
.preheader11:5  br i1 %exitcond10, label %PCA.exit, label %4

ST_12: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i10 %i_0_i to i64

ST_12: pca_sorted_idx_addr [1/1] 0.00ns
:1  %pca_sorted_idx_addr = getelementptr [784 x i32]* %pca_sorted_idx, i64 0, i64 %tmp_s

ST_12: stg_110 [1/1] 2.71ns
:2  store i32 %i_0_i_cast8, i32* %pca_sorted_idx_addr, align 4

ST_12: stg_111 [1/1] 0.00ns
:3  br label %.preheader11


 <State 13>: 3.64ns
ST_13: i1 [1/1] 0.00ns
PCA.exit:0  %i1 = phi i10 [ 0, %.preheader11 ], [ %i_3, %.preheader41 ]

ST_13: phi_mul [1/1] 0.00ns
PCA.exit:1  %phi_mul = phi i20 [ 0, %.preheader11 ], [ %next_mul, %.preheader41 ]

ST_13: next_mul [1/1] 2.08ns
PCA.exit:2  %next_mul = add i20 %phi_mul, 784

ST_13: exitcond3 [1/1] 2.07ns
PCA.exit:3  %exitcond3 = icmp eq i10 %i1, -240

ST_13: empty_35 [1/1] 0.00ns
PCA.exit:4  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_13: i_3 [1/1] 1.84ns
PCA.exit:5  %i_3 = add i10 %i1, 1

ST_13: stg_118 [1/1] 1.57ns
PCA.exit:6  br i1 %exitcond3, label %6, label %.preheader41

ST_13: stg_119 [2/2] 0.00ns
:0  call fastcc void @dut_normalize([156800 x float]* %X, [784 x float]* %mean)


 <State 14>: 4.69ns
ST_14: j2 [1/1] 0.00ns
.preheader41:0  %j2 = phi i10 [ %j_2, %5 ], [ 0, %PCA.exit ]

ST_14: exitcond6 [1/1] 2.07ns
.preheader41:1  %exitcond6 = icmp eq i10 %j2, -240

ST_14: empty_36 [1/1] 0.00ns
.preheader41:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_14: j_2 [1/1] 1.84ns
.preheader41:3  %j_2 = add i10 %j2, 1

ST_14: stg_124 [1/1] 0.00ns
.preheader41:4  br i1 %exitcond6, label %PCA.exit, label %5

ST_14: tmp_146_cast [1/1] 0.00ns
:0  %tmp_146_cast = zext i10 %j2 to i20

ST_14: tmp_171 [1/1] 2.08ns
:1  %tmp_171 = add i20 %phi_mul, %tmp_146_cast

ST_14: tmp_193_cast [1/1] 0.00ns
:2  %tmp_193_cast = zext i20 %tmp_171 to i64

ST_14: S_addr [1/1] 0.00ns
:3  %S_addr = getelementptr [614656 x float]* %S, i64 0, i64 %tmp_193_cast

ST_14: U_addr [1/1] 0.00ns
:4  %U_addr = getelementptr [614656 x float]* %U, i64 0, i64 %tmp_193_cast

ST_14: V_addr [1/1] 0.00ns
:5  %V_addr = getelementptr [614656 x float]* %V, i64 0, i64 %tmp_193_cast

ST_14: XXT_addr [1/1] 0.00ns
:6  %XXT_addr = getelementptr [614656 x float]* %XXT, i64 0, i64 %tmp_193_cast

ST_14: stg_132 [2/2] 2.61ns
:7  store float 0.000000e+00, float* %S_addr, align 4

ST_14: stg_133 [2/2] 2.61ns
:8  store float 0.000000e+00, float* %U_addr, align 4

ST_14: stg_134 [2/2] 2.61ns
:9  store float 0.000000e+00, float* %V_addr, align 4

ST_14: stg_135 [2/2] 2.61ns
:10  store float 0.000000e+00, float* %XXT_addr, align 4


 <State 15>: 2.61ns
ST_15: stg_136 [1/2] 2.61ns
:7  store float 0.000000e+00, float* %S_addr, align 4

ST_15: stg_137 [1/2] 2.61ns
:8  store float 0.000000e+00, float* %U_addr, align 4

ST_15: stg_138 [1/2] 2.61ns
:9  store float 0.000000e+00, float* %V_addr, align 4

ST_15: stg_139 [1/2] 2.61ns
:10  store float 0.000000e+00, float* %XXT_addr, align 4

ST_15: stg_140 [1/1] 0.00ns
:11  br label %.preheader41


 <State 16>: 0.00ns
ST_16: stg_141 [1/2] 0.00ns
:0  call fastcc void @dut_normalize([156800 x float]* %X, [784 x float]* %mean)


 <State 17>: 0.00ns
ST_17: stg_142 [2/2] 0.00ns
:1  call fastcc void @dut_cov([156800 x float]* %X, [614656 x float]* %XXT)


 <State 18>: 0.00ns
ST_18: stg_143 [1/2] 0.00ns
:1  call fastcc void @dut_cov([156800 x float]* %X, [614656 x float]* %XXT)


 <State 19>: 0.00ns
ST_19: stg_144 [2/2] 0.00ns
:2  call fastcc void @dut_svd_pairs([614656 x float]* %XXT, [614656 x float]* %S, [614656 x float]* %U, [614656 x float]* %V)


 <State 20>: 0.00ns
ST_20: stg_145 [1/2] 0.00ns
:2  call fastcc void @dut_svd_pairs([614656 x float]* %XXT, [614656 x float]* %S, [614656 x float]* %U, [614656 x float]* %V)


 <State 21>: 0.00ns
ST_21: stg_146 [2/2] 0.00ns
:3  call fastcc void @dut_rank([784 x i32]* %pca_sorted_idx, [15680 x float]* %tsf_mat, [614656 x float]* %S, [614656 x float]* %U)


 <State 22>: 0.00ns
ST_22: stg_147 [1/2] 0.00ns
:3  call fastcc void @dut_rank([784 x i32]* %pca_sorted_idx, [15680 x float]* %tsf_mat, [614656 x float]* %S, [614656 x float]* %U)


 <State 23>: 0.00ns
ST_23: stg_148 [2/2] 0.00ns
:4  call fastcc void @dut_matrix_multiply_alt2([15680 x float]* %tsf_mat, [156800 x float]* %X, [4000 x float]* %Y_assign)


 <State 24>: 1.57ns
ST_24: stg_149 [1/2] 0.00ns
:4  call fastcc void @dut_matrix_multiply_alt2([15680 x float]* %tsf_mat, [156800 x float]* %X, [4000 x float]* %Y_assign)

ST_24: stg_150 [1/1] 1.57ns
:5  br label %.loopexit


 <State 25>: 3.48ns
ST_25: i3 [1/1] 0.00ns
.loopexit:0  %i3 = phi i5 [ 0, %6 ], [ %i_4, %.preheader40 ]

ST_25: phi_mul1 [1/1] 0.00ns
.loopexit:1  %phi_mul1 = phi i12 [ 0, %6 ], [ %next_mul2, %.preheader40 ]

ST_25: next_mul2 [1/1] 1.84ns
.loopexit:2  %next_mul2 = add i12 %phi_mul1, 200

ST_25: exitcond5 [1/1] 1.91ns
.loopexit:3  %exitcond5 = icmp eq i5 %i3, -12

ST_25: empty_37 [1/1] 0.00ns
.loopexit:4  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

ST_25: i_4 [1/1] 1.72ns
.loopexit:5  %i_4 = add i5 %i3, 1

ST_25: stg_157 [1/1] 1.57ns
.loopexit:6  br i1 %exitcond5, label %.preheader39, label %.preheader40


 <State 26>: 4.55ns
ST_26: j4 [1/1] 0.00ns
.preheader40:0  %j4 = phi i8 [ %j_3, %7 ], [ 0, %.loopexit ]

ST_26: exitcond8 [1/1] 2.00ns
.preheader40:1  %exitcond8 = icmp eq i8 %j4, -56

ST_26: empty_38 [1/1] 0.00ns
.preheader40:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

ST_26: j_3 [1/1] 1.72ns
.preheader40:3  %j_3 = add i8 %j4, 1

ST_26: stg_162 [1/1] 0.00ns
.preheader40:4  br i1 %exitcond8, label %.loopexit, label %7

ST_26: tmp_148_cast [1/1] 0.00ns
:0  %tmp_148_cast = zext i8 %j4 to i12

ST_26: tmp_182 [1/1] 1.84ns
:1  %tmp_182 = add i12 %phi_mul1, %tmp_148_cast

ST_26: tmp_195_cast [1/1] 0.00ns
:2  %tmp_195_cast = zext i12 %tmp_182 to i64

ST_26: Y_assign_addr [1/1] 0.00ns
:3  %Y_assign_addr = getelementptr [4000 x float]* %Y_assign, i64 0, i64 %tmp_195_cast

ST_26: tmp_183 [2/2] 2.71ns
:4  %tmp_183 = load float* %Y_assign_addr, align 4


 <State 27>: 7.08ns
ST_27: tmp_183 [1/2] 2.71ns
:4  %tmp_183 = load float* %Y_assign_addr, align 4

ST_27: stg_169 [1/1] 4.38ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_183)

ST_27: stg_170 [1/1] 0.00ns
:6  br label %.preheader40


 <State 28>: 3.48ns
ST_28: i5 [1/1] 0.00ns
.preheader39:0  %i5 = phi i5 [ 0, %.loopexit ], [ %i_6, %.preheader38 ]

ST_28: phi_mul3 [1/1] 0.00ns
.preheader39:1  %phi_mul3 = phi i14 [ 0, %.loopexit ], [ %next_mul4, %.preheader38 ]

ST_28: next_mul4 [1/1] 1.96ns
.preheader39:2  %next_mul4 = add i14 %phi_mul3, 784

ST_28: exitcond7 [1/1] 1.91ns
.preheader39:3  %exitcond7 = icmp eq i5 %i5, -12

ST_28: empty_39 [1/1] 0.00ns
.preheader39:4  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

ST_28: i_6 [1/1] 1.72ns
.preheader39:5  %i_6 = add i5 %i5, 1

ST_28: stg_177 [1/1] 1.57ns
.preheader39:6  br i1 %exitcond7, label %.preheader, label %.preheader38


 <State 29>: 4.67ns
ST_29: j6 [1/1] 0.00ns
.preheader38:0  %j6 = phi i10 [ %j_4, %8 ], [ 0, %.preheader39 ]

ST_29: exitcond9 [1/1] 2.07ns
.preheader38:1  %exitcond9 = icmp eq i10 %j6, -240

ST_29: empty_40 [1/1] 0.00ns
.preheader38:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_29: j_4 [1/1] 1.84ns
.preheader38:3  %j_4 = add i10 %j6, 1

ST_29: stg_182 [1/1] 0.00ns
.preheader38:4  br i1 %exitcond9, label %.preheader39, label %8

ST_29: tmp_150_cast [1/1] 0.00ns
:0  %tmp_150_cast = zext i10 %j6 to i14

ST_29: tmp_185 [1/1] 1.96ns
:1  %tmp_185 = add i14 %phi_mul3, %tmp_150_cast

ST_29: tmp_198_cast [1/1] 0.00ns
:2  %tmp_198_cast = zext i14 %tmp_185 to i64

ST_29: tsf_mat_addr [1/1] 0.00ns
:3  %tsf_mat_addr = getelementptr [15680 x float]* %tsf_mat, i64 0, i64 %tmp_198_cast

ST_29: tmp_186 [2/2] 2.71ns
:4  %tmp_186 = load float* %tsf_mat_addr, align 4


 <State 30>: 7.08ns
ST_30: tmp_186 [1/2] 2.71ns
:4  %tmp_186 = load float* %tsf_mat_addr, align 4

ST_30: stg_189 [1/1] 4.38ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_186)

ST_30: stg_190 [1/1] 0.00ns
:6  br label %.preheader38


 <State 31>: 2.71ns
ST_31: i7 [1/1] 0.00ns
.preheader:0  %i7 = phi i10 [ %i_5, %9 ], [ 0, %.preheader39 ]

ST_31: exitcond [1/1] 2.07ns
.preheader:1  %exitcond = icmp eq i10 %i7, -240

ST_31: empty_41 [1/1] 0.00ns
.preheader:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_31: i_5 [1/1] 1.84ns
.preheader:3  %i_5 = add i10 %i7, 1

ST_31: stg_195 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %10, label %9

ST_31: tmp_149 [1/1] 0.00ns
:0  %tmp_149 = zext i10 %i7 to i64

ST_31: mean_addr [1/1] 0.00ns
:1  %mean_addr = getelementptr inbounds [784 x float]* %mean, i64 0, i64 %tmp_149

ST_31: tmp_184 [2/2] 2.71ns
:2  %tmp_184 = load float* %mean_addr, align 4

ST_31: stg_199 [1/1] 0.00ns
:0  ret void


 <State 32>: 7.08ns
ST_32: tmp_184 [1/2] 2.71ns
:2  %tmp_184 = load float* %mean_addr, align 4

ST_32: stg_201 [1/1] 4.38ns
:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_184)

ST_32: stg_202 [1/1] 0.00ns
:4  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 000000000000000000000000000000000]
empty_30            (specinterface    ) [ 000000000000000000000000000000000]
stg_35              (specbitsmap      ) [ 000000000000000000000000000000000]
stg_36              (specbitsmap      ) [ 000000000000000000000000000000000]
stg_37              (spectopmodule    ) [ 000000000000000000000000000000000]
X                   (alloca           ) [ 001111111111111111111111100000000]
Y_assign            (alloca           ) [ 001111111111111111111111111100000]
tsf_mat             (alloca           ) [ 001111111111111111111111111111100]
pca_sorted_idx      (alloca           ) [ 001111111111111111111110000000000]
S                   (alloca           ) [ 001111111111111111111110000000000]
U                   (alloca           ) [ 001111111111111111111110000000000]
V                   (alloca           ) [ 001111111111111111111000000000000]
XXT                 (alloca           ) [ 001111111111111111111000000000000]
mean                (alloca           ) [ 001111111111111111111111111111111]
stg_47              (br               ) [ 011111111111000000000000000000000]
test                (phi              ) [ 001000000000000000000000000000000]
exitcond1           (icmp             ) [ 001111111111000000000000000000000]
empty_31            (speclooptripcount) [ 000000000000000000000000000000000]
test_1              (add              ) [ 011111111111000000000000000000000]
stg_52              (br               ) [ 001111111111100000000000000000000]
tmp_cast            (zext             ) [ 000111111111000000000000000000000]
stg_54              (br               ) [ 001111111111000000000000000000000]
i                   (phi              ) [ 000100000000000000000000000000000]
exitcond2           (icmp             ) [ 001111111111000000000000000000000]
empty_32            (speclooptripcount) [ 000000000000000000000000000000000]
i_2                 (add              ) [ 001111111111000000000000000000000]
stg_59              (br               ) [ 011111111111000000000000000000000]
tmp_V               (read             ) [ 000011111111000000000000000000000]
tmp_140             (bitconcatenate   ) [ 000011111111000000000000000000000]
stg_62              (br               ) [ 001111111111000000000000000000000]
j                   (phi              ) [ 000010000000000000000000000000000]
j_cast              (zext             ) [ 000000000000000000000000000000000]
exitcond4           (icmp             ) [ 001111111111000000000000000000000]
empty_33            (speclooptripcount) [ 000000000000000000000000000000000]
j_1                 (add              ) [ 001111111111000000000000000000000]
stg_68              (br               ) [ 001111111111000000000000000000000]
tmp                 (trunc            ) [ 000000000000000000000000000000000]
Lo_assign           (bitconcatenate   ) [ 000000000000000000000000000000000]
Hi_assign           (or               ) [ 000000000000000000000000000000000]
tmp_164             (icmp             ) [ 000000000000000000000000000000000]
tmp_165             (zext             ) [ 000000000000000000000000000000000]
tmp_166             (zext             ) [ 000000000000000000000000000000000]
tmp_167             (partselect       ) [ 000000000000000000000000000000000]
tmp_168             (sub              ) [ 000000000000000000000000000000000]
tmp_169             (xor              ) [ 000000000000000000000000000000000]
tmp_170             (sub              ) [ 000000000000000000000000000000000]
tmp_172             (select           ) [ 000000000000000000000000000000000]
tmp_173             (select           ) [ 000000000000000000000000000000000]
tmp_174             (select           ) [ 000000000000000000000000000000000]
tmp_175             (sub              ) [ 000000000000000000000000000000000]
tmp_176             (zext             ) [ 000000000000000000000000000000000]
tmp_177             (zext             ) [ 000000000000000000000000000000000]
tmp_178             (lshr             ) [ 000000000000000000000000000000000]
tmp_179             (lshr             ) [ 000000000000000000000000000000000]
p_Result_s          (and              ) [ 000001111110000000000000000000000]
tmp_143             (add              ) [ 000001000000000000000000000000000]
tmp_144_cast        (zext             ) [ 000000000000000000000000000000000]
tmp_180             (mul              ) [ 000000000000000000000000000000000]
tmp_181             (add              ) [ 000000111111000000000000000000000]
tmp_142             (uitofp           ) [ 000000000001000000000000000000000]
tmp_191_cast        (zext             ) [ 000000000000000000000000000000000]
X_addr              (getelementptr    ) [ 000000000000000000000000000000000]
stg_100             (store            ) [ 000000000000000000000000000000000]
stg_101             (br               ) [ 001111111111000000000000000000000]
i_0_i               (phi              ) [ 000000000000100000000000000000000]
i_0_i_cast8         (zext             ) [ 000000000000000000000000000000000]
exitcond10          (icmp             ) [ 000000000000100000000000000000000]
empty_34            (speclooptripcount) [ 000000000000000000000000000000000]
i_1                 (add              ) [ 001000000000100000000000000000000]
stg_107             (br               ) [ 000000000000111100000000000000000]
tmp_s               (zext             ) [ 000000000000000000000000000000000]
pca_sorted_idx_addr (getelementptr    ) [ 000000000000000000000000000000000]
stg_110             (store            ) [ 000000000000000000000000000000000]
stg_111             (br               ) [ 001000000000100000000000000000000]
i1                  (phi              ) [ 000000000000010000000000000000000]
phi_mul             (phi              ) [ 000000000000011100000000000000000]
next_mul            (add              ) [ 000000000000111100000000000000000]
exitcond3           (icmp             ) [ 000000000000011100000000000000000]
empty_35            (speclooptripcount) [ 000000000000000000000000000000000]
i_3                 (add              ) [ 000000000000111100000000000000000]
stg_118             (br               ) [ 000000000000011100000000000000000]
j2                  (phi              ) [ 000000000000001000000000000000000]
exitcond6           (icmp             ) [ 000000000000011100000000000000000]
empty_36            (speclooptripcount) [ 000000000000000000000000000000000]
j_2                 (add              ) [ 000000000000011100000000000000000]
stg_124             (br               ) [ 000000000000111100000000000000000]
tmp_146_cast        (zext             ) [ 000000000000000000000000000000000]
tmp_171             (add              ) [ 000000000000000000000000000000000]
tmp_193_cast        (zext             ) [ 000000000000000000000000000000000]
S_addr              (getelementptr    ) [ 000000000000000100000000000000000]
U_addr              (getelementptr    ) [ 000000000000000100000000000000000]
V_addr              (getelementptr    ) [ 000000000000000100000000000000000]
XXT_addr            (getelementptr    ) [ 000000000000000100000000000000000]
stg_136             (store            ) [ 000000000000000000000000000000000]
stg_137             (store            ) [ 000000000000000000000000000000000]
stg_138             (store            ) [ 000000000000000000000000000000000]
stg_139             (store            ) [ 000000000000000000000000000000000]
stg_140             (br               ) [ 000000000000011100000000000000000]
stg_141             (call             ) [ 000000000000000000000000000000000]
stg_143             (call             ) [ 000000000000000000000000000000000]
stg_145             (call             ) [ 000000000000000000000000000000000]
stg_147             (call             ) [ 000000000000000000000000000000000]
stg_149             (call             ) [ 000000000000000000000000000000000]
stg_150             (br               ) [ 000000000000000000000000111100000]
i3                  (phi              ) [ 000000000000000000000000010000000]
phi_mul1            (phi              ) [ 000000000000000000000000011100000]
next_mul2           (add              ) [ 000000000000000000000000111100000]
exitcond5           (icmp             ) [ 000000000000000000000000011100000]
empty_37            (speclooptripcount) [ 000000000000000000000000000000000]
i_4                 (add              ) [ 000000000000000000000000111100000]
stg_157             (br               ) [ 000000000000000000000000011111100]
j4                  (phi              ) [ 000000000000000000000000001000000]
exitcond8           (icmp             ) [ 000000000000000000000000011100000]
empty_38            (speclooptripcount) [ 000000000000000000000000000000000]
j_3                 (add              ) [ 000000000000000000000000011100000]
stg_162             (br               ) [ 000000000000000000000000111100000]
tmp_148_cast        (zext             ) [ 000000000000000000000000000000000]
tmp_182             (add              ) [ 000000000000000000000000000000000]
tmp_195_cast        (zext             ) [ 000000000000000000000000000000000]
Y_assign_addr       (getelementptr    ) [ 000000000000000000000000000100000]
tmp_183             (load             ) [ 000000000000000000000000000000000]
stg_169             (write            ) [ 000000000000000000000000000000000]
stg_170             (br               ) [ 000000000000000000000000011100000]
i5                  (phi              ) [ 000000000000000000000000000010000]
phi_mul3            (phi              ) [ 000000000000000000000000000011100]
next_mul4           (add              ) [ 000000000000000000000000010011100]
exitcond7           (icmp             ) [ 000000000000000000000000000011100]
empty_39            (speclooptripcount) [ 000000000000000000000000000000000]
i_6                 (add              ) [ 000000000000000000000000010011100]
stg_177             (br               ) [ 000000000000000000000000000011111]
j6                  (phi              ) [ 000000000000000000000000000001000]
exitcond9           (icmp             ) [ 000000000000000000000000000011100]
empty_40            (speclooptripcount) [ 000000000000000000000000000000000]
j_4                 (add              ) [ 000000000000000000000000000011100]
stg_182             (br               ) [ 000000000000000000000000010011100]
tmp_150_cast        (zext             ) [ 000000000000000000000000000000000]
tmp_185             (add              ) [ 000000000000000000000000000000000]
tmp_198_cast        (zext             ) [ 000000000000000000000000000000000]
tsf_mat_addr        (getelementptr    ) [ 000000000000000000000000000000100]
tmp_186             (load             ) [ 000000000000000000000000000000000]
stg_189             (write            ) [ 000000000000000000000000000000000]
stg_190             (br               ) [ 000000000000000000000000000011100]
i7                  (phi              ) [ 000000000000000000000000000000010]
exitcond            (icmp             ) [ 000000000000000000000000000000011]
empty_41            (speclooptripcount) [ 000000000000000000000000000000000]
i_5                 (add              ) [ 000000000000000000000000000010011]
stg_195             (br               ) [ 000000000000000000000000000000000]
tmp_149             (zext             ) [ 000000000000000000000000000000000]
mean_addr           (getelementptr    ) [ 000000000000000000000000000000001]
stg_199             (ret              ) [ 000000000000000000000000000000000]
tmp_184             (load             ) [ 000000000000000000000000000000000]
stg_201             (write            ) [ 000000000000000000000000000000000]
stg_202             (br               ) [ 000000000000000000000000000010011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_normalize"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_cov"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_svd_pairs"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_rank"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_matrix_multiply_alt2"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="X_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="Y_assign_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Y_assign/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tsf_mat_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tsf_mat/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="pca_sorted_idx_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pca_sorted_idx/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="S_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="S/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="U_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="XXT_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="XXT/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mean_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_V_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_169/27 stg_189/30 stg_201/32 "/>
</bind>
</comp>

<comp id="159" class="1004" name="X_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="18" slack="0"/>
<pin id="163" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_addr/11 "/>
</bind>
</comp>

<comp id="165" class="1004" name="stg_100_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="18" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_100/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="pca_sorted_idx_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pca_sorted_idx_addr/12 "/>
</bind>
</comp>

<comp id="176" class="1004" name="stg_110_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_110/12 "/>
</bind>
</comp>

<comp id="181" class="1004" name="S_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="20" slack="0"/>
<pin id="185" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr/14 "/>
</bind>
</comp>

<comp id="187" class="1004" name="U_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="20" slack="0"/>
<pin id="191" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="V_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="20" slack="0"/>
<pin id="197" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr/14 "/>
</bind>
</comp>

<comp id="199" class="1004" name="XXT_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="20" slack="0"/>
<pin id="203" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="XXT_addr/14 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="20" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_132/14 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="20" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_133/14 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="20" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_134/14 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="20" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_135/14 "/>
</bind>
</comp>

<comp id="229" class="1004" name="Y_assign_addr_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="12" slack="0"/>
<pin id="233" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Y_assign_addr/26 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="238" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_183/26 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tsf_mat_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="14" slack="0"/>
<pin id="245" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tsf_mat_addr/29 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="14" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_186/29 "/>
</bind>
</comp>

<comp id="253" class="1004" name="mean_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_addr/31 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="262" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_184/31 "/>
</bind>
</comp>

<comp id="265" class="1005" name="test_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="test (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="test_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="test/2 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="1"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="i_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="8" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="287" class="1005" name="j_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="1"/>
<pin id="289" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="j_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="298" class="1005" name="i_0_i_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="1"/>
<pin id="300" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_0_i_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/12 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="1"/>
<pin id="311" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="i1_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="10" slack="0"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/13 "/>
</bind>
</comp>

<comp id="320" class="1005" name="phi_mul_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="20" slack="1"/>
<pin id="322" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="phi_mul_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="20" slack="0"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/13 "/>
</bind>
</comp>

<comp id="332" class="1005" name="j2_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="j2_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/14 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i3_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="1"/>
<pin id="345" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="i3_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/25 "/>
</bind>
</comp>

<comp id="354" class="1005" name="phi_mul1_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="1"/>
<pin id="356" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="phi_mul1_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="12" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/25 "/>
</bind>
</comp>

<comp id="366" class="1005" name="j4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="j4_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="1" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/26 "/>
</bind>
</comp>

<comp id="377" class="1005" name="i5_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="1"/>
<pin id="379" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="i5_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/28 "/>
</bind>
</comp>

<comp id="388" class="1005" name="phi_mul3_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="1"/>
<pin id="390" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul3 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="phi_mul3_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="14" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul3/28 "/>
</bind>
</comp>

<comp id="400" class="1005" name="j6_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j6 (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="j6_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="1" slack="1"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6/29 "/>
</bind>
</comp>

<comp id="411" class="1005" name="i7_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="1"/>
<pin id="413" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i7 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="i7_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="1" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i7/31 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_dut_svd_pairs_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="0" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="427" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="428" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_144/19 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_dut_cov_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="0" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_142/17 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_dut_normalize_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="0" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_119/13 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_dut_matrix_multiply_alt2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="0" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_148/23 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_dut_rank_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="0" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="455" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_146/21 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="tmp_142/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exitcond1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="7" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="test_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="test_1/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="exitcond2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="7" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="482" class="1004" name="i_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_140_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="10" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_140/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="j_cast_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="exitcond4_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="j_1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="3" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="Lo_assign_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Lo_assign/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="Hi_assign_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="0"/>
<pin id="526" dir="0" index="1" bw="4" slack="0"/>
<pin id="527" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="Hi_assign/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_164_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_164/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_165_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_165/4 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_166_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_166/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_167_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="1"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="0" index="3" bw="1" slack="0"/>
<pin id="549" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_167/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_168_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="0" index="1" bw="5" slack="0"/>
<pin id="556" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_168/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_169_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="0"/>
<pin id="561" dir="0" index="1" bw="6" slack="0"/>
<pin id="562" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_169/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_170_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="5" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_170/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_172_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="6" slack="0"/>
<pin id="574" dir="0" index="2" bw="6" slack="0"/>
<pin id="575" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_172/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_173_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="32" slack="1"/>
<pin id="583" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_173/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_174_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="6" slack="0"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_174/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_175_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="6" slack="0"/>
<pin id="596" dir="0" index="1" bw="6" slack="0"/>
<pin id="597" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_175/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_176_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="6" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_176/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_177_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="0"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_177/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_178_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="6" slack="0"/>
<pin id="611" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_178/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_179_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="6" slack="0"/>
<pin id="617" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_179/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="p_Result_s_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_143_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="1"/>
<pin id="628" dir="0" index="1" bw="3" slack="0"/>
<pin id="629" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_143/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_144_cast_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="1"/>
<pin id="633" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_144_cast/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_180_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="0" index="1" bw="10" slack="0"/>
<pin id="637" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_180/5 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_181_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="3"/>
<pin id="642" dir="0" index="1" bw="18" slack="0"/>
<pin id="643" dir="1" index="2" bw="18" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_181/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_191_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="18" slack="6"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_191_cast/11 "/>
</bind>
</comp>

<comp id="649" class="1004" name="i_0_i_cast8_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="0"/>
<pin id="651" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_i_cast8/12 "/>
</bind>
</comp>

<comp id="654" class="1004" name="exitcond10_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="0"/>
<pin id="656" dir="0" index="1" bw="9" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/12 "/>
</bind>
</comp>

<comp id="660" class="1004" name="i_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="10" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/12 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_s_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="0"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="671" class="1004" name="next_mul_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="20" slack="0"/>
<pin id="673" dir="0" index="1" bw="11" slack="0"/>
<pin id="674" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/13 "/>
</bind>
</comp>

<comp id="677" class="1004" name="exitcond3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="10" slack="0"/>
<pin id="679" dir="0" index="1" bw="9" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/13 "/>
</bind>
</comp>

<comp id="683" class="1004" name="i_3_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="10" slack="0"/>
<pin id="685" dir="0" index="1" bw="1" slack="0"/>
<pin id="686" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/13 "/>
</bind>
</comp>

<comp id="689" class="1004" name="exitcond6_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="0"/>
<pin id="691" dir="0" index="1" bw="9" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/14 "/>
</bind>
</comp>

<comp id="695" class="1004" name="j_2_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="10" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/14 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_146_cast_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="10" slack="0"/>
<pin id="703" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_146_cast/14 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_171_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="20" slack="1"/>
<pin id="707" dir="0" index="1" bw="10" slack="0"/>
<pin id="708" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_171/14 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_193_cast_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="20" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_193_cast/14 "/>
</bind>
</comp>

<comp id="719" class="1004" name="next_mul2_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="12" slack="0"/>
<pin id="721" dir="0" index="1" bw="9" slack="0"/>
<pin id="722" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/25 "/>
</bind>
</comp>

<comp id="725" class="1004" name="exitcond5_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="5" slack="0"/>
<pin id="727" dir="0" index="1" bw="5" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/25 "/>
</bind>
</comp>

<comp id="731" class="1004" name="i_4_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="5" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/25 "/>
</bind>
</comp>

<comp id="737" class="1004" name="exitcond8_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="0" index="1" bw="7" slack="0"/>
<pin id="740" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/26 "/>
</bind>
</comp>

<comp id="743" class="1004" name="j_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="0" index="1" bw="1" slack="0"/>
<pin id="746" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/26 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_148_cast_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="8" slack="0"/>
<pin id="751" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_148_cast/26 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_182_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="12" slack="1"/>
<pin id="755" dir="0" index="1" bw="8" slack="0"/>
<pin id="756" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_182/26 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_195_cast_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="12" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_195_cast/26 "/>
</bind>
</comp>

<comp id="764" class="1004" name="next_mul4_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="14" slack="0"/>
<pin id="766" dir="0" index="1" bw="11" slack="0"/>
<pin id="767" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul4/28 "/>
</bind>
</comp>

<comp id="770" class="1004" name="exitcond7_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="5" slack="0"/>
<pin id="772" dir="0" index="1" bw="5" slack="0"/>
<pin id="773" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/28 "/>
</bind>
</comp>

<comp id="776" class="1004" name="i_6_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/28 "/>
</bind>
</comp>

<comp id="782" class="1004" name="exitcond9_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="0"/>
<pin id="784" dir="0" index="1" bw="9" slack="0"/>
<pin id="785" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/29 "/>
</bind>
</comp>

<comp id="788" class="1004" name="j_4_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="10" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/29 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_150_cast_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="10" slack="0"/>
<pin id="796" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_150_cast/29 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_185_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="14" slack="1"/>
<pin id="800" dir="0" index="1" bw="10" slack="0"/>
<pin id="801" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_185/29 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_198_cast_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="14" slack="0"/>
<pin id="806" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_198_cast/29 "/>
</bind>
</comp>

<comp id="809" class="1004" name="exitcond_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="10" slack="0"/>
<pin id="811" dir="0" index="1" bw="9" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/31 "/>
</bind>
</comp>

<comp id="815" class="1004" name="i_5_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="10" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/31 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_149_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="10" slack="0"/>
<pin id="823" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_149/31 "/>
</bind>
</comp>

<comp id="829" class="1005" name="test_1_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="test_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="tmp_cast_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="18" slack="3"/>
<pin id="836" dir="1" index="1" bw="18" slack="3"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="842" class="1005" name="i_2_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="847" class="1005" name="tmp_V_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="853" class="1005" name="tmp_140_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="10" slack="1"/>
<pin id="855" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_140 "/>
</bind>
</comp>

<comp id="861" class="1005" name="j_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="3" slack="0"/>
<pin id="863" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="p_Result_s_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="871" class="1005" name="tmp_143_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="10" slack="1"/>
<pin id="873" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_143 "/>
</bind>
</comp>

<comp id="876" class="1005" name="tmp_181_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="18" slack="6"/>
<pin id="878" dir="1" index="1" bw="18" slack="6"/>
</pin_list>
<bind>
<opset="tmp_181 "/>
</bind>
</comp>

<comp id="881" class="1005" name="tmp_142_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_142 "/>
</bind>
</comp>

<comp id="889" class="1005" name="i_1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="10" slack="0"/>
<pin id="891" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="next_mul_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="20" slack="0"/>
<pin id="896" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="902" class="1005" name="i_3_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="0"/>
<pin id="904" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="910" class="1005" name="j_2_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="10" slack="0"/>
<pin id="912" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="915" class="1005" name="S_addr_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="20" slack="1"/>
<pin id="917" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="S_addr "/>
</bind>
</comp>

<comp id="920" class="1005" name="U_addr_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="20" slack="1"/>
<pin id="922" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="U_addr "/>
</bind>
</comp>

<comp id="925" class="1005" name="V_addr_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="20" slack="1"/>
<pin id="927" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="V_addr "/>
</bind>
</comp>

<comp id="930" class="1005" name="XXT_addr_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="20" slack="1"/>
<pin id="932" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="XXT_addr "/>
</bind>
</comp>

<comp id="935" class="1005" name="next_mul2_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="12" slack="0"/>
<pin id="937" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="943" class="1005" name="i_4_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="5" slack="0"/>
<pin id="945" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="951" class="1005" name="j_3_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="956" class="1005" name="Y_assign_addr_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="12" slack="1"/>
<pin id="958" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Y_assign_addr "/>
</bind>
</comp>

<comp id="961" class="1005" name="next_mul4_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="14" slack="0"/>
<pin id="963" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="next_mul4 "/>
</bind>
</comp>

<comp id="969" class="1005" name="i_6_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="5" slack="0"/>
<pin id="971" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="977" class="1005" name="j_4_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="10" slack="0"/>
<pin id="979" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="982" class="1005" name="tsf_mat_addr_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="14" slack="1"/>
<pin id="984" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tsf_mat_addr "/>
</bind>
</comp>

<comp id="990" class="1005" name="i_5_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="10" slack="0"/>
<pin id="992" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="995" class="1005" name="mean_addr_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="10" slack="1"/>
<pin id="997" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mean_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="104" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="66" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="66" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="66" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="82" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="210"><net_src comp="181" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="82" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="216"><net_src comp="187" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="82" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="222"><net_src comp="193" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="82" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="228"><net_src comp="199" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="235" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="247" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="66" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="259" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="68" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="68" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="76" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="324" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="335"><net_src comp="68" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="346"><net_src comp="92" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="94" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="358" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="369"><net_src comp="24" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="380"><net_src comp="92" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="106" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="392" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="403"><net_src comp="68" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="429"><net_src comp="86" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="435"><net_src comp="84" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="441"><net_src comp="80" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="448"><net_src comp="90" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="456"><net_src comp="88" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="464"><net_src comp="269" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="26" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="269" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="32" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="269" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="280" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="280" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="32" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="40" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="280" pin="4"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="42" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="291" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="291" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="46" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="291" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="50" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="291" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="52" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="44" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="54" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="516" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="516" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="524" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="56" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="58" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="552"><net_src comp="8" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="557"><net_src comp="536" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="540" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="536" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="60" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="540" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="536" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="530" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="553" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="565" pin="2"/><net_sink comp="571" pin=2"/></net>

<net id="584"><net_src comp="530" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="544" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="591"><net_src comp="530" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="559" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="536" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="60" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="571" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="603"><net_src comp="586" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="594" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="579" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="600" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="62" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="604" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="608" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="614" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="496" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="638"><net_src comp="64" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="631" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="648"><net_src comp="645" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="652"><net_src comp="302" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="658"><net_src comp="302" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="70" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="302" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="74" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="302" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="675"><net_src comp="324" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="78" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="313" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="70" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="313" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="74" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="336" pin="4"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="70" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="336" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="74" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="336" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="320" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="714"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="723"><net_src comp="358" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="96" pin="0"/><net_sink comp="719" pin=1"/></net>

<net id="729"><net_src comp="347" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="98" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="347" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="102" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="370" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="26" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="370" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="32" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="370" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="354" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="768"><net_src comp="392" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="108" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="381" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="98" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="381" pin="4"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="102" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="404" pin="4"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="70" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="404" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="74" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="404" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="802"><net_src comp="388" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="794" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="813"><net_src comp="415" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="70" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="415" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="74" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="415" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="832"><net_src comp="466" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="837"><net_src comp="472" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="845"><net_src comp="482" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="850"><net_src comp="146" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="579" pin=2"/></net>

<net id="856"><net_src comp="488" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="864"><net_src comp="506" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="869"><net_src comp="620" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="874"><net_src comp="626" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="879"><net_src comp="640" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="884"><net_src comp="457" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="892"><net_src comp="660" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="897"><net_src comp="671" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="905"><net_src comp="683" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="913"><net_src comp="695" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="918"><net_src comp="181" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="923"><net_src comp="187" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="928"><net_src comp="193" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="933"><net_src comp="199" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="938"><net_src comp="719" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="946"><net_src comp="731" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="954"><net_src comp="743" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="959"><net_src comp="229" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="964"><net_src comp="764" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="972"><net_src comp="776" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="980"><net_src comp="788" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="985"><net_src comp="241" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="993"><net_src comp="815" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="998"><net_src comp="253" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="259" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {27 30 32 }
 - Input state : 
	Port: dut : strm_in_V_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		test_1 : 1
		stg_52 : 2
		tmp_cast : 1
	State 3
		exitcond2 : 1
		i_2 : 1
		stg_59 : 2
		tmp_140 : 1
	State 4
		j_cast : 1
		exitcond4 : 1
		j_1 : 1
		stg_68 : 2
		tmp : 1
		Lo_assign : 2
		Hi_assign : 3
		tmp_164 : 3
		tmp_165 : 3
		tmp_166 : 3
		tmp_168 : 4
		tmp_169 : 4
		tmp_170 : 4
		tmp_172 : 5
		tmp_173 : 4
		tmp_174 : 4
		tmp_175 : 6
		tmp_176 : 5
		tmp_177 : 7
		tmp_178 : 6
		tmp_179 : 8
		p_Result_s : 9
		tmp_143 : 2
	State 5
		tmp_180 : 1
		tmp_181 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		X_addr : 1
		stg_100 : 2
	State 12
		i_0_i_cast8 : 1
		exitcond10 : 1
		i_1 : 1
		stg_107 : 2
		tmp_s : 1
		pca_sorted_idx_addr : 2
		stg_110 : 3
	State 13
		next_mul : 1
		exitcond3 : 1
		i_3 : 1
		stg_118 : 2
	State 14
		exitcond6 : 1
		j_2 : 1
		stg_124 : 2
		tmp_146_cast : 1
		tmp_171 : 2
		tmp_193_cast : 3
		S_addr : 4
		U_addr : 4
		V_addr : 4
		XXT_addr : 4
		stg_132 : 5
		stg_133 : 5
		stg_134 : 5
		stg_135 : 5
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		next_mul2 : 1
		exitcond5 : 1
		i_4 : 1
		stg_157 : 2
	State 26
		exitcond8 : 1
		j_3 : 1
		stg_162 : 2
		tmp_148_cast : 1
		tmp_182 : 2
		tmp_195_cast : 3
		Y_assign_addr : 4
		tmp_183 : 5
	State 27
		stg_169 : 1
	State 28
		next_mul4 : 1
		exitcond7 : 1
		i_6 : 1
		stg_177 : 2
	State 29
		exitcond9 : 1
		j_4 : 1
		stg_182 : 2
		tmp_150_cast : 1
		tmp_185 : 2
		tmp_198_cast : 3
		tsf_mat_addr : 4
		tmp_186 : 5
	State 30
		stg_189 : 1
	State 31
		exitcond : 1
		i_5 : 1
		stg_195 : 2
		tmp_149 : 1
		mean_addr : 2
		tmp_184 : 3
	State 32
		stg_201 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |       grp_dut_svd_pairs_fu_422      |  12304  |    48   | 163.298 |  10625  |  12162  |
|          |          grp_dut_cov_fu_430         |   2560  |    8    |  18.852 |   1898  |   2332  |
|   call   |       grp_dut_normalize_fu_436      |    0    |    2    |  7.855  |   1314  |   1606  |
|          | grp_dut_matrix_multiply_alt2_fu_442 |    8    |    8    |  9.426  |   691   |   987   |
|          |         grp_dut_rank_fu_449         |    0    |    2    |  10.997 |   522   |   464   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|  uitofp  |              grp_fu_457             |    0    |    0    |    0    |   340   |   554   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |            test_1_fu_466            |    0    |    0    |    0    |    0    |    8    |
|          |              i_2_fu_482             |    0    |    0    |    0    |    0    |    8    |
|          |              j_1_fu_506             |    0    |    0    |    0    |    0    |    3    |
|          |            tmp_143_fu_626           |    0    |    0    |    0    |    0    |    10   |
|          |            tmp_181_fu_640           |    0    |    0    |    0    |    0    |    18   |
|          |              i_1_fu_660             |    0    |    0    |    0    |    0    |    10   |
|          |           next_mul_fu_671           |    0    |    0    |    0    |    0    |    20   |
|          |              i_3_fu_683             |    0    |    0    |    0    |    0    |    10   |
|          |              j_2_fu_695             |    0    |    0    |    0    |    0    |    10   |
|    add   |            tmp_171_fu_705           |    0    |    0    |    0    |    0    |    20   |
|          |           next_mul2_fu_719          |    0    |    0    |    0    |    0    |    12   |
|          |              i_4_fu_731             |    0    |    0    |    0    |    0    |    5    |
|          |              j_3_fu_743             |    0    |    0    |    0    |    0    |    8    |
|          |            tmp_182_fu_753           |    0    |    0    |    0    |    0    |    12   |
|          |           next_mul4_fu_764          |    0    |    0    |    0    |    0    |    14   |
|          |              i_6_fu_776             |    0    |    0    |    0    |    0    |    5    |
|          |              j_4_fu_788             |    0    |    0    |    0    |    0    |    10   |
|          |            tmp_185_fu_798           |    0    |    0    |    0    |    0    |    14   |
|          |              i_5_fu_815             |    0    |    0    |    0    |    0    |    10   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   lshr   |            tmp_178_fu_608           |    0    |    0    |    0    |    0    |    88   |
|          |            tmp_179_fu_614           |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_172_fu_571           |    0    |    0    |    0    |    0    |    6    |
|  select  |            tmp_173_fu_579           |    0    |    0    |    0    |    0    |    32   |
|          |            tmp_174_fu_586           |    0    |    0    |    0    |    0    |    6    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    and   |          p_Result_s_fu_620          |    0    |    0    |    0    |    0    |    44   |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |           exitcond1_fu_460          |    0    |    0    |    0    |    0    |    3    |
|          |           exitcond2_fu_476          |    0    |    0    |    0    |    0    |    3    |
|          |           exitcond4_fu_500          |    0    |    0    |    0    |    0    |    2    |
|          |            tmp_164_fu_530           |    0    |    0    |    0    |    0    |    2    |
|          |          exitcond10_fu_654          |    0    |    0    |    0    |    0    |    4    |
|   icmp   |           exitcond3_fu_677          |    0    |    0    |    0    |    0    |    4    |
|          |           exitcond6_fu_689          |    0    |    0    |    0    |    0    |    4    |
|          |           exitcond5_fu_725          |    0    |    0    |    0    |    0    |    2    |
|          |           exitcond8_fu_737          |    0    |    0    |    0    |    0    |    3    |
|          |           exitcond7_fu_770          |    0    |    0    |    0    |    0    |    2    |
|          |           exitcond9_fu_782          |    0    |    0    |    0    |    0    |    4    |
|          |           exitcond_fu_809           |    0    |    0    |    0    |    0    |    4    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_168_fu_553           |    0    |    0    |    0    |    0    |    5    |
|    sub   |            tmp_170_fu_565           |    0    |    0    |    0    |    0    |    5    |
|          |            tmp_175_fu_594           |    0    |    0    |    0    |    0    |    6    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    xor   |            tmp_169_fu_559           |    0    |    0    |    0    |    0    |    8    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    mul   |            tmp_180_fu_634           |    0    |    1    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   read   |          tmp_V_read_fu_146          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   write  |           grp_write_fu_152          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_cast_fu_472           |    0    |    0    |    0    |    0    |    0    |
|          |            j_cast_fu_496            |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_165_fu_536           |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_166_fu_540           |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_176_fu_600           |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_177_fu_604           |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_144_cast_fu_631         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_191_cast_fu_645         |    0    |    0    |    0    |    0    |    0    |
|   zext   |          i_0_i_cast8_fu_649         |    0    |    0    |    0    |    0    |    0    |
|          |             tmp_s_fu_666            |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_146_cast_fu_701         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_193_cast_fu_711         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_148_cast_fu_749         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_195_cast_fu_759         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_150_cast_fu_794         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_198_cast_fu_804         |    0    |    0    |    0    |    0    |    0    |
|          |            tmp_149_fu_821           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|            tmp_140_fu_488           |    0    |    0    |    0    |    0    |    0    |
|          |           Lo_assign_fu_516          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |              tmp_fu_512             |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|    or    |           Hi_assign_fu_524          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|partselect|            tmp_167_fu_544           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                     |  14872  |    69   | 210.428 |  15390  |  18557  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|       S      |  2048  |   64   |    0   |
|       U      |  2048  |   64   |    0   |
|       V      |  2048  |   64   |    0   |
|       X      |   512  |    0   |    0   |
|      XXT     |  2048  |   64   |    0   |
|   Y_assign   |    8   |    0   |    0   |
|     mean     |    2   |    0   |    0   |
|pca_sorted_idx|    2   |    0   |    0   |
|    tsf_mat   |   32   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |  8748  |   256  |    0   |
+--------------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    S_addr_reg_915   |   20   |
|    U_addr_reg_920   |   20   |
|    V_addr_reg_925   |   20   |
|   XXT_addr_reg_930  |   20   |
|Y_assign_addr_reg_956|   12   |
|      i1_reg_309     |   10   |
|      i3_reg_343     |    5   |
|      i5_reg_377     |    5   |
|      i7_reg_411     |   10   |
|    i_0_i_reg_298    |   10   |
|     i_1_reg_889     |   10   |
|     i_2_reg_842     |    8   |
|     i_3_reg_902     |   10   |
|     i_4_reg_943     |    5   |
|     i_5_reg_990     |   10   |
|     i_6_reg_969     |    5   |
|      i_reg_276      |    8   |
|      j2_reg_332     |   10   |
|      j4_reg_366     |    8   |
|      j6_reg_400     |   10   |
|     j_1_reg_861     |    3   |
|     j_2_reg_910     |   10   |
|     j_3_reg_951     |    8   |
|     j_4_reg_977     |   10   |
|      j_reg_287      |    3   |
|  mean_addr_reg_995  |   10   |
|  next_mul2_reg_935  |   12   |
|  next_mul4_reg_961  |   14   |
|   next_mul_reg_894  |   20   |
|  p_Result_s_reg_866 |   32   |
|   phi_mul1_reg_354  |   12   |
|   phi_mul3_reg_388  |   14   |
|   phi_mul_reg_320   |   20   |
|    test_1_reg_829   |    8   |
|     test_reg_265    |    8   |
|   tmp_140_reg_853   |   10   |
|   tmp_142_reg_881   |   32   |
|   tmp_143_reg_871   |   10   |
|   tmp_181_reg_876   |   18   |
|    tmp_V_reg_847    |   32   |
|   tmp_cast_reg_834  |   18   |
| tsf_mat_addr_reg_982|   14   |
+---------------------+--------+
|        Total        |   534  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_152 |  p2  |   3  |  32  |   96   ||    32   |
| grp_access_fu_205 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_211 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_217 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_223 |  p0  |   2  |  20  |   40   ||    20   |
| grp_access_fu_235 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_247 |  p0  |   2  |  14  |   28   ||    14   |
| grp_access_fu_259 |  p0  |   2  |  10  |   20   ||    10   |
|  phi_mul_reg_320  |  p0  |   2  |  20  |   40   ||    20   |
|  phi_mul1_reg_354 |  p0  |   2  |  12  |   24   ||    12   |
|  phi_mul3_reg_388 |  p0  |   2  |  14  |   28   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   420  ||  17.281 ||   194   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |  14872 |   69   |   210  |  15390 |  18557 |
|   Memory  |  8748  |    -   |    -   |   256  |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   194  |
|  Register |    -   |    -   |    -   |   534  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  23620 |   69   |   227  |  16180 |  18751 |
+-----------+--------+--------+--------+--------+--------+
