{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770977666199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2025  Altera Corporation. All rights reserved. " "Copyright (C) 2025  Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Altera Quartus Prime License Agreement, " "Subscription Agreement, the Altera Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Altera IP License Agreement, or other applicable license " "the Altera IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera and sold by Altera or its authorized distributors.  Please " "Altera and sold by Altera or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the Altera Software License Subscription Agreements  " "refer to the Altera Software License Subscription Agreements " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "on the Quartus Prime software download page. " "on the Quartus Prime software download page." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 15:44:25 2026 " "Processing started: Fri Feb 13 15:44:25 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770977666199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1770977666199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=CPU.sdc CPU --do_report_timing " "Command: quartus_sta --sdc=CPU.sdc CPU --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1770977666200 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1770977666321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1770977666473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1770977666473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770977666525 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770977666525 ""}
{ "Info" "ISTA_SDC_FOUND" "CPU.sdc " "Reading SDC File: 'CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1770977666910 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1770977666923 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1770977666950 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1770977666988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1770977666988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.493 " "Worst-case setup slack is -0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977666991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977666991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -0.629 CLK  " "   -0.493              -0.629 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977666991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770977666991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.659 " "Worst-case hold slack is 0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977666997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977666997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 CLK  " "    0.659               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977666997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770977666997 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770977667004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770977667010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.251 " "Worst-case minimum pulse width slack is 7.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.251               0.000 CLK  " "    7.251               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770977667014 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.493 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.493" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667079 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667079 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667079 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.493 (VIOLATED) " "Path #1: Setup slack is -0.493 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:pc\|register:a0\|dffg:my_dff\|q " "From Node    : PC:pc\|register:a0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q " "To Node      : mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.059      3.059  R        clock network delay " "     3.059      3.059  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.291      0.232     uTco  PC:pc\|register:a0\|dffg:my_dff\|q " "     3.291      0.232     uTco  PC:pc\|register:a0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.291      0.000 FF  CELL  pc\|a0\|my_dff\|q\|q " "     3.291      0.000 FF  CELL  pc\|a0\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.337      1.046 FF    IC  IMEM\|ram~310\|datab " "     4.337      1.046 FF    IC  IMEM\|ram~310\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.762      0.425 FF  CELL  IMEM\|ram~310\|combout " "     4.762      0.425 FF  CELL  IMEM\|ram~310\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.990      0.228 FF    IC  IMEM\|ram~311\|datad " "     4.990      0.228 FF    IC  IMEM\|ram~311\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.140      0.150 FR  CELL  IMEM\|ram~311\|combout " "     5.140      0.150 FR  CELL  IMEM\|ram~311\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.090      0.950 RR    IC  IMEM\|ram~312\|datad " "     6.090      0.950 RR    IC  IMEM\|ram~312\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.245      0.155 RR  CELL  IMEM\|ram~312\|combout " "     6.245      0.155 RR  CELL  IMEM\|ram~312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.449      0.204 RR    IC  IMEM\|ram~315\|datad " "     6.449      0.204 RR    IC  IMEM\|ram~315\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.588      0.139 RF  CELL  IMEM\|ram~315\|combout " "     6.588      0.139 RF  CELL  IMEM\|ram~315\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.104      0.516 FF    IC  OpDec\|DMEM_S_ADD~5\|dataa " "     7.104      0.516 FF    IC  OpDec\|DMEM_S_ADD~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.528      0.424 FF  CELL  OpDec\|DMEM_S_ADD~5\|combout " "     7.528      0.424 FF  CELL  OpDec\|DMEM_S_ADD~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.763      0.235 FF    IC  OpDec\|DMEM_S_ADD~4\|datac " "     7.763      0.235 FF    IC  OpDec\|DMEM_S_ADD~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.023      0.260 FR  CELL  OpDec\|DMEM_S_ADD~4\|combout " "     8.023      0.260 FR  CELL  OpDec\|DMEM_S_ADD~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.242      0.219 RR    IC  indexer\|Add0~2\|datad " "     8.242      0.219 RR    IC  indexer\|Add0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.381      0.139 RF  CELL  indexer\|Add0~2\|combout " "     8.381      0.139 RF  CELL  indexer\|Add0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.341      0.960 FF    IC  DMEM\|ram~64\|dataa " "     9.341      0.960 FF    IC  DMEM\|ram~64\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.753      0.412 FR  CELL  DMEM\|ram~64\|combout " "     9.753      0.412 FR  CELL  DMEM\|ram~64\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.959      0.206 RR    IC  DMEM\|ram~65\|datad " "     9.959      0.206 RR    IC  DMEM\|ram~65\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.114      0.155 RR  CELL  DMEM\|ram~65\|combout " "    10.114      0.155 RR  CELL  DMEM\|ram~65\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.048      0.934 RR    IC  DMEM\|ram~68\|datac " "    11.048      0.934 RR    IC  DMEM\|ram~68\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.335      0.287 RR  CELL  DMEM\|ram~68\|combout " "    11.335      0.287 RR  CELL  DMEM\|ram~68\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.561      0.226 RR    IC  SALU\|Out\[0\]~3\|datac " "    11.561      0.226 RR    IC  SALU\|Out\[0\]~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.846      0.285 RR  CELL  SALU\|Out\[0\]~3\|combout " "    11.846      0.285 RR  CELL  SALU\|Out\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.956      1.110 RR    IC  alu\|ls\|Mux8~0\|datac " "    12.956      1.110 RR    IC  alu\|ls\|Mux8~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.243      0.287 RR  CELL  alu\|ls\|Mux8~0\|combout " "    13.243      0.287 RR  CELL  alu\|ls\|Mux8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.448      0.205 RR    IC  alu\|ls\|Mux8~1\|datad " "    13.448      0.205 RR    IC  alu\|ls\|Mux8~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.587      0.139 RF  CELL  alu\|ls\|Mux8~1\|combout " "    13.587      0.139 RF  CELL  alu\|ls\|Mux8~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.295      0.708 FF    IC  alu\|cs\|Out\[2\]~7\|datac " "    14.295      0.708 FF    IC  alu\|cs\|Out\[2\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.576      0.281 FF  CELL  alu\|cs\|Out\[2\]~7\|combout " "    14.576      0.281 FF  CELL  alu\|cs\|Out\[2\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.809      0.233 FF    IC  alu\|cs\|Out\[2\]~8\|datac " "    14.809      0.233 FF    IC  alu\|cs\|Out\[2\]~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.089      0.280 FF  CELL  alu\|cs\|Out\[2\]~8\|combout " "    15.089      0.280 FF  CELL  alu\|cs\|Out\[2\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.508      0.419 FF    IC  alu\|mux1\|F~9\|dataa " "    15.508      0.419 FF    IC  alu\|mux1\|F~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.908      0.400 FF  CELL  alu\|mux1\|F~9\|combout " "    15.908      0.400 FF  CELL  alu\|mux1\|F~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.144      0.236 FF    IC  alu\|mux1\|F~10\|datac " "    16.144      0.236 FF    IC  alu\|mux1\|F~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.425      0.281 FF  CELL  alu\|mux1\|F~10\|combout " "    16.425      0.281 FF  CELL  alu\|mux1\|F~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.655      0.230 FF    IC  WMR\|Out\[2\]~4\|datad " "    16.655      0.230 FF    IC  WMR\|Out\[2\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.780      0.125 FF  CELL  WMR\|Out\[2\]~4\|combout " "    16.780      0.125 FF  CELL  WMR\|Out\[2\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.015      0.235 FF    IC  WMR\|Out\[2\]~5\|datac " "    17.015      0.235 FF    IC  WMR\|Out\[2\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.296      0.281 FF  CELL  WMR\|Out\[2\]~5\|combout " "    17.296      0.281 FF  CELL  WMR\|Out\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.068      0.772 FF    IC  MReg\|IX\|reg2\|my_dff\|q\|asdata " "    18.068      0.772 FF    IC  MReg\|IX\|reg2\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.469      0.401 FF  CELL  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q " "    18.469      0.401 FF  CELL  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           latch edge time " "    15.000     15.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.946      2.946  R        clock network delay " "    17.946      2.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.978      0.032           clock pessimism removed " "    17.978      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.958     -0.020           clock uncertainty " "    17.958     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.976      0.018     uTsu  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q " "    17.976      0.018     uTsu  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.469 " "Data Arrival Time  :    18.469" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.976 " "Data Required Time :    17.976" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.493 (VIOLATED) " "Slack              :    -0.493 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667080 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667080 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.659 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.659" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667086 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667086 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667086 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.659  " "Path #1: Hold slack is 0.659 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:pc\|register:a2\|dffg:my_dff\|q " "From Node    : PC:pc\|register:a2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:pc\|register:a1\|dffg:my_dff\|q " "To Node      : PC:pc\|register:a1\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.947      2.947  R        clock network delay " "     2.947      2.947  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.179      0.232     uTco  PC:pc\|register:a2\|dffg:my_dff\|q " "     3.179      0.232     uTco  PC:pc\|register:a2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.179      0.000 RR  CELL  pc\|a2\|my_dff\|q\|q " "     3.179      0.000 RR  CELL  pc\|a2\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.539      0.360 RR    IC  pc\|iReg\[2\]\|datac " "     3.539      0.360 RR    IC  pc\|iReg\[2\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.796      0.257 RF  CELL  pc\|iReg\[2\]\|combout " "     3.796      0.257 RF  CELL  pc\|iReg\[2\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.796      0.000 FF    IC  pc\|a1\|my_dff\|q\|d " "     3.796      0.000 FF    IC  pc\|a1\|my_dff\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.872      0.076 FF  CELL  PC:pc\|register:a1\|dffg:my_dff\|q " "     3.872      0.076 FF  CELL  PC:pc\|register:a1\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.059      3.059  R        clock network delay " "     3.059      3.059  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.027     -0.032           clock pessimism removed " "     3.027     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.027      0.000           clock uncertainty " "     3.027      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.213      0.186      uTh  PC:pc\|register:a1\|dffg:my_dff\|q " "     3.213      0.186      uTh  PC:pc\|register:a1\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.872 " "Data Arrival Time  :     3.872" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.213 " "Data Required Time :     3.213" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.659  " "Slack              :     0.659 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667087 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667087 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770977667088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.781 " "Worst-case setup slack is 0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 CLK  " "    0.781               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770977667169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.595 " "Worst-case hold slack is 0.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.595               0.000 CLK  " "    0.595               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770977667178 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770977667183 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770977667191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.274 " "Worst-case minimum pulse width slack is 7.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.274               0.000 CLK  " "    7.274               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770977667195 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.781 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.781" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667268 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667268 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.781  " "Path #1: Setup slack is 0.781 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:pc\|register:a0\|dffg:my_dff\|q " "From Node    : PC:pc\|register:a0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q " "To Node      : mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.776      2.776  R        clock network delay " "     2.776      2.776  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.989      0.213     uTco  PC:pc\|register:a0\|dffg:my_dff\|q " "     2.989      0.213     uTco  PC:pc\|register:a0\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.989      0.000 FF  CELL  pc\|a0\|my_dff\|q\|q " "     2.989      0.000 FF  CELL  pc\|a0\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.920      0.931 FF    IC  IMEM\|ram~310\|datab " "     3.920      0.931 FF    IC  IMEM\|ram~310\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.298      0.378 FF  CELL  IMEM\|ram~310\|combout " "     4.298      0.378 FF  CELL  IMEM\|ram~310\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.505      0.207 FF    IC  IMEM\|ram~311\|datad " "     4.505      0.207 FF    IC  IMEM\|ram~311\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.639      0.134 FR  CELL  IMEM\|ram~311\|combout " "     4.639      0.134 FR  CELL  IMEM\|ram~311\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.538      0.899 RR    IC  IMEM\|ram~312\|datad " "     5.538      0.899 RR    IC  IMEM\|ram~312\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.682      0.144 RR  CELL  IMEM\|ram~312\|combout " "     5.682      0.144 RR  CELL  IMEM\|ram~312\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.870      0.188 RR    IC  IMEM\|ram~315\|datad " "     5.870      0.188 RR    IC  IMEM\|ram~315\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.014      0.144 RR  CELL  IMEM\|ram~315\|combout " "     6.014      0.144 RR  CELL  IMEM\|ram~315\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.492      0.478 RR    IC  OpDec\|DMEM_S_ADD~5\|dataa " "     6.492      0.478 RR    IC  OpDec\|DMEM_S_ADD~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.859      0.367 RR  CELL  OpDec\|DMEM_S_ADD~5\|combout " "     6.859      0.367 RR  CELL  OpDec\|DMEM_S_ADD~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.046      0.187 RR    IC  OpDec\|DMEM_S_ADD~4\|datac " "     7.046      0.187 RR    IC  OpDec\|DMEM_S_ADD~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.291      0.245 RF  CELL  OpDec\|DMEM_S_ADD~4\|combout " "     7.291      0.245 RF  CELL  OpDec\|DMEM_S_ADD~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.516      0.225 FF    IC  indexer\|Add0~2\|datad " "     7.516      0.225 FF    IC  indexer\|Add0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.650      0.134 FR  CELL  indexer\|Add0~2\|combout " "     7.650      0.134 FR  CELL  indexer\|Add0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.493      0.843 RR    IC  DMEM\|ram~64\|dataa " "     8.493      0.843 RR    IC  DMEM\|ram~64\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.882      0.389 RF  CELL  DMEM\|ram~64\|combout " "     8.882      0.389 RF  CELL  DMEM\|ram~64\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.090      0.208 FF    IC  DMEM\|ram~65\|datad " "     9.090      0.208 FF    IC  DMEM\|ram~65\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.224      0.134 FR  CELL  DMEM\|ram~65\|combout " "     9.224      0.134 FR  CELL  DMEM\|ram~65\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.111      0.887 RR    IC  DMEM\|ram~68\|datac " "    10.111      0.887 RR    IC  DMEM\|ram~68\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.376      0.265 RR  CELL  DMEM\|ram~68\|combout " "    10.376      0.265 RR  CELL  DMEM\|ram~68\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.583      0.207 RR    IC  SALU\|Out\[0\]~3\|datac " "    10.583      0.207 RR    IC  SALU\|Out\[0\]~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.846      0.263 RR  CELL  SALU\|Out\[0\]~3\|combout " "    10.846      0.263 RR  CELL  SALU\|Out\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.882      1.036 RR    IC  alu\|ls\|Mux8~0\|datac " "    11.882      1.036 RR    IC  alu\|ls\|Mux8~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.147      0.265 RR  CELL  alu\|ls\|Mux8~0\|combout " "    12.147      0.265 RR  CELL  alu\|ls\|Mux8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.335      0.188 RR    IC  alu\|ls\|Mux8~1\|datad " "    12.335      0.188 RR    IC  alu\|ls\|Mux8~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.479      0.144 RR  CELL  alu\|ls\|Mux8~1\|combout " "    12.479      0.144 RR  CELL  alu\|ls\|Mux8~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.143      0.664 RR    IC  alu\|cs\|Out\[2\]~7\|datac " "    13.143      0.664 RR    IC  alu\|cs\|Out\[2\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.408      0.265 RR  CELL  alu\|cs\|Out\[2\]~7\|combout " "    13.408      0.265 RR  CELL  alu\|cs\|Out\[2\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.593      0.185 RR    IC  alu\|cs\|Out\[2\]~8\|datac " "    13.593      0.185 RR    IC  alu\|cs\|Out\[2\]~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.858      0.265 RR  CELL  alu\|cs\|Out\[2\]~8\|combout " "    13.858      0.265 RR  CELL  alu\|cs\|Out\[2\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.245      0.387 RR    IC  alu\|mux1\|F~9\|dataa " "    14.245      0.387 RR    IC  alu\|mux1\|F~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.591      0.346 RR  CELL  alu\|mux1\|F~9\|combout " "    14.591      0.346 RR  CELL  alu\|mux1\|F~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.778      0.187 RR    IC  alu\|mux1\|F~10\|datac " "    14.778      0.187 RR    IC  alu\|mux1\|F~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.043      0.265 RR  CELL  alu\|mux1\|F~10\|combout " "    15.043      0.265 RR  CELL  alu\|mux1\|F~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.233      0.190 RR    IC  WMR\|Out\[2\]~4\|datad " "    15.233      0.190 RR    IC  WMR\|Out\[2\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.377      0.144 RR  CELL  WMR\|Out\[2\]~4\|combout " "    15.377      0.144 RR  CELL  WMR\|Out\[2\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.564      0.187 RR    IC  WMR\|Out\[2\]~5\|datac " "    15.564      0.187 RR    IC  WMR\|Out\[2\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.829      0.265 RR  CELL  WMR\|Out\[2\]~5\|combout " "    15.829      0.265 RR  CELL  WMR\|Out\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.551      0.722 RR    IC  MReg\|IX\|reg2\|my_dff\|q\|asdata " "    16.551      0.722 RR    IC  MReg\|IX\|reg2\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.921      0.370 RR  CELL  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q " "    16.921      0.370 RR  CELL  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           latch edge time " "    15.000     15.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.675      2.675  R        clock network delay " "    17.675      2.675  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.703      0.028           clock pessimism removed " "    17.703      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.683     -0.020           clock uncertainty " "    17.683     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.702      0.019     uTsu  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q " "    17.702      0.019     uTsu  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.921 " "Data Arrival Time  :    16.921" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.702 " "Data Required Time :    17.702" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.781  " "Slack              :     0.781 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667270 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667270 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.595 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.595" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.595  " "Path #1: Hold slack is 0.595 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:pc\|register:a2\|dffg:my_dff\|q " "From Node    : PC:pc\|register:a2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : PC:pc\|register:a1\|dffg:my_dff\|q " "To Node      : PC:pc\|register:a1\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.677      2.677  R        clock network delay " "     2.677      2.677  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.890      0.213     uTco  PC:pc\|register:a2\|dffg:my_dff\|q " "     2.890      0.213     uTco  PC:pc\|register:a2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.890      0.000 RR  CELL  pc\|a2\|my_dff\|q\|q " "     2.890      0.000 RR  CELL  pc\|a2\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.215      0.325 RR    IC  pc\|iReg\[2\]\|datac " "     3.215      0.325 RR    IC  pc\|iReg\[2\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.449      0.234 RF  CELL  pc\|iReg\[2\]\|combout " "     3.449      0.234 RF  CELL  pc\|iReg\[2\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.449      0.000 FF    IC  pc\|a1\|my_dff\|q\|d " "     3.449      0.000 FF    IC  pc\|a1\|my_dff\|q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.514      0.065 FF  CELL  PC:pc\|register:a1\|dffg:my_dff\|q " "     3.514      0.065 FF  CELL  PC:pc\|register:a1\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.776      2.776  R        clock network delay " "     2.776      2.776  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.748     -0.028           clock pessimism removed " "     2.748     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.748      0.000           clock uncertainty " "     2.748      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.919      0.171      uTh  PC:pc\|register:a1\|dffg:my_dff\|q " "     2.919      0.171      uTh  PC:pc\|register:a1\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.514 " "Data Arrival Time  :     3.514" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.919 " "Data Required Time :     2.919" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.595  " "Slack              :     0.595 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667278 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667278 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1770977667279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.250 " "Worst-case setup slack is 7.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.250               0.000 CLK  " "    7.250               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770977667335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 CLK  " "    0.303               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770977667345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770977667353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1770977667362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 6.922 " "Worst-case minimum pulse width slack is 6.922" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.922               0.000 CLK  " "    6.922               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1770977667369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1770977667369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.250 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.250" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667457 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667457 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.250  " "Path #1: Setup slack is 7.250 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : PC:pc\|register:a3\|dffg:my_dff\|q " "From Node    : PC:pc\|register:a3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q " "To Node      : mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.639      1.639  R        clock network delay " "     1.639      1.639  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.744      0.105     uTco  PC:pc\|register:a3\|dffg:my_dff\|q " "     1.744      0.105     uTco  PC:pc\|register:a3\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.744      0.000 FF  CELL  pc\|a3\|my_dff\|q\|q " "     1.744      0.000 FF  CELL  pc\|a3\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.504      0.760 FF    IC  IMEM\|ram~263\|datad " "     2.504      0.760 FF    IC  IMEM\|ram~263\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.567      0.063 FF  CELL  IMEM\|ram~263\|combout " "     2.567      0.063 FF  CELL  IMEM\|ram~263\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.675      0.108 FF    IC  IMEM\|ram~264\|datad " "     2.675      0.108 FF    IC  IMEM\|ram~264\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.738      0.063 FF  CELL  IMEM\|ram~264\|combout " "     2.738      0.063 FF  CELL  IMEM\|ram~264\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.349      0.611 FF    IC  IMEM\|ram~265\|datac " "     3.349      0.611 FF    IC  IMEM\|ram~265\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.482      0.133 FF  CELL  IMEM\|ram~265\|combout " "     3.482      0.133 FF  CELL  IMEM\|ram~265\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.897      0.415 FF    IC  OpDec\|DMEM_S_ADD~4\|dataa " "     3.897      0.415 FF    IC  OpDec\|DMEM_S_ADD~4\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.110      0.213 FR  CELL  OpDec\|DMEM_S_ADD~4\|combout " "     4.110      0.213 FR  CELL  OpDec\|DMEM_S_ADD~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.208      0.098 RR    IC  indexer\|Add0~2\|datad " "     4.208      0.098 RR    IC  indexer\|Add0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.274      0.066 RF  CELL  indexer\|Add0~2\|combout " "     4.274      0.066 RF  CELL  indexer\|Add0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.785      0.511 FF    IC  DMEM\|ram~64\|dataa " "     4.785      0.511 FF    IC  DMEM\|ram~64\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.990      0.205 FR  CELL  DMEM\|ram~64\|combout " "     4.990      0.205 FR  CELL  DMEM\|ram~64\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.082      0.092 RR    IC  DMEM\|ram~65\|datad " "     5.082      0.092 RR    IC  DMEM\|ram~65\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.148      0.066 RF  CELL  DMEM\|ram~65\|combout " "     5.148      0.066 RF  CELL  DMEM\|ram~65\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.629      0.481 FF    IC  DMEM\|ram~68\|datac " "     5.629      0.481 FF    IC  DMEM\|ram~68\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.762      0.133 FF  CELL  DMEM\|ram~68\|combout " "     5.762      0.133 FF  CELL  DMEM\|ram~68\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.886      0.124 FF    IC  SALU\|Out\[0\]~3\|datac " "     5.886      0.124 FF    IC  SALU\|Out\[0\]~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.019      0.133 FF  CELL  SALU\|Out\[0\]~3\|combout " "     6.019      0.133 FF  CELL  SALU\|Out\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.619      0.600 FF    IC  alu\|ls\|Mux8~0\|datac " "     6.619      0.600 FF    IC  alu\|ls\|Mux8~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.752      0.133 FF  CELL  alu\|ls\|Mux8~0\|combout " "     6.752      0.133 FF  CELL  alu\|ls\|Mux8~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.860      0.108 FF    IC  alu\|ls\|Mux8~1\|datad " "     6.860      0.108 FF    IC  alu\|ls\|Mux8~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.923      0.063 FF  CELL  alu\|ls\|Mux8~1\|combout " "     6.923      0.063 FF  CELL  alu\|ls\|Mux8~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.296      0.373 FF    IC  alu\|cs\|Out\[2\]~7\|datac " "     7.296      0.373 FF    IC  alu\|cs\|Out\[2\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.429      0.133 FF  CELL  alu\|cs\|Out\[2\]~7\|combout " "     7.429      0.133 FF  CELL  alu\|cs\|Out\[2\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.541      0.112 FF    IC  alu\|cs\|Out\[2\]~8\|datac " "     7.541      0.112 FF    IC  alu\|cs\|Out\[2\]~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.674      0.133 FF  CELL  alu\|cs\|Out\[2\]~8\|combout " "     7.674      0.133 FF  CELL  alu\|cs\|Out\[2\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.886      0.212 FF    IC  alu\|mux1\|F~9\|dataa " "     7.886      0.212 FF    IC  alu\|mux1\|F~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.079      0.193 FF  CELL  alu\|mux1\|F~9\|combout " "     8.079      0.193 FF  CELL  alu\|mux1\|F~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.192      0.113 FF    IC  alu\|mux1\|F~10\|datac " "     8.192      0.113 FF    IC  alu\|mux1\|F~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.325      0.133 FF  CELL  alu\|mux1\|F~10\|combout " "     8.325      0.133 FF  CELL  alu\|mux1\|F~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.436      0.111 FF    IC  WMR\|Out\[2\]~4\|datad " "     8.436      0.111 FF    IC  WMR\|Out\[2\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.499      0.063 FF  CELL  WMR\|Out\[2\]~4\|combout " "     8.499      0.063 FF  CELL  WMR\|Out\[2\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.612      0.113 FF    IC  WMR\|Out\[2\]~5\|datac " "     8.612      0.113 FF    IC  WMR\|Out\[2\]~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.745      0.133 FF  CELL  WMR\|Out\[2\]~5\|combout " "     8.745      0.133 FF  CELL  WMR\|Out\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.152      0.407 FF    IC  MReg\|IX\|reg2\|my_dff\|q\|asdata " "     9.152      0.407 FF    IC  MReg\|IX\|reg2\|my_dff\|q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.327      0.175 FF  CELL  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q " "     9.327      0.175 FF  CELL  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000     15.000           latch edge time " "    15.000     15.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.570      1.570  R        clock network delay " "    16.570      1.570  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.590      0.020           clock pessimism removed " "    16.590      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.570     -0.020           clock uncertainty " "    16.570     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.577      0.007     uTsu  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q " "    16.577      0.007     uTsu  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.327 " "Data Arrival Time  :     9.327" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.577 " "Data Required Time :    16.577" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.250  " "Slack              :     7.250 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667458 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667458 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.303 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK\}\] " "-to_clock \[get_clocks \{CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667466 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.303  " "Path #1: Hold slack is 0.303 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q " "From Node    : mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : memory:DMEM\|ram~26 " "To Node      : memory:DMEM\|ram~26" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK " "Launch Clock : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK " "Latch Clock  : CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.570      1.570  R        clock network delay " "     1.570      1.570  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      0.105     uTco  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q " "     1.675      0.105     uTco  mainreg:MReg\|reg_8_bit:IX\|register:reg2\|dffg:my_dff\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.675      0.000 RR  CELL  MReg\|IX\|reg2\|my_dff\|q\|q " "     1.675      0.000 RR  CELL  MReg\|IX\|reg2\|my_dff\|q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.813      0.138 RR    IC  MReg\|opb\|Out\[2\]~5\|dataa " "     1.813      0.138 RR    IC  MReg\|opb\|Out\[2\]~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.966      0.153 RR  CELL  MReg\|opb\|Out\[2\]~5\|combout " "     1.966      0.153 RR  CELL  MReg\|opb\|Out\[2\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.966      0.000 RR    IC  DMEM\|ram~26\|d " "     1.966      0.000 RR    IC  DMEM\|ram~26\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.997      0.031 RR  CELL  memory:DMEM\|ram~26 " "     1.997      0.031 RR  CELL  memory:DMEM\|ram~26" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.630      1.630  R        clock network delay " "     1.630      1.630  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.610     -0.020           clock pessimism removed " "     1.610     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.610      0.000           clock uncertainty " "     1.610      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.694      0.084      uTh  memory:DMEM\|ram~26 " "     1.694      0.084      uTh  memory:DMEM\|ram~26" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.997 " "Data Arrival Time  :     1.997" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.694 " "Data Required Time :     1.694" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.303  " "Slack              :     0.303 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1770977667466 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1770977667466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770977667977 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1770977667981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770977668101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 15:44:28 2026 " "Processing ended: Fri Feb 13 15:44:28 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770977668101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770977668101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770977668101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1770977668101 ""}
