# vsim -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;coverage save -onexit mem_cov1;run -all; exit" -l test1.log -sv_seed random work.top "+UVM_TESTNAME=ram_rand_addr_test" 
# Start time: 22:25:57 on Jul 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.ram_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading /home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 1817937315
#  log -r /* 
# coverage save -onexit mem_cov1
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ram_rand_addr_test...
# UVM_INFO ../tb/ram_env.sv(64) @ 0: uvm_test_top.ram_envh [RAM_ram_env] THIS IS BUILD PHASE OF ram_env
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ram_rand_addr_test      -     @467 
#   ram_envh                 ram_env                 -     @479 
#     wr_agnth               ram_wr_agent            -     @486 
#       drvh                 ram_wr_driver           -     @502 
#         rsp_port           uvm_analysis_port       -     @517 
#         seq_item_port      uvm_seq_item_pull_port  -     @509 
#       monh                 ram_wr_monitor          -     @495 
#       seqrh                ram_wr_sequencer        -     @525 
#         rsp_export         uvm_analysis_export     -     @532 
#         seq_item_export    uvm_seq_item_pull_imp   -     @626 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(51) @ 0: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] THIS IS MONITOR IN RUN
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# -----------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                                
# -----------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @666                                                 
#   begin_time                   time       64    0                                                    
#   depth                        int        32    'd2                                                  
#   parent sequence (name)       string     16    ram_rand_wr_xtns                                     
#   parent sequence (full name)  string     53    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_rand_wr_xtns
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                 
#   data                         integral   64    'd45                                                 
#   address                      integral   12    'd41                                                 
#   write                        integral   -1    'd1                                                  
#   xtn_delay                    integral   65    'd6097254365526267122                                
#   xtn_type                     addr_t     1     GOOD_XTN                                             
# -----------------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 100: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# -----------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                                
# -----------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @671                                                 
#   begin_time                   time       64    100                                                  
#   depth                        int        32    'd2                                                  
#   parent sequence (name)       string     16    ram_rand_wr_xtns                                     
#   parent sequence (full name)  string     53    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_rand_wr_xtns
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                 
#   data                         integral   64    'd75                                                 
#   address                      integral   12    'd42                                                 
#   write                        integral   -1    'd0                                                  
#   xtn_delay                    integral   65    'd8302078134092507197                                
#   xtn_type                     addr_t     1     GOOD_XTN                                             
# -----------------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 200: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# -----------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                                
# -----------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @675                                                 
#   begin_time                   time       64    200                                                  
#   depth                        int        32    'd2                                                  
#   parent sequence (name)       string     16    ram_rand_wr_xtns                                     
#   parent sequence (full name)  string     53    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_rand_wr_xtns
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                 
#   data                         integral   64    'd73                                                 
#   address                      integral   12    'd155                                                
#   write                        integral   -1    'd1                                                  
#   xtn_delay                    integral   65    'd9246547464104643230                                
#   xtn_type                     addr_t     1     GOOD_XTN                                             
# -----------------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 300: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# -----------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                                
# -----------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @679                                                 
#   begin_time                   time       64    300                                                  
#   depth                        int        32    'd2                                                  
#   parent sequence (name)       string     16    ram_rand_wr_xtns                                     
#   parent sequence (full name)  string     53    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_rand_wr_xtns
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                 
#   data                         integral   64    'd60                                                 
#   address                      integral   12    'd140                                                
#   write                        integral   -1    'd0                                                  
#   xtn_delay                    integral   65    'd17486475143052933563                               
#   xtn_type                     addr_t     1     GOOD_XTN                                             
# -----------------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 400: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# -----------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                                
# -----------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @683                                                 
#   begin_time                   time       64    400                                                  
#   depth                        int        32    'd2                                                  
#   parent sequence (name)       string     16    ram_rand_wr_xtns                                     
#   parent sequence (full name)  string     53    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_rand_wr_xtns
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                 
#   data                         integral   64    'd50                                                 
#   address                      integral   12    'd78                                                 
#   write                        integral   -1    'd0                                                  
#   xtn_delay                    integral   65    'd2254758222597547552                                
#   xtn_type                     addr_t     1     GOOD_XTN                                             
# -----------------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 500: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# -----------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                                
# -----------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @687                                                 
#   begin_time                   time       64    500                                                  
#   depth                        int        32    'd2                                                  
#   parent sequence (name)       string     16    ram_rand_wr_xtns                                     
#   parent sequence (full name)  string     53    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_rand_wr_xtns
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                 
#   data                         integral   64    'd24                                                 
#   address                      integral   12    'd105                                                
#   write                        integral   -1    'd1                                                  
#   xtn_delay                    integral   65    'd9978999384957321970                                
#   xtn_type                     addr_t     1     GOOD_XTN                                             
# -----------------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 600: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# -----------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                                
# -----------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @691                                                 
#   begin_time                   time       64    600                                                  
#   depth                        int        32    'd2                                                  
#   parent sequence (name)       string     16    ram_rand_wr_xtns                                     
#   parent sequence (full name)  string     53    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_rand_wr_xtns
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                 
#   data                         integral   64    'd31                                                 
#   address                      integral   12    'd154                                                
#   write                        integral   -1    'd1                                                  
#   xtn_delay                    integral   65    'd8865329922773084192                                
#   xtn_type                     addr_t     1     GOOD_XTN                                             
# -----------------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 700: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# -----------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                                
# -----------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @695                                                 
#   begin_time                   time       64    700                                                  
#   depth                        int        32    'd2                                                  
#   parent sequence (name)       string     16    ram_rand_wr_xtns                                     
#   parent sequence (full name)  string     53    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_rand_wr_xtns
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                 
#   data                         integral   64    'd58                                                 
#   address                      integral   12    'd135                                                
#   write                        integral   -1    'd1                                                  
#   xtn_delay                    integral   65    'd14847446039595998674                               
#   xtn_type                     addr_t     1     GOOD_XTN                                             
# -----------------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 800: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# -----------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                                
# -----------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @699                                                 
#   begin_time                   time       64    800                                                  
#   depth                        int        32    'd2                                                  
#   parent sequence (name)       string     16    ram_rand_wr_xtns                                     
#   parent sequence (full name)  string     53    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_rand_wr_xtns
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                 
#   data                         integral   64    'd20                                                 
#   address                      integral   12    'd74                                                 
#   write                        integral   -1    'd0                                                  
#   xtn_delay                    integral   65    'd17864463684633972110                               
#   xtn_type                     addr_t     1     GOOD_XTN                                             
# -----------------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(75) @ 900: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# -----------------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                                
# -----------------------------------------------------------------------------------------------------
# req                            write_xtn  -     @703                                                 
#   begin_time                   time       64    900                                                  
#   depth                        int        32    'd2                                                  
#   parent sequence (name)       string     16    ram_rand_wr_xtns                                     
#   parent sequence (full name)  string     53    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_rand_wr_xtns
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh                 
#   data                         integral   64    'd34                                                 
#   address                      integral   12    'd100                                                
#   write                        integral   -1    'd1                                                  
#   xtn_delay                    integral   65    'd2539170208789025277                                
#   xtn_type                     addr_t     1     GOOD_XTN                                             
# -----------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   16
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER]    10
# [Questa UVM]     2
# [RAM_WR_MONITOR]     1
# [RAM_ram_env]     1
# [RNTST]     1
# [UVMTOP]     1
# ** Note: $finish    : /home/cad/eda/Mentor_Graphics/Questasim/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1 us  Iteration: 106  Instance: /top
# Saving coverage database on exit...
# End time: 22:26:01 on Jul 12,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 2
