
L476_LoPoSo_LEDBlink_2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002050  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  080021d8  080021d8  000031d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002220  08002220  00004004  2**0
                  CONTENTS
  4 .ARM          00000000  08002220  08002220  00004004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002220  08002220  00004004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002220  08002220  00003220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002224  08002224  00003224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08002228  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000002c  20000004  0800222c  00004004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  0800222c  00004030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007223  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000181f  00000000  00000000  0000b257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000880  00000000  00000000  0000ca78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000063d  00000000  00000000  0000d2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000038c9  00000000  00000000  0000d935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007525  00000000  00000000  000111fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0e6a  00000000  00000000  00018723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c958d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002184  00000000  00000000  000c95d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000cb754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080021c0 	.word	0x080021c0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	080021c0 	.word	0x080021c0

080001c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	6039      	str	r1, [r7, #0]
 80001d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d8:	2b00      	cmp	r3, #0
 80001da:	db0a      	blt.n	80001f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001dc:	683b      	ldr	r3, [r7, #0]
 80001de:	b2da      	uxtb	r2, r3
 80001e0:	490c      	ldr	r1, [pc, #48]	@ (8000214 <__NVIC_SetPriority+0x4c>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	0112      	lsls	r2, r2, #4
 80001e8:	b2d2      	uxtb	r2, r2
 80001ea:	440b      	add	r3, r1
 80001ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80001f0:	e00a      	b.n	8000208 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	b2da      	uxtb	r2, r3
 80001f6:	4908      	ldr	r1, [pc, #32]	@ (8000218 <__NVIC_SetPriority+0x50>)
 80001f8:	79fb      	ldrb	r3, [r7, #7]
 80001fa:	f003 030f 	and.w	r3, r3, #15
 80001fe:	3b04      	subs	r3, #4
 8000200:	0112      	lsls	r2, r2, #4
 8000202:	b2d2      	uxtb	r2, r2
 8000204:	440b      	add	r3, r1
 8000206:	761a      	strb	r2, [r3, #24]
}
 8000208:	bf00      	nop
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr
 8000214:	e000e100 	.word	0xe000e100
 8000218:	e000ed00 	.word	0xe000ed00

0800021c <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 800021c:	b480      	push	{r7}
 800021e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000220:	4b05      	ldr	r3, [pc, #20]	@ (8000238 <LL_RCC_MSI_Enable+0x1c>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a04      	ldr	r2, [pc, #16]	@ (8000238 <LL_RCC_MSI_Enable+0x1c>)
 8000226:	f043 0301 	orr.w	r3, r3, #1
 800022a:	6013      	str	r3, [r2, #0]
}
 800022c:	bf00      	nop
 800022e:	46bd      	mov	sp, r7
 8000230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000234:	4770      	bx	lr
 8000236:	bf00      	nop
 8000238:	40021000 	.word	0x40021000

0800023c <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800023c:	b480      	push	{r7}
 800023e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == RCC_CR_MSIRDY) ? 1UL : 0UL);
 8000240:	4b06      	ldr	r3, [pc, #24]	@ (800025c <LL_RCC_MSI_IsReady+0x20>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	f003 0302 	and.w	r3, r3, #2
 8000248:	2b02      	cmp	r3, #2
 800024a:	d101      	bne.n	8000250 <LL_RCC_MSI_IsReady+0x14>
 800024c:	2301      	movs	r3, #1
 800024e:	e000      	b.n	8000252 <LL_RCC_MSI_IsReady+0x16>
 8000250:	2300      	movs	r3, #0
}
 8000252:	4618      	mov	r0, r3
 8000254:	46bd      	mov	sp, r7
 8000256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025a:	4770      	bx	lr
 800025c:	40021000 	.word	0x40021000

08000260 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000260:	b480      	push	{r7}
 8000262:	b083      	sub	sp, #12
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000268:	4b06      	ldr	r3, [pc, #24]	@ (8000284 <LL_RCC_SetSysClkSource+0x24>)
 800026a:	689b      	ldr	r3, [r3, #8]
 800026c:	f023 0203 	bic.w	r2, r3, #3
 8000270:	4904      	ldr	r1, [pc, #16]	@ (8000284 <LL_RCC_SetSysClkSource+0x24>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	4313      	orrs	r3, r2
 8000276:	608b      	str	r3, [r1, #8]
}
 8000278:	bf00      	nop
 800027a:	370c      	adds	r7, #12
 800027c:	46bd      	mov	sp, r7
 800027e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000282:	4770      	bx	lr
 8000284:	40021000 	.word	0x40021000

08000288 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000288:	b480      	push	{r7}
 800028a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800028c:	4b04      	ldr	r3, [pc, #16]	@ (80002a0 <LL_RCC_GetSysClkSource+0x18>)
 800028e:	689b      	ldr	r3, [r3, #8]
 8000290:	f003 030c 	and.w	r3, r3, #12
}
 8000294:	4618      	mov	r0, r3
 8000296:	46bd      	mov	sp, r7
 8000298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	40021000 	.word	0x40021000

080002a4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80002a4:	b480      	push	{r7}
 80002a6:	b083      	sub	sp, #12
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80002ac:	4b06      	ldr	r3, [pc, #24]	@ (80002c8 <LL_RCC_SetAHBPrescaler+0x24>)
 80002ae:	689b      	ldr	r3, [r3, #8]
 80002b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80002b4:	4904      	ldr	r1, [pc, #16]	@ (80002c8 <LL_RCC_SetAHBPrescaler+0x24>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	4313      	orrs	r3, r2
 80002ba:	608b      	str	r3, [r1, #8]
}
 80002bc:	bf00      	nop
 80002be:	370c      	adds	r7, #12
 80002c0:	46bd      	mov	sp, r7
 80002c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c6:	4770      	bx	lr
 80002c8:	40021000 	.word	0x40021000

080002cc <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80002d4:	4b06      	ldr	r3, [pc, #24]	@ (80002f0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80002d6:	689b      	ldr	r3, [r3, #8]
 80002d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80002dc:	4904      	ldr	r1, [pc, #16]	@ (80002f0 <LL_RCC_SetAPB1Prescaler+0x24>)
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	4313      	orrs	r3, r2
 80002e2:	608b      	str	r3, [r1, #8]
}
 80002e4:	bf00      	nop
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002ee:	4770      	bx	lr
 80002f0:	40021000 	.word	0x40021000

080002f4 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b083      	sub	sp, #12
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80002fc:	4b06      	ldr	r3, [pc, #24]	@ (8000318 <LL_RCC_SetAPB2Prescaler+0x24>)
 80002fe:	689b      	ldr	r3, [r3, #8]
 8000300:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000304:	4904      	ldr	r1, [pc, #16]	@ (8000318 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	4313      	orrs	r3, r2
 800030a:	608b      	str	r3, [r1, #8]
}
 800030c:	bf00      	nop
 800030e:	370c      	adds	r7, #12
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr
 8000318:	40021000 	.word	0x40021000

0800031c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000320:	4b05      	ldr	r3, [pc, #20]	@ (8000338 <LL_RCC_PLL_Enable+0x1c>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	4a04      	ldr	r2, [pc, #16]	@ (8000338 <LL_RCC_PLL_Enable+0x1c>)
 8000326:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800032a:	6013      	str	r3, [r2, #0]
}
 800032c:	bf00      	nop
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr
 8000336:	bf00      	nop
 8000338:	40021000 	.word	0x40021000

0800033c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800033c:	b480      	push	{r7}
 800033e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == RCC_CR_PLLRDY) ? 1UL : 0UL);
 8000340:	4b07      	ldr	r3, [pc, #28]	@ (8000360 <LL_RCC_PLL_IsReady+0x24>)
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000348:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800034c:	d101      	bne.n	8000352 <LL_RCC_PLL_IsReady+0x16>
 800034e:	2301      	movs	r3, #1
 8000350:	e000      	b.n	8000354 <LL_RCC_PLL_IsReady+0x18>
 8000352:	2300      	movs	r3, #0
}
 8000354:	4618      	mov	r0, r3
 8000356:	46bd      	mov	sp, r7
 8000358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop
 8000360:	40021000 	.word	0x40021000

08000364 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8000364:	b480      	push	{r7}
 8000366:	b085      	sub	sp, #20
 8000368:	af00      	add	r7, sp, #0
 800036a:	60f8      	str	r0, [r7, #12]
 800036c:	60b9      	str	r1, [r7, #8]
 800036e:	607a      	str	r2, [r7, #4]
 8000370:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8000372:	4b0a      	ldr	r3, [pc, #40]	@ (800039c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000374:	68da      	ldr	r2, [r3, #12]
 8000376:	4b0a      	ldr	r3, [pc, #40]	@ (80003a0 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000378:	4013      	ands	r3, r2
 800037a:	68f9      	ldr	r1, [r7, #12]
 800037c:	68ba      	ldr	r2, [r7, #8]
 800037e:	4311      	orrs	r1, r2
 8000380:	687a      	ldr	r2, [r7, #4]
 8000382:	0212      	lsls	r2, r2, #8
 8000384:	4311      	orrs	r1, r2
 8000386:	683a      	ldr	r2, [r7, #0]
 8000388:	430a      	orrs	r2, r1
 800038a:	4904      	ldr	r1, [pc, #16]	@ (800039c <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800038c:	4313      	orrs	r3, r2
 800038e:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 8000390:	bf00      	nop
 8000392:	3714      	adds	r7, #20
 8000394:	46bd      	mov	sp, r7
 8000396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039a:	4770      	bx	lr
 800039c:	40021000 	.word	0x40021000
 80003a0:	f9ff808c 	.word	0xf9ff808c

080003a4 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80003a8:	4b05      	ldr	r3, [pc, #20]	@ (80003c0 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80003aa:	68db      	ldr	r3, [r3, #12]
 80003ac:	4a04      	ldr	r2, [pc, #16]	@ (80003c0 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80003ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80003b2:	60d3      	str	r3, [r2, #12]
}
 80003b4:	bf00      	nop
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	40021000 	.word	0x40021000

080003c4 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b083      	sub	sp, #12
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80003cc:	4b06      	ldr	r3, [pc, #24]	@ (80003e8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80003d4:	4904      	ldr	r1, [pc, #16]	@ (80003e8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	4313      	orrs	r3, r2
 80003da:	600b      	str	r3, [r1, #0]
}
 80003dc:	bf00      	nop
 80003de:	370c      	adds	r7, #12
 80003e0:	46bd      	mov	sp, r7
 80003e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e6:	4770      	bx	lr
 80003e8:	40007000 	.word	0x40007000

080003ec <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80003ec:	b480      	push	{r7}
 80003ee:	b083      	sub	sp, #12
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80003f4:	4b06      	ldr	r3, [pc, #24]	@ (8000410 <LL_FLASH_SetLatency+0x24>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	f023 0207 	bic.w	r2, r3, #7
 80003fc:	4904      	ldr	r1, [pc, #16]	@ (8000410 <LL_FLASH_SetLatency+0x24>)
 80003fe:	687b      	ldr	r3, [r7, #4]
 8000400:	4313      	orrs	r3, r2
 8000402:	600b      	str	r3, [r1, #0]
}
 8000404:	bf00      	nop
 8000406:	370c      	adds	r7, #12
 8000408:	46bd      	mov	sp, r7
 800040a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040e:	4770      	bx	lr
 8000410:	40022000 	.word	0x40022000

08000414 <SystemClock_Config_80M>:
  *            APB2 Prescaler                 = 1
  *            MSI Frequency(Hz)              = 4000000
  *            Flash Latency(WS)              = 4
  */
void SystemClock_Config_80M()
{
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
	/* MSI configuration and activation */
	LL_RCC_MSI_Enable();			// normalement il est deja enabled
 8000418:	f7ff ff00 	bl	800021c <LL_RCC_MSI_Enable>
	while	(LL_RCC_MSI_IsReady() != 1)	// c'est pour le cas ou on l'aurait change
 800041c:	bf00      	nop
 800041e:	f7ff ff0d 	bl	800023c <LL_RCC_MSI_IsReady>
 8000422:	4603      	mov	r3, r0
 8000424:	2b01      	cmp	r3, #1
 8000426:	d1fa      	bne.n	800041e <SystemClock_Config_80M+0xa>
		{ }

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);	// 4 pour 80MHz
 8000428:	2004      	movs	r0, #4
 800042a:	f7ff ffdf 	bl	80003ec <LL_FLASH_SetLatency>
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1); //réglage tension régulateur interne
 800042e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000432:	f7ff ffc7 	bl	80003c4 <LL_PWR_SetRegulVoltageScaling>

	// demarrer la PLL principale 4MHz --> 80 MHz
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, LL_RCC_PLLM_DIV_1, 40, LL_RCC_PLLR_DIV_2);
 8000436:	2300      	movs	r3, #0
 8000438:	2228      	movs	r2, #40	@ 0x28
 800043a:	2100      	movs	r1, #0
 800043c:	2001      	movs	r0, #1
 800043e:	f7ff ff91 	bl	8000364 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 8000442:	f7ff ff6b 	bl	800031c <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 8000446:	f7ff ffad 	bl	80003a4 <LL_RCC_PLL_EnableDomain_SYS>
	while	( LL_RCC_PLL_IsReady() != 1 )
 800044a:	bf00      	nop
 800044c:	f7ff ff76 	bl	800033c <LL_RCC_PLL_IsReady>
 8000450:	4603      	mov	r3, r0
 8000452:	2b01      	cmp	r3, #1
 8000454:	d1fa      	bne.n	800044c <SystemClock_Config_80M+0x38>
		{ }

	// connecter Sysclk sur cette PLL
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000456:	2000      	movs	r0, #0
 8000458:	f7ff ff24 	bl	80002a4 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800045c:	2003      	movs	r0, #3
 800045e:	f7ff feff 	bl	8000260 <LL_RCC_SetSysClkSource>
	while	( LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL )
 8000462:	bf00      	nop
 8000464:	f7ff ff10 	bl	8000288 <LL_RCC_GetSysClkSource>
 8000468:	4603      	mov	r3, r0
 800046a:	2b0c      	cmp	r3, #12
 800046c:	d1fa      	bne.n	8000464 <SystemClock_Config_80M+0x50>
		{ }

	/* Set APB1 & APB2 prescaler*/
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800046e:	2000      	movs	r0, #0
 8000470:	f7ff ff2c 	bl	80002cc <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000474:	2000      	movs	r0, #0
 8000476:	f7ff ff3d 	bl	80002f4 <LL_RCC_SetAPB2Prescaler>

	//update global variable SystemCoreClock --> give access to CPU clock frequency.
	LL_SetSystemCoreClock(80000000);
 800047a:	4802      	ldr	r0, [pc, #8]	@ (8000484 <SystemClock_Config_80M+0x70>)
 800047c:	f001 fe64 	bl	8002148 <LL_SetSystemCoreClock>
}
 8000480:	bf00      	nop
 8000482:	bd80      	pop	{r7, pc}
 8000484:	04c4b400 	.word	0x04c4b400

08000488 <mySystick>:
}

// config systick avec interrupt. L'argument periode_en_ticks indique la période de débordement
//du Systick, donnée en nombre de périodes du buc clock.
void mySystick( unsigned int periode_en_ticks )
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
	// periode
	SysTick->LOAD  = periode_en_ticks - 1;
 8000490:	4a0c      	ldr	r2, [pc, #48]	@ (80004c4 <mySystick+0x3c>)
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	3b01      	subs	r3, #1
 8000496:	6053      	str	r3, [r2, #4]

	// priorite
	NVIC_SetPriority( SysTick_IRQn, 7 );
 8000498:	2107      	movs	r1, #7
 800049a:	f04f 30ff 	mov.w	r0, #4294967295
 800049e:	f7ff fe93 	bl	80001c8 <__NVIC_SetPriority>
	// init counter
	SysTick->VAL = 0;
 80004a2:	4b08      	ldr	r3, [pc, #32]	@ (80004c4 <mySystick+0x3c>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	609a      	str	r2, [r3, #8]
	// prescale (0 ===> %8)
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk;
 80004a8:	4b06      	ldr	r3, [pc, #24]	@ (80004c4 <mySystick+0x3c>)
 80004aa:	2204      	movs	r2, #4
 80004ac:	601a      	str	r2, [r3, #0]
	// enable timer, enable interrupt
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 80004ae:	4b05      	ldr	r3, [pc, #20]	@ (80004c4 <mySystick+0x3c>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	4a04      	ldr	r2, [pc, #16]	@ (80004c4 <mySystick+0x3c>)
 80004b4:	f043 0303 	orr.w	r3, r3, #3
 80004b8:	6013      	str	r3, [r2, #0]
}
 80004ba:	bf00      	nop
 80004bc:	3708      	adds	r7, #8
 80004be:	46bd      	mov	sp, r7
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	bf00      	nop
 80004c4:	e000e010 	.word	0xe000e010

080004c8 <__NVIC_GetPriorityGrouping>:
{
 80004c8:	b480      	push	{r7}
 80004ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80004cc:	4b04      	ldr	r3, [pc, #16]	@ (80004e0 <__NVIC_GetPriorityGrouping+0x18>)
 80004ce:	68db      	ldr	r3, [r3, #12]
 80004d0:	0a1b      	lsrs	r3, r3, #8
 80004d2:	f003 0307 	and.w	r3, r3, #7
}
 80004d6:	4618      	mov	r0, r3
 80004d8:	46bd      	mov	sp, r7
 80004da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004de:	4770      	bx	lr
 80004e0:	e000ed00 	.word	0xe000ed00

080004e4 <__NVIC_EnableIRQ>:
{
 80004e4:	b480      	push	{r7}
 80004e6:	b083      	sub	sp, #12
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	4603      	mov	r3, r0
 80004ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80004ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	db0b      	blt.n	800050e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80004f6:	79fb      	ldrb	r3, [r7, #7]
 80004f8:	f003 021f 	and.w	r2, r3, #31
 80004fc:	4907      	ldr	r1, [pc, #28]	@ (800051c <__NVIC_EnableIRQ+0x38>)
 80004fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000502:	095b      	lsrs	r3, r3, #5
 8000504:	2001      	movs	r0, #1
 8000506:	fa00 f202 	lsl.w	r2, r0, r2
 800050a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	e000e100 	.word	0xe000e100

08000520 <__NVIC_SetPriority>:
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	4603      	mov	r3, r0
 8000528:	6039      	str	r1, [r7, #0]
 800052a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800052c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000530:	2b00      	cmp	r3, #0
 8000532:	db0a      	blt.n	800054a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000534:	683b      	ldr	r3, [r7, #0]
 8000536:	b2da      	uxtb	r2, r3
 8000538:	490c      	ldr	r1, [pc, #48]	@ (800056c <__NVIC_SetPriority+0x4c>)
 800053a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800053e:	0112      	lsls	r2, r2, #4
 8000540:	b2d2      	uxtb	r2, r2
 8000542:	440b      	add	r3, r1
 8000544:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000548:	e00a      	b.n	8000560 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	b2da      	uxtb	r2, r3
 800054e:	4908      	ldr	r1, [pc, #32]	@ (8000570 <__NVIC_SetPriority+0x50>)
 8000550:	79fb      	ldrb	r3, [r7, #7]
 8000552:	f003 030f 	and.w	r3, r3, #15
 8000556:	3b04      	subs	r3, #4
 8000558:	0112      	lsls	r2, r2, #4
 800055a:	b2d2      	uxtb	r2, r2
 800055c:	440b      	add	r3, r1
 800055e:	761a      	strb	r2, [r3, #24]
}
 8000560:	bf00      	nop
 8000562:	370c      	adds	r7, #12
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr
 800056c:	e000e100 	.word	0xe000e100
 8000570:	e000ed00 	.word	0xe000ed00

08000574 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000574:	b480      	push	{r7}
 8000576:	b089      	sub	sp, #36	@ 0x24
 8000578:	af00      	add	r7, sp, #0
 800057a:	60f8      	str	r0, [r7, #12]
 800057c:	60b9      	str	r1, [r7, #8]
 800057e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	f003 0307 	and.w	r3, r3, #7
 8000586:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000588:	69fb      	ldr	r3, [r7, #28]
 800058a:	f1c3 0307 	rsb	r3, r3, #7
 800058e:	2b04      	cmp	r3, #4
 8000590:	bf28      	it	cs
 8000592:	2304      	movcs	r3, #4
 8000594:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000596:	69fb      	ldr	r3, [r7, #28]
 8000598:	3304      	adds	r3, #4
 800059a:	2b06      	cmp	r3, #6
 800059c:	d902      	bls.n	80005a4 <NVIC_EncodePriority+0x30>
 800059e:	69fb      	ldr	r3, [r7, #28]
 80005a0:	3b03      	subs	r3, #3
 80005a2:	e000      	b.n	80005a6 <NVIC_EncodePriority+0x32>
 80005a4:	2300      	movs	r3, #0
 80005a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005a8:	f04f 32ff 	mov.w	r2, #4294967295
 80005ac:	69bb      	ldr	r3, [r7, #24]
 80005ae:	fa02 f303 	lsl.w	r3, r2, r3
 80005b2:	43da      	mvns	r2, r3
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	401a      	ands	r2, r3
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005bc:	f04f 31ff 	mov.w	r1, #4294967295
 80005c0:	697b      	ldr	r3, [r7, #20]
 80005c2:	fa01 f303 	lsl.w	r3, r1, r3
 80005c6:	43d9      	mvns	r1, r3
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005cc:	4313      	orrs	r3, r2
         );
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	3724      	adds	r7, #36	@ 0x24
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
	...

080005dc <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80005e4:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80005e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005e8:	4907      	ldr	r1, [pc, #28]	@ (8000608 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	4313      	orrs	r3, r2
 80005ee:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005f0:	4b05      	ldr	r3, [pc, #20]	@ (8000608 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80005f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4013      	ands	r3, r2
 80005f8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80005fa:	68fb      	ldr	r3, [r7, #12]
}
 80005fc:	bf00      	nop
 80005fe:	3714      	adds	r7, #20
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	40021000 	.word	0x40021000

0800060c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800060c:	b480      	push	{r7}
 800060e:	b08b      	sub	sp, #44	@ 0x2c
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	68bb      	ldr	r3, [r7, #8]
 800061e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	fa93 f3a3 	rbit	r3, r3
 8000626:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000628:	693b      	ldr	r3, [r7, #16]
 800062a:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800062c:	69bb      	ldr	r3, [r7, #24]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d101      	bne.n	8000636 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8000632:	2320      	movs	r3, #32
 8000634:	e003      	b.n	800063e <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 8000636:	69bb      	ldr	r3, [r7, #24]
 8000638:	fab3 f383 	clz	r3, r3
 800063c:	b2db      	uxtb	r3, r3
 800063e:	005b      	lsls	r3, r3, #1
 8000640:	2103      	movs	r1, #3
 8000642:	fa01 f303 	lsl.w	r3, r1, r3
 8000646:	43db      	mvns	r3, r3
 8000648:	401a      	ands	r2, r3
 800064a:	68bb      	ldr	r3, [r7, #8]
 800064c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800064e:	6a3b      	ldr	r3, [r7, #32]
 8000650:	fa93 f3a3 	rbit	r3, r3
 8000654:	61fb      	str	r3, [r7, #28]
  return result;
 8000656:	69fb      	ldr	r3, [r7, #28]
 8000658:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800065a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800065c:	2b00      	cmp	r3, #0
 800065e:	d101      	bne.n	8000664 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000660:	2320      	movs	r3, #32
 8000662:	e003      	b.n	800066c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000666:	fab3 f383 	clz	r3, r3
 800066a:	b2db      	uxtb	r3, r3
 800066c:	005b      	lsls	r3, r3, #1
 800066e:	6879      	ldr	r1, [r7, #4]
 8000670:	fa01 f303 	lsl.w	r3, r1, r3
 8000674:	431a      	orrs	r2, r3
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	601a      	str	r2, [r3, #0]
}
 800067a:	bf00      	nop
 800067c:	372c      	adds	r7, #44	@ 0x2c
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr

08000686 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000686:	b480      	push	{r7}
 8000688:	b08b      	sub	sp, #44	@ 0x2c
 800068a:	af00      	add	r7, sp, #0
 800068c:	60f8      	str	r0, [r7, #12]
 800068e:	60b9      	str	r1, [r7, #8]
 8000690:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	68da      	ldr	r2, [r3, #12]
 8000696:	68bb      	ldr	r3, [r7, #8]
 8000698:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	fa93 f3a3 	rbit	r3, r3
 80006a0:	613b      	str	r3, [r7, #16]
  return result;
 80006a2:	693b      	ldr	r3, [r7, #16]
 80006a4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80006a6:	69bb      	ldr	r3, [r7, #24]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d101      	bne.n	80006b0 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80006ac:	2320      	movs	r3, #32
 80006ae:	e003      	b.n	80006b8 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80006b0:	69bb      	ldr	r3, [r7, #24]
 80006b2:	fab3 f383 	clz	r3, r3
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	005b      	lsls	r3, r3, #1
 80006ba:	2103      	movs	r1, #3
 80006bc:	fa01 f303 	lsl.w	r3, r1, r3
 80006c0:	43db      	mvns	r3, r3
 80006c2:	401a      	ands	r2, r3
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80006c8:	6a3b      	ldr	r3, [r7, #32]
 80006ca:	fa93 f3a3 	rbit	r3, r3
 80006ce:	61fb      	str	r3, [r7, #28]
  return result;
 80006d0:	69fb      	ldr	r3, [r7, #28]
 80006d2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80006d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d101      	bne.n	80006de <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80006da:	2320      	movs	r3, #32
 80006dc:	e003      	b.n	80006e6 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80006de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006e0:	fab3 f383 	clz	r3, r3
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	005b      	lsls	r3, r3, #1
 80006e8:	6879      	ldr	r1, [r7, #4]
 80006ea:	fa01 f303 	lsl.w	r3, r1, r3
 80006ee:	431a      	orrs	r2, r3
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	60da      	str	r2, [r3, #12]
}
 80006f4:	bf00      	nop
 80006f6:	372c      	adds	r7, #44	@ 0x2c
 80006f8:	46bd      	mov	sp, r7
 80006fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fe:	4770      	bx	lr

08000700 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
 8000708:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	691a      	ldr	r2, [r3, #16]
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	4013      	ands	r3, r2
 8000712:	683a      	ldr	r2, [r7, #0]
 8000714:	429a      	cmp	r2, r3
 8000716:	d101      	bne.n	800071c <LL_GPIO_IsInputPinSet+0x1c>
 8000718:	2301      	movs	r3, #1
 800071a:	e000      	b.n	800071e <LL_GPIO_IsInputPinSet+0x1e>
 800071c:	2300      	movs	r3, #0
}
 800071e:	4618      	mov	r0, r3
 8000720:	370c      	adds	r7, #12
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr

0800072a <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800072a:	b480      	push	{r7}
 800072c:	b083      	sub	sp, #12
 800072e:	af00      	add	r7, sp, #0
 8000730:	6078      	str	r0, [r7, #4]
 8000732:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	683a      	ldr	r2, [r7, #0]
 8000738:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800073a:	bf00      	nop
 800073c:	370c      	adds	r7, #12
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
	...

08000748 <LL_SYSCFG_SetEXTISource>:
{
 8000748:	b480      	push	{r7}
 800074a:	b087      	sub	sp, #28
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
 8000750:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFFU], (Line >> 16U), Port << POSITION_VAL((Line >> 16U)));
 8000752:	4a17      	ldr	r2, [pc, #92]	@ (80007b0 <LL_SYSCFG_SetEXTISource+0x68>)
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	b2db      	uxtb	r3, r3
 8000758:	3302      	adds	r3, #2
 800075a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800075e:	683b      	ldr	r3, [r7, #0]
 8000760:	0c1b      	lsrs	r3, r3, #16
 8000762:	43db      	mvns	r3, r3
 8000764:	ea02 0103 	and.w	r1, r2, r3
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	0c1b      	lsrs	r3, r3, #16
 800076c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800076e:	693b      	ldr	r3, [r7, #16]
 8000770:	fa93 f3a3 	rbit	r3, r3
 8000774:	60fb      	str	r3, [r7, #12]
  return result;
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800077a:	697b      	ldr	r3, [r7, #20]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d101      	bne.n	8000784 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 8000780:	2320      	movs	r3, #32
 8000782:	e003      	b.n	800078c <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	fab3 f383 	clz	r3, r3
 800078a:	b2db      	uxtb	r3, r3
 800078c:	461a      	mov	r2, r3
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	fa03 f202 	lsl.w	r2, r3, r2
 8000794:	4806      	ldr	r0, [pc, #24]	@ (80007b0 <LL_SYSCFG_SetEXTISource+0x68>)
 8000796:	683b      	ldr	r3, [r7, #0]
 8000798:	b2db      	uxtb	r3, r3
 800079a:	430a      	orrs	r2, r1
 800079c:	3302      	adds	r3, #2
 800079e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80007a2:	bf00      	nop
 80007a4:	371c      	adds	r7, #28
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	40010000 	.word	0x40010000

080007b4 <GPIO_init>:
//#include "options.h"
#include "gpio.h"


void GPIO_init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b08a      	sub	sp, #40	@ 0x28
 80007b8:	af00      	add	r7, sp, #0
	  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80007ba:	f107 031c 	add.w	r3, r7, #28
 80007be:	2200      	movs	r2, #0
 80007c0:	601a      	str	r2, [r3, #0]
 80007c2:	605a      	str	r2, [r3, #4]
 80007c4:	609a      	str	r2, [r3, #8]
	  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c6:	1d3b      	adds	r3, r7, #4
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]
 80007d2:	611a      	str	r2, [r3, #16]
 80007d4:	615a      	str	r2, [r3, #20]

	  /* GPIO Ports Clock Enable */
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80007d6:	2004      	movs	r0, #4
 80007d8:	f7ff ff00 	bl	80005dc <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80007dc:	2001      	movs	r0, #1
 80007de:	f7ff fefd 	bl	80005dc <LL_AHB2_GRP1_EnableClock>
	  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80007e2:	2002      	movs	r0, #2
 80007e4:	f7ff fefa 	bl	80005dc <LL_AHB2_GRP1_EnableClock>

	  /**/
	  LL_GPIO_ResetOutputPin(GPIOA, nRF_CSN_Pin|nRF_CE_Pin);
 80007e8:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80007ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007f0:	f7ff ff9b 	bl	800072a <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
 80007f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007f8:	483c      	ldr	r0, [pc, #240]	@ (80008ec <GPIO_init+0x138>)
 80007fa:	f7ff ff96 	bl	800072a <LL_GPIO_ResetOutputPin>

	  /**/
	  LL_GPIO_ResetOutputPin(Clock_Monitor_GPIO_Port, Clock_Monitor_Pin);
 80007fe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000802:	483b      	ldr	r0, [pc, #236]	@ (80008f0 <GPIO_init+0x13c>)
 8000804:	f7ff ff91 	bl	800072a <LL_GPIO_ResetOutputPin>

	  /**/
	  GPIO_InitStruct.Pin = User_Button_Pin;
 8000808:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800080c:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800080e:	2300      	movs	r3, #0
 8000810:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000812:	2300      	movs	r3, #0
 8000814:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_Button_GPIO_Port, &GPIO_InitStruct);
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	4619      	mov	r1, r3
 800081a:	4835      	ldr	r0, [pc, #212]	@ (80008f0 <GPIO_init+0x13c>)
 800081c:	f000 ff01 	bl	8001622 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = nRF_CSN_Pin|nRF_CE_Pin;
 8000820:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000824:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000826:	2301      	movs	r3, #1
 8000828:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800082a:	2300      	movs	r3, #0
 800082c:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800082e:	2300      	movs	r3, #0
 8000830:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000832:	2300      	movs	r3, #0
 8000834:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000836:	1d3b      	adds	r3, r7, #4
 8000838:	4619      	mov	r1, r3
 800083a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800083e:	f000 fef0 	bl	8001622 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = User_LED_Pin;
 8000842:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000846:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000848:	2301      	movs	r3, #1
 800084a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000854:	2300      	movs	r3, #0
 8000856:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 8000858:	1d3b      	adds	r3, r7, #4
 800085a:	4619      	mov	r1, r3
 800085c:	4823      	ldr	r0, [pc, #140]	@ (80008ec <GPIO_init+0x138>)
 800085e:	f000 fee0 	bl	8001622 <LL_GPIO_Init>

	  /**/
	  GPIO_InitStruct.Pin = Clock_Monitor_Pin;
 8000862:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000866:	607b      	str	r3, [r7, #4]
	  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000868:	2301      	movs	r3, #1
 800086a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800086c:	2300      	movs	r3, #0
 800086e:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000874:	2300      	movs	r3, #0
 8000876:	617b      	str	r3, [r7, #20]
	  LL_GPIO_Init(Clock_Monitor_GPIO_Port, &GPIO_InitStruct);
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	4619      	mov	r1, r3
 800087c:	481c      	ldr	r0, [pc, #112]	@ (80008f0 <GPIO_init+0x13c>)
 800087e:	f000 fed0 	bl	8001622 <LL_GPIO_Init>

	  /**/
	  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 8000882:	f44f 2170 	mov.w	r1, #983040	@ 0xf0000
 8000886:	2001      	movs	r0, #1
 8000888:	f7ff ff5e 	bl	8000748 <LL_SYSCFG_SetEXTISource>

	  /**/
	  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 800088c:	2301      	movs	r3, #1
 800088e:	61fb      	str	r3, [r7, #28]
	  EXTI_InitStruct.Line_32_63 = LL_EXTI_LINE_NONE;
 8000890:	2300      	movs	r3, #0
 8000892:	623b      	str	r3, [r7, #32]
	  EXTI_InitStruct.LineCommand = ENABLE;
 8000894:	2301      	movs	r3, #1
 8000896:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800089a:	2300      	movs	r3, #0
 800089c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 80008a0:	2302      	movs	r3, #2
 80008a2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	  LL_EXTI_Init(&EXTI_InitStruct);
 80008a6:	f107 031c 	add.w	r3, r7, #28
 80008aa:	4618      	mov	r0, r3
 80008ac:	f000 fc7a 	bl	80011a4 <LL_EXTI_Init>

	  /**/
	  LL_GPIO_SetPinPull(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_PULL_UP);
 80008b0:	2201      	movs	r2, #1
 80008b2:	2101      	movs	r1, #1
 80008b4:	480d      	ldr	r0, [pc, #52]	@ (80008ec <GPIO_init+0x138>)
 80008b6:	f7ff fee6 	bl	8000686 <LL_GPIO_SetPinPull>

	  /**/
	  LL_GPIO_SetPinMode(nRF_IRQ_GPIO_Port, nRF_IRQ_Pin, LL_GPIO_MODE_INPUT);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2101      	movs	r1, #1
 80008be:	480b      	ldr	r0, [pc, #44]	@ (80008ec <GPIO_init+0x138>)
 80008c0:	f7ff fea4 	bl	800060c <LL_GPIO_SetPinMode>

	  /* EXTI interrupt init*/
	  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80008c4:	f7ff fe00 	bl	80004c8 <__NVIC_GetPriorityGrouping>
 80008c8:	4603      	mov	r3, r0
 80008ca:	2200      	movs	r2, #0
 80008cc:	2100      	movs	r1, #0
 80008ce:	4618      	mov	r0, r3
 80008d0:	f7ff fe50 	bl	8000574 <NVIC_EncodePriority>
 80008d4:	4603      	mov	r3, r0
 80008d6:	4619      	mov	r1, r3
 80008d8:	2006      	movs	r0, #6
 80008da:	f7ff fe21 	bl	8000520 <__NVIC_SetPriority>
	  NVIC_EnableIRQ(EXTI0_IRQn);
 80008de:	2006      	movs	r0, #6
 80008e0:	f7ff fe00 	bl	80004e4 <__NVIC_EnableIRQ>
}
 80008e4:	bf00      	nop
 80008e6:	3728      	adds	r7, #40	@ 0x28
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	48000400 	.word	0x48000400
 80008f0:	48000800 	.word	0x48000800

080008f4 <BLUE_BUTTON>:
		LL_GPIO_SetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
	else	LL_GPIO_ResetOutputPin(User_LED_GPIO_Port, User_LED_Pin);
}

int BLUE_BUTTON()
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
	return ( !LL_GPIO_IsInputPinSet(User_Button_GPIO_Port, User_Button_Pin) );
 80008f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008fc:	4805      	ldr	r0, [pc, #20]	@ (8000914 <BLUE_BUTTON+0x20>)
 80008fe:	f7ff feff 	bl	8000700 <LL_GPIO_IsInputPinSet>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	bf0c      	ite	eq
 8000908:	2301      	moveq	r3, #1
 800090a:	2300      	movne	r3, #0
 800090c:	b2db      	uxtb	r3, r3
}
 800090e:	4618      	mov	r0, r3
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	48000800 	.word	0x48000800

08000918 <__NVIC_SetPriorityGrouping>:
{
 8000918:	b480      	push	{r7}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	f003 0307 	and.w	r3, r3, #7
 8000926:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000928:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <__NVIC_SetPriorityGrouping+0x44>)
 800092a:	68db      	ldr	r3, [r3, #12]
 800092c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800092e:	68ba      	ldr	r2, [r7, #8]
 8000930:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000934:	4013      	ands	r3, r2
 8000936:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000940:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000944:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000948:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800094a:	4a04      	ldr	r2, [pc, #16]	@ (800095c <__NVIC_SetPriorityGrouping+0x44>)
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	60d3      	str	r3, [r2, #12]
}
 8000950:	bf00      	nop
 8000952:	3714      	adds	r7, #20
 8000954:	46bd      	mov	sp, r7
 8000956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095a:	4770      	bx	lr
 800095c:	e000ed00 	.word	0xe000ed00

08000960 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000960:	b480      	push	{r7}
 8000962:	b085      	sub	sp, #20
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000968:	4b08      	ldr	r3, [pc, #32]	@ (800098c <LL_APB1_GRP1_EnableClock+0x2c>)
 800096a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800096c:	4907      	ldr	r1, [pc, #28]	@ (800098c <LL_APB1_GRP1_EnableClock+0x2c>)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4313      	orrs	r3, r2
 8000972:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000974:	4b05      	ldr	r3, [pc, #20]	@ (800098c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000976:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	4013      	ands	r3, r2
 800097c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800097e:	68fb      	ldr	r3, [r7, #12]
}
 8000980:	bf00      	nop
 8000982:	3714      	adds	r7, #20
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr
 800098c:	40021000 	.word	0x40021000

08000990 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000990:	b480      	push	{r7}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000998:	4b08      	ldr	r3, [pc, #32]	@ (80009bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800099a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800099c:	4907      	ldr	r1, [pc, #28]	@ (80009bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	4313      	orrs	r3, r2
 80009a2:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80009a4:	4b05      	ldr	r3, [pc, #20]	@ (80009bc <LL_APB2_GRP1_EnableClock+0x2c>)
 80009a6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4013      	ands	r3, r2
 80009ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80009ae:	68fb      	ldr	r3, [r7, #12]
}
 80009b0:	bf00      	nop
 80009b2:	3714      	adds	r7, #20
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr
 80009bc:	40021000 	.word	0x40021000

080009c0 <main>:
LL_RTC_InitTypeDef RTC_InitStruct;



int main(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0

	/*clock domains activation*/
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80009c4:	2001      	movs	r0, #1
 80009c6:	f7ff ffe3 	bl	8000990 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80009ca:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 80009ce:	f7ff ffc7 	bl	8000960 <LL_APB1_GRP1_EnableClock>

	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009d2:	2003      	movs	r0, #3
 80009d4:	f7ff ffa0 	bl	8000918 <__NVIC_SetPriorityGrouping>

	// config GPIO
	GPIO_init();
 80009d8:	f7ff feec 	bl	80007b4 <GPIO_init>
	//config clock
	SystemClock_Config_80M();
 80009dc:	f7ff fd1a 	bl	8000414 <SystemClock_Config_80M>
	//config bus SPI1 (pour la communication avec le transceiver nRF24L01)
	SPI1_Init();
 80009e0:	f000 f8f4 	bl	8000bcc <SPI1_Init>
	//config USART2
	USART2_Init();
 80009e4:	f000 fa34 	bl	8000e50 <USART2_Init>
	//Init to RTC
	RCC->APB1ENR1 |= RCC_APB1ENR1_PWREN; //Enable GRP1_CLOCK
 80009e8:	4b34      	ldr	r3, [pc, #208]	@ (8000abc <main+0xfc>)
 80009ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009ec:	4a33      	ldr	r2, [pc, #204]	@ (8000abc <main+0xfc>)
 80009ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009f2:	6593      	str	r3, [r2, #88]	@ 0x58
	PWR->CR1 |= PWR_CR1_DBP; //Enable BkUpAccess
 80009f4:	4b32      	ldr	r3, [pc, #200]	@ (8000ac0 <main+0x100>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a31      	ldr	r2, [pc, #196]	@ (8000ac0 <main+0x100>)
 80009fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009fe:	6013      	str	r3, [r2, #0]
	RCC->BDCR |= RCC_BDCR_LSEON; //Enable RCC_LSE
 8000a00:	4b2e      	ldr	r3, [pc, #184]	@ (8000abc <main+0xfc>)
 8000a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000a06:	4a2d      	ldr	r2, [pc, #180]	@ (8000abc <main+0xfc>)
 8000a08:	f043 0301 	orr.w	r3, r3, #1
 8000a0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
	RCC->BDCR &= ~RCC_BDCR_RTCSEL; //Set RTCClockSource
 8000a10:	4b2a      	ldr	r3, [pc, #168]	@ (8000abc <main+0xfc>)
 8000a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000a16:	4a29      	ldr	r2, [pc, #164]	@ (8000abc <main+0xfc>)
 8000a18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000a1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
	RCC->BDCR |= RCC_BDCR_RTCSEL_0;
 8000a20:	4b26      	ldr	r3, [pc, #152]	@ (8000abc <main+0xfc>)
 8000a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000a26:	4a25      	ldr	r2, [pc, #148]	@ (8000abc <main+0xfc>)
 8000a28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
	RCC->BDCR |= RCC_BDCR_RTCEN; // Enable RTC
 8000a30:	4b22      	ldr	r3, [pc, #136]	@ (8000abc <main+0xfc>)
 8000a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000a36:	4a21      	ldr	r2, [pc, #132]	@ (8000abc <main+0xfc>)
 8000a38:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a3c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

	 expe= RTC->BKP0R;
 8000a40:	4b20      	ldr	r3, [pc, #128]	@ (8000ac4 <main+0x104>)
 8000a42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000a44:	461a      	mov	r2, r3
 8000a46:	4b20      	ldr	r3, [pc, #128]	@ (8000ac8 <main+0x108>)
 8000a48:	601a      	str	r2, [r3, #0]
	 if ( 1 == RTC->BKP1R)
 8000a4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ac4 <main+0x104>)
 8000a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d104      	bne.n	8000a5c <main+0x9c>
	 	{
		 	 expe++;
 8000a52:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac8 <main+0x108>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	3301      	adds	r3, #1
 8000a58:	4a1b      	ldr	r2, [pc, #108]	@ (8000ac8 <main+0x108>)
 8000a5a:	6013      	str	r3, [r2, #0]
	 	}
	 if ( 8 < expe)
 8000a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac8 <main+0x108>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b08      	cmp	r3, #8
 8000a62:	dd04      	ble.n	8000a6e <main+0xae>
		{
		 	 expe++;
 8000a64:	4b18      	ldr	r3, [pc, #96]	@ (8000ac8 <main+0x108>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	3301      	adds	r3, #1
 8000a6a:	4a17      	ldr	r2, [pc, #92]	@ (8000ac8 <main+0x108>)
 8000a6c:	6013      	str	r3, [r2, #0]
		}
	RTC->BKP0R = expe;
 8000a6e:	4b16      	ldr	r3, [pc, #88]	@ (8000ac8 <main+0x108>)
 8000a70:	681a      	ldr	r2, [r3, #0]
 8000a72:	4b14      	ldr	r3, [pc, #80]	@ (8000ac4 <main+0x104>)
 8000a74:	651a      	str	r2, [r3, #80]	@ 0x50

	// config systick avec interrupt
	mySystick( SystemCoreClock / 100 );	// 100 Hz --> 10 ms
 8000a76:	4b15      	ldr	r3, [pc, #84]	@ (8000acc <main+0x10c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4a15      	ldr	r2, [pc, #84]	@ (8000ad0 <main+0x110>)
 8000a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a80:	095b      	lsrs	r3, r3, #5
 8000a82:	4618      	mov	r0, r3
 8000a84:	f7ff fd00 	bl	8000488 <mySystick>


	while (1)
	{
		switch (expe)
 8000a88:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac8 <main+0x108>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	2b07      	cmp	r3, #7
 8000a8e:	d813      	bhi.n	8000ab8 <main+0xf8>
 8000a90:	a201      	add	r2, pc, #4	@ (adr r2, 8000a98 <main+0xd8>)
 8000a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a96:	bf00      	nop
 8000a98:	08000ab9 	.word	0x08000ab9
 8000a9c:	08000ab9 	.word	0x08000ab9
 8000aa0:	08000ab9 	.word	0x08000ab9
 8000aa4:	08000ab9 	.word	0x08000ab9
 8000aa8:	08000ab9 	.word	0x08000ab9
 8000aac:	08000ab9 	.word	0x08000ab9
 8000ab0:	08000ab9 	.word	0x08000ab9
 8000ab4:	08000ab9 	.word	0x08000ab9
		case 7 :

			break;
		default :
			//printf ("Out of Range");
			break;
 8000ab8:	bf00      	nop
		switch (expe)
 8000aba:	e7e5      	b.n	8000a88 <main+0xc8>
 8000abc:	40021000 	.word	0x40021000
 8000ac0:	40007000 	.word	0x40007000
 8000ac4:	40002800 	.word	0x40002800
 8000ac8:	2000002c 	.word	0x2000002c
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	51eb851f 	.word	0x51eb851f

08000ad4 <SysTick_Handler>:
}

// systick interrupt handler --> allumage LED toutes les 2 s pendant 50 ms.
//Scrutation de l'état du bouton bleu  (pas d'action à ce stade).
void SysTick_Handler()
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
	//unsigned int subticks;

	//scrutation bouton bleu
	ticks += 1;
 8000ad8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b14 <SysTick_Handler+0x40>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	3301      	adds	r3, #1
 8000ade:	4a0d      	ldr	r2, [pc, #52]	@ (8000b14 <SysTick_Handler+0x40>)
 8000ae0:	6013      	str	r3, [r2, #0]
	if	( BLUE_BUTTON() )
 8000ae2:	f7ff ff07 	bl	80008f4 <BLUE_BUTTON>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d00a      	beq.n	8000b02 <SysTick_Handler+0x2e>
	{
		if	( old_blue == 0 )
 8000aec:	4b0a      	ldr	r3, [pc, #40]	@ (8000b18 <SysTick_Handler+0x44>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d102      	bne.n	8000afa <SysTick_Handler+0x26>
			blue_mode = 1;
 8000af4:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <SysTick_Handler+0x48>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	601a      	str	r2, [r3, #0]
		old_blue = 1;
 8000afa:	4b07      	ldr	r3, [pc, #28]	@ (8000b18 <SysTick_Handler+0x44>)
 8000afc:	2201      	movs	r2, #1
 8000afe:	601a      	str	r2, [r3, #0]
 8000b00:	e002      	b.n	8000b08 <SysTick_Handler+0x34>
	}
	else 	old_blue = 0;
 8000b02:	4b05      	ldr	r3, [pc, #20]	@ (8000b18 <SysTick_Handler+0x44>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	601a      	str	r2, [r3, #0]
	RTC->BKP1R = old_blue; //on passe l ancient etat au deuxieme registre
 8000b08:	4b03      	ldr	r3, [pc, #12]	@ (8000b18 <SysTick_Handler+0x44>)
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	4b04      	ldr	r3, [pc, #16]	@ (8000b20 <SysTick_Handler+0x4c>)
 8000b0e:	655a      	str	r2, [r3, #84]	@ 0x54
}
 8000b10:	bf00      	nop
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20000020 	.word	0x20000020
 8000b18:	20000028 	.word	0x20000028
 8000b1c:	20000024 	.word	0x20000024
 8000b20:	40002800 	.word	0x40002800

08000b24 <LL_AHB2_GRP1_EnableClock>:
{
 8000b24:	b480      	push	{r7}
 8000b26:	b085      	sub	sp, #20
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b2c:	4b08      	ldr	r3, [pc, #32]	@ (8000b50 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b30:	4907      	ldr	r1, [pc, #28]	@ (8000b50 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b38:	4b05      	ldr	r3, [pc, #20]	@ (8000b50 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000b3a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b42:	68fb      	ldr	r3, [r7, #12]
}
 8000b44:	bf00      	nop
 8000b46:	3714      	adds	r7, #20
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	40021000 	.word	0x40021000

08000b54 <LL_APB2_GRP1_EnableClock>:
{
 8000b54:	b480      	push	{r7}
 8000b56:	b085      	sub	sp, #20
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000b5c:	4b08      	ldr	r3, [pc, #32]	@ (8000b80 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b5e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000b60:	4907      	ldr	r1, [pc, #28]	@ (8000b80 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	4313      	orrs	r3, r2
 8000b66:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000b68:	4b05      	ldr	r3, [pc, #20]	@ (8000b80 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000b6a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4013      	ands	r3, r2
 8000b70:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b72:	68fb      	ldr	r3, [r7, #12]
}
 8000b74:	bf00      	nop
 8000b76:	3714      	adds	r7, #20
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	40021000 	.word	0x40021000

08000b84 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	685b      	ldr	r3, [r3, #4]
 8000b92:	f023 0210 	bic.w	r2, r3, #16
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	431a      	orrs	r2, r3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	605a      	str	r2, [r3, #4]
}
 8000b9e:	bf00      	nop
 8000ba0:	370c      	adds	r7, #12
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr

08000baa <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8000baa:	b480      	push	{r7}
 8000bac:	b083      	sub	sp, #12
 8000bae:	af00      	add	r7, sp, #0
 8000bb0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	685b      	ldr	r3, [r3, #4]
 8000bb6:	f023 0208 	bic.w	r2, r3, #8
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	605a      	str	r2, [r3, #4]
}
 8000bbe:	bf00      	nop
 8000bc0:	370c      	adds	r7, #12
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
	...

08000bcc <SPI1_Init>:
// > mode master, full duplex
// > 8 bits
// > pin NSS généré logiciellement
// > bit rate = 5 Mbps --> avec un bus clock à 80 MHz le prescaler est réglé à 16.
void SPI1_Init(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b090      	sub	sp, #64	@ 0x40
 8000bd0:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8000bd2:	f107 0318 	add.w	r3, r7, #24
 8000bd6:	2228      	movs	r2, #40	@ 0x28
 8000bd8:	2100      	movs	r1, #0
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f001 fac4 	bl	8002168 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be0:	463b      	mov	r3, r7
 8000be2:	2200      	movs	r2, #0
 8000be4:	601a      	str	r2, [r3, #0]
 8000be6:	605a      	str	r2, [r3, #4]
 8000be8:	609a      	str	r2, [r3, #8]
 8000bea:	60da      	str	r2, [r3, #12]
 8000bec:	611a      	str	r2, [r3, #16]
 8000bee:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8000bf0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000bf4:	f7ff ffae 	bl	8000b54 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000bf8:	2001      	movs	r0, #1
 8000bfa:	f7ff ff93 	bl	8000b24 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000bfe:	23e0      	movs	r3, #224	@ 0xe0
 8000c00:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c02:	2302      	movs	r3, #2
 8000c04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000c06:	2303      	movs	r3, #3
 8000c08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000c12:	2305      	movs	r3, #5
 8000c14:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c16:	463b      	mov	r3, r7
 8000c18:	4619      	mov	r1, r3
 8000c1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c1e:	f000 fd00 	bl	8001622 <LL_GPIO_Init>

  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8000c26:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000c2a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000c2c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000c30:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8000c32:	2300      	movs	r3, #0
 8000c34:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8000c36:	2300      	movs	r3, #0
 8000c38:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8000c3a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8000c40:	2318      	movs	r3, #24
 8000c42:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000c44:	2300      	movs	r3, #0
 8000c46:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 7;
 8000c4c:	2307      	movs	r3, #7
 8000c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8000c50:	f107 0318 	add.w	r3, r7, #24
 8000c54:	4619      	mov	r1, r3
 8000c56:	4807      	ldr	r0, [pc, #28]	@ (8000c74 <SPI1_Init+0xa8>)
 8000c58:	f001 f93b 	bl	8001ed2 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	4805      	ldr	r0, [pc, #20]	@ (8000c74 <SPI1_Init+0xa8>)
 8000c60:	f7ff ff90 	bl	8000b84 <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 8000c64:	4803      	ldr	r0, [pc, #12]	@ (8000c74 <SPI1_Init+0xa8>)
 8000c66:	f7ff ffa0 	bl	8000baa <LL_SPI_DisableNSSPulseMgt>
}
 8000c6a:	bf00      	nop
 8000c6c:	3740      	adds	r7, #64	@ 0x40
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40013000 	.word	0x40013000

08000c78 <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8000c80:	4b07      	ldr	r3, [pc, #28]	@ (8000ca0 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8000c82:	695a      	ldr	r2, [r3, #20]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4013      	ands	r3, r2
 8000c88:	687a      	ldr	r2, [r7, #4]
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	d101      	bne.n	8000c92 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e000      	b.n	8000c94 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8000c92:	2300      	movs	r3, #0
}
 8000c94:	4618      	mov	r0, r3
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	40010400 	.word	0x40010400

08000ca4 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8000cac:	4a04      	ldr	r2, [pc, #16]	@ (8000cc0 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	6153      	str	r3, [r2, #20]
}
 8000cb2:	bf00      	nop
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	40010400 	.word	0x40010400

08000cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr

08000cd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cd2:	b480      	push	{r7}
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd6:	bf00      	nop
 8000cd8:	e7fd      	b.n	8000cd6 <HardFault_Handler+0x4>

08000cda <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cde:	bf00      	nop
 8000ce0:	e7fd      	b.n	8000cde <MemManage_Handler+0x4>

08000ce2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ce6:	bf00      	nop
 8000ce8:	e7fd      	b.n	8000ce6 <BusFault_Handler+0x4>

08000cea <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cea:	b480      	push	{r7}
 8000cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cee:	bf00      	nop
 8000cf0:	e7fd      	b.n	8000cee <UsageFault_Handler+0x4>

08000cf2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr

08000d0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d12:	bf00      	nop
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8000d20:	2001      	movs	r0, #1
 8000d22:	f7ff ffa9 	bl	8000c78 <LL_EXTI_IsActiveFlag_0_31>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d002      	beq.n	8000d32 <EXTI0_IRQHandler+0x16>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8000d2c:	2001      	movs	r0, #1
 8000d2e:	f7ff ffb9 	bl	8000ca4 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d3c:	4b17      	ldr	r3, [pc, #92]	@ (8000d9c <SystemInit+0x64>)
 8000d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d42:	4a16      	ldr	r2, [pc, #88]	@ (8000d9c <SystemInit+0x64>)
 8000d44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000d4c:	4b14      	ldr	r3, [pc, #80]	@ (8000da0 <SystemInit+0x68>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a13      	ldr	r2, [pc, #76]	@ (8000da0 <SystemInit+0x68>)
 8000d52:	f043 0301 	orr.w	r3, r3, #1
 8000d56:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000d58:	4b11      	ldr	r3, [pc, #68]	@ (8000da0 <SystemInit+0x68>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000d5e:	4b10      	ldr	r3, [pc, #64]	@ (8000da0 <SystemInit+0x68>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a0f      	ldr	r2, [pc, #60]	@ (8000da0 <SystemInit+0x68>)
 8000d64:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8000d68:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8000d6c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000da0 <SystemInit+0x68>)
 8000d70:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d74:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d76:	4b0a      	ldr	r3, [pc, #40]	@ (8000da0 <SystemInit+0x68>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a09      	ldr	r2, [pc, #36]	@ (8000da0 <SystemInit+0x68>)
 8000d7c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d80:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000d82:	4b07      	ldr	r3, [pc, #28]	@ (8000da0 <SystemInit+0x68>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d88:	4b04      	ldr	r3, [pc, #16]	@ (8000d9c <SystemInit+0x64>)
 8000d8a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000d8e:	609a      	str	r2, [r3, #8]
#endif
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	e000ed00 	.word	0xe000ed00
 8000da0:	40021000 	.word	0x40021000

08000da4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f043 0201 	orr.w	r2, r3, #1
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	601a      	str	r2, [r3, #0]
}
 8000db8:	bf00      	nop
 8000dba:	370c      	adds	r7, #12
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr

08000dc4 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	689b      	ldr	r3, [r3, #8]
 8000ddc:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	609a      	str	r2, [r3, #8]
}
 8000de4:	bf00      	nop
 8000de6:	370c      	adds	r7, #12
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr

08000df0 <LL_AHB2_GRP1_EnableClock>:
{
 8000df0:	b480      	push	{r7}
 8000df2:	b085      	sub	sp, #20
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000df8:	4b08      	ldr	r3, [pc, #32]	@ (8000e1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000dfa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000dfc:	4907      	ldr	r1, [pc, #28]	@ (8000e1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e04:	4b05      	ldr	r3, [pc, #20]	@ (8000e1c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000e06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4013      	ands	r3, r2
 8000e0c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
}
 8000e10:	bf00      	nop
 8000e12:	3714      	adds	r7, #20
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	40021000 	.word	0x40021000

08000e20 <LL_APB1_GRP1_EnableClock>:
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000e28:	4b08      	ldr	r3, [pc, #32]	@ (8000e4c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e2a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000e2c:	4907      	ldr	r1, [pc, #28]	@ (8000e4c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000e34:	4b05      	ldr	r3, [pc, #20]	@ (8000e4c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000e36:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
}
 8000e40:	bf00      	nop
 8000e42:	3714      	adds	r7, #20
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	40021000 	.word	0x40021000

08000e50 <USART2_Init>:
#include "stm32l4xx_ll_gpio.h"


//Initialisation de l'USART2.
void USART2_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b08e      	sub	sp, #56	@ 0x38
 8000e54:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000e56:	f107 031c 	add.w	r3, r7, #28
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
 8000e5e:	605a      	str	r2, [r3, #4]
 8000e60:	609a      	str	r2, [r3, #8]
 8000e62:	60da      	str	r2, [r3, #12]
 8000e64:	611a      	str	r2, [r3, #16]
 8000e66:	615a      	str	r2, [r3, #20]
 8000e68:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e6a:	1d3b      	adds	r3, r7, #4
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
 8000e72:	609a      	str	r2, [r3, #8]
 8000e74:	60da      	str	r2, [r3, #12]
 8000e76:	611a      	str	r2, [r3, #16]
 8000e78:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000e7a:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000e7e:	f7ff ffcf 	bl	8000e20 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8000e82:	2001      	movs	r0, #1
 8000e84:	f7ff ffb4 	bl	8000df0 <LL_AHB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8000e88:	230c      	movs	r3, #12
 8000e8a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e90:	2303      	movs	r3, #3
 8000e92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000e9c:	2307      	movs	r3, #7
 8000e9e:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea0:	1d3b      	adds	r3, r7, #4
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ea8:	f000 fbbb 	bl	8001622 <LL_GPIO_Init>

  USART_InitStruct.BaudRate = 115200;
 8000eac:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000eb0:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000ebe:	230c      	movs	r3, #12
 8000ec0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8000eca:	f107 031c 	add.w	r3, r7, #28
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4806      	ldr	r0, [pc, #24]	@ (8000eec <USART2_Init+0x9c>)
 8000ed2:	f001 f8bd 	bl	8002050 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8000ed6:	4805      	ldr	r0, [pc, #20]	@ (8000eec <USART2_Init+0x9c>)
 8000ed8:	f7ff ff74 	bl	8000dc4 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8000edc:	4803      	ldr	r0, [pc, #12]	@ (8000eec <USART2_Init+0x9c>)
 8000ede:	f7ff ff61 	bl	8000da4 <LL_USART_Enable>
}
 8000ee2:	bf00      	nop
 8000ee4:	3738      	adds	r7, #56	@ 0x38
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40004400 	.word	0x40004400

08000ef0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000ef0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f28 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ef4:	f7ff ff20 	bl	8000d38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000ef8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000efa:	e003      	b.n	8000f04 <LoopCopyDataInit>

08000efc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000efc:	4b0b      	ldr	r3, [pc, #44]	@ (8000f2c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000efe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f00:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f02:	3104      	adds	r1, #4

08000f04 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f04:	480a      	ldr	r0, [pc, #40]	@ (8000f30 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000f06:	4b0b      	ldr	r3, [pc, #44]	@ (8000f34 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000f08:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f0a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000f0c:	d3f6      	bcc.n	8000efc <CopyDataInit>
	ldr	r2, =_sbss
 8000f0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f38 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000f10:	e002      	b.n	8000f18 <LoopFillZerobss>

08000f12 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000f12:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000f14:	f842 3b04 	str.w	r3, [r2], #4

08000f18 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000f18:	4b08      	ldr	r3, [pc, #32]	@ (8000f3c <LoopForever+0x16>)
	cmp	r2, r3
 8000f1a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000f1c:	d3f9      	bcc.n	8000f12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f1e:	f001 f92b 	bl	8002178 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f22:	f7ff fd4d 	bl	80009c0 <main>

08000f26 <LoopForever>:

LoopForever:
    b LoopForever
 8000f26:	e7fe      	b.n	8000f26 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f28:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000f2c:	08002228 	.word	0x08002228
	ldr	r0, =_sdata
 8000f30:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000f34:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8000f38:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 8000f3c:	20000030 	.word	0x20000030

08000f40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f40:	e7fe      	b.n	8000f40 <ADC1_2_IRQHandler>
	...

08000f44 <LL_EXTI_EnableIT_0_31>:
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000f4c:	4b05      	ldr	r3, [pc, #20]	@ (8000f64 <LL_EXTI_EnableIT_0_31+0x20>)
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	4904      	ldr	r1, [pc, #16]	@ (8000f64 <LL_EXTI_EnableIT_0_31+0x20>)
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4313      	orrs	r3, r2
 8000f56:	600b      	str	r3, [r1, #0]
}
 8000f58:	bf00      	nop
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	40010400 	.word	0x40010400

08000f68 <LL_EXTI_EnableIT_32_63>:
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000f70:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <LL_EXTI_EnableIT_32_63+0x20>)
 8000f72:	6a1a      	ldr	r2, [r3, #32]
 8000f74:	4904      	ldr	r1, [pc, #16]	@ (8000f88 <LL_EXTI_EnableIT_32_63+0x20>)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	620b      	str	r3, [r1, #32]
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr
 8000f88:	40010400 	.word	0x40010400

08000f8c <LL_EXTI_DisableIT_0_31>:
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8000f94:	4b06      	ldr	r3, [pc, #24]	@ (8000fb0 <LL_EXTI_DisableIT_0_31+0x24>)
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	4904      	ldr	r1, [pc, #16]	@ (8000fb0 <LL_EXTI_DisableIT_0_31+0x24>)
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	600b      	str	r3, [r1, #0]
}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	40010400 	.word	0x40010400

08000fb4 <LL_EXTI_DisableIT_32_63>:
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8000fbc:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <LL_EXTI_DisableIT_32_63+0x24>)
 8000fbe:	6a1a      	ldr	r2, [r3, #32]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	43db      	mvns	r3, r3
 8000fc4:	4904      	ldr	r1, [pc, #16]	@ (8000fd8 <LL_EXTI_DisableIT_32_63+0x24>)
 8000fc6:	4013      	ands	r3, r2
 8000fc8:	620b      	str	r3, [r1, #32]
}
 8000fca:	bf00      	nop
 8000fcc:	370c      	adds	r7, #12
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	40010400 	.word	0x40010400

08000fdc <LL_EXTI_EnableEvent_0_31>:
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8000fe4:	4b05      	ldr	r3, [pc, #20]	@ (8000ffc <LL_EXTI_EnableEvent_0_31+0x20>)
 8000fe6:	685a      	ldr	r2, [r3, #4]
 8000fe8:	4904      	ldr	r1, [pc, #16]	@ (8000ffc <LL_EXTI_EnableEvent_0_31+0x20>)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	604b      	str	r3, [r1, #4]
}
 8000ff0:	bf00      	nop
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	40010400 	.word	0x40010400

08001000 <LL_EXTI_EnableEvent_32_63>:
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8001008:	4b05      	ldr	r3, [pc, #20]	@ (8001020 <LL_EXTI_EnableEvent_32_63+0x20>)
 800100a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800100c:	4904      	ldr	r1, [pc, #16]	@ (8001020 <LL_EXTI_EnableEvent_32_63+0x20>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4313      	orrs	r3, r2
 8001012:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	40010400 	.word	0x40010400

08001024 <LL_EXTI_DisableEvent_0_31>:
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800102c:	4b06      	ldr	r3, [pc, #24]	@ (8001048 <LL_EXTI_DisableEvent_0_31+0x24>)
 800102e:	685a      	ldr	r2, [r3, #4]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	43db      	mvns	r3, r3
 8001034:	4904      	ldr	r1, [pc, #16]	@ (8001048 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001036:	4013      	ands	r3, r2
 8001038:	604b      	str	r3, [r1, #4]
}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop
 8001048:	40010400 	.word	0x40010400

0800104c <LL_EXTI_DisableEvent_32_63>:
{
 800104c:	b480      	push	{r7}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8001054:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <LL_EXTI_DisableEvent_32_63+0x24>)
 8001056:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	43db      	mvns	r3, r3
 800105c:	4904      	ldr	r1, [pc, #16]	@ (8001070 <LL_EXTI_DisableEvent_32_63+0x24>)
 800105e:	4013      	ands	r3, r2
 8001060:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	40010400 	.word	0x40010400

08001074 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800107c:	4b05      	ldr	r3, [pc, #20]	@ (8001094 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800107e:	689a      	ldr	r2, [r3, #8]
 8001080:	4904      	ldr	r1, [pc, #16]	@ (8001094 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4313      	orrs	r3, r2
 8001086:	608b      	str	r3, [r1, #8]
}
 8001088:	bf00      	nop
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	40010400 	.word	0x40010400

08001098 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80010a0:	4b05      	ldr	r3, [pc, #20]	@ (80010b8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80010a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80010a4:	4904      	ldr	r1, [pc, #16]	@ (80010b8 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	628b      	str	r3, [r1, #40]	@ 0x28
}
 80010ac:	bf00      	nop
 80010ae:	370c      	adds	r7, #12
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr
 80010b8:	40010400 	.word	0x40010400

080010bc <LL_EXTI_DisableRisingTrig_0_31>:
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80010c4:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80010c6:	689a      	ldr	r2, [r3, #8]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	43db      	mvns	r3, r3
 80010cc:	4904      	ldr	r1, [pc, #16]	@ (80010e0 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80010ce:	4013      	ands	r3, r2
 80010d0:	608b      	str	r3, [r1, #8]
}
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop
 80010e0:	40010400 	.word	0x40010400

080010e4 <LL_EXTI_DisableRisingTrig_32_63>:
{
 80010e4:	b480      	push	{r7}
 80010e6:	b083      	sub	sp, #12
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80010ec:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80010ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	43db      	mvns	r3, r3
 80010f4:	4904      	ldr	r1, [pc, #16]	@ (8001108 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80010f6:	4013      	ands	r3, r2
 80010f8:	628b      	str	r3, [r1, #40]	@ 0x28
}
 80010fa:	bf00      	nop
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop
 8001108:	40010400 	.word	0x40010400

0800110c <LL_EXTI_EnableFallingTrig_0_31>:
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8001114:	4b05      	ldr	r3, [pc, #20]	@ (800112c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001116:	68da      	ldr	r2, [r3, #12]
 8001118:	4904      	ldr	r1, [pc, #16]	@ (800112c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4313      	orrs	r3, r2
 800111e:	60cb      	str	r3, [r1, #12]
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	40010400 	.word	0x40010400

08001130 <LL_EXTI_EnableFallingTrig_32_63>:
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8001138:	4b05      	ldr	r3, [pc, #20]	@ (8001150 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800113a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800113c:	4904      	ldr	r1, [pc, #16]	@ (8001150 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4313      	orrs	r3, r2
 8001142:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8001144:	bf00      	nop
 8001146:	370c      	adds	r7, #12
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	40010400 	.word	0x40010400

08001154 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800115e:	68da      	ldr	r2, [r3, #12]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	43db      	mvns	r3, r3
 8001164:	4904      	ldr	r1, [pc, #16]	@ (8001178 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001166:	4013      	ands	r3, r2
 8001168:	60cb      	str	r3, [r1, #12]
}
 800116a:	bf00      	nop
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	40010400 	.word	0x40010400

0800117c <LL_EXTI_DisableFallingTrig_32_63>:
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8001186:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	43db      	mvns	r3, r3
 800118c:	4904      	ldr	r1, [pc, #16]	@ (80011a0 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800118e:	4013      	ands	r3, r2
 8001190:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8001192:	bf00      	nop
 8001194:	370c      	adds	r7, #12
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	40010400 	.word	0x40010400

080011a4 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	7a1b      	ldrb	r3, [r3, #8]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	f000 80d0 	beq.w	800135a <LL_EXTI_Init+0x1b6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d063      	beq.n	800128a <LL_EXTI_Init+0xe6>
    {
      switch (EXTI_InitStruct->Mode)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	7a5b      	ldrb	r3, [r3, #9]
 80011c6:	2b02      	cmp	r3, #2
 80011c8:	d01c      	beq.n	8001204 <LL_EXTI_Init+0x60>
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	dc25      	bgt.n	800121a <LL_EXTI_Init+0x76>
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d002      	beq.n	80011d8 <LL_EXTI_Init+0x34>
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d00b      	beq.n	80011ee <LL_EXTI_Init+0x4a>
 80011d6:	e020      	b.n	800121a <LL_EXTI_Init+0x76>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff21 	bl	8001024 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff feac 	bl	8000f44 <LL_EXTI_EnableIT_0_31>
          break;
 80011ec:	e018      	b.n	8001220 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff feca 	bl	8000f8c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff feed 	bl	8000fdc <LL_EXTI_EnableEvent_0_31>
          break;
 8001202:	e00d      	b.n	8001220 <LL_EXTI_Init+0x7c>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff fe9b 	bl	8000f44 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff fee2 	bl	8000fdc <LL_EXTI_EnableEvent_0_31>
          break;
 8001218:	e002      	b.n	8001220 <LL_EXTI_Init+0x7c>
        default:
          status = 0x01u;
 800121a:	2301      	movs	r3, #1
 800121c:	60fb      	str	r3, [r7, #12]
          break;
 800121e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	7a9b      	ldrb	r3, [r3, #10]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d030      	beq.n	800128a <LL_EXTI_Init+0xe6>
      {
        switch (EXTI_InitStruct->Trigger)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	7a9b      	ldrb	r3, [r3, #10]
 800122c:	2b03      	cmp	r3, #3
 800122e:	d01c      	beq.n	800126a <LL_EXTI_Init+0xc6>
 8001230:	2b03      	cmp	r3, #3
 8001232:	dc25      	bgt.n	8001280 <LL_EXTI_Init+0xdc>
 8001234:	2b01      	cmp	r3, #1
 8001236:	d002      	beq.n	800123e <LL_EXTI_Init+0x9a>
 8001238:	2b02      	cmp	r3, #2
 800123a:	d00b      	beq.n	8001254 <LL_EXTI_Init+0xb0>
 800123c:	e020      	b.n	8001280 <LL_EXTI_Init+0xdc>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff ff86 	bl	8001154 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff11 	bl	8001074 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001252:	e01a      	b.n	800128a <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff ff2f 	bl	80010bc <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff ff52 	bl	800110c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001268:	e00f      	b.n	800128a <LL_EXTI_Init+0xe6>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff ff00 	bl	8001074 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff ff47 	bl	800110c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800127e:	e004      	b.n	800128a <LL_EXTI_Init+0xe6>
          default:
            status |= 0x02u;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	f043 0302 	orr.w	r3, r3, #2
 8001286:	60fb      	str	r3, [r7, #12]
            break;
 8001288:	bf00      	nop
        }
      }
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d077      	beq.n	8001382 <LL_EXTI_Init+0x1de>
    {
      switch (EXTI_InitStruct->Mode)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	7a5b      	ldrb	r3, [r3, #9]
 8001296:	2b02      	cmp	r3, #2
 8001298:	d01c      	beq.n	80012d4 <LL_EXTI_Init+0x130>
 800129a:	2b02      	cmp	r3, #2
 800129c:	dc25      	bgt.n	80012ea <LL_EXTI_Init+0x146>
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d002      	beq.n	80012a8 <LL_EXTI_Init+0x104>
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d00b      	beq.n	80012be <LL_EXTI_Init+0x11a>
 80012a6:	e020      	b.n	80012ea <LL_EXTI_Init+0x146>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff fecd 	bl	800104c <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fe56 	bl	8000f68 <LL_EXTI_EnableIT_32_63>
          break;
 80012bc:	e01a      	b.n	80012f4 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fe76 	bl	8000fb4 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff fe97 	bl	8001000 <LL_EXTI_EnableEvent_32_63>
          break;
 80012d2:	e00f      	b.n	80012f4 <LL_EXTI_Init+0x150>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fe45 	bl	8000f68 <LL_EXTI_EnableIT_32_63>
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff fe8c 	bl	8001000 <LL_EXTI_EnableEvent_32_63>
          break;
 80012e8:	e004      	b.n	80012f4 <LL_EXTI_Init+0x150>
        default:
          status |= 0x04u;
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	f043 0304 	orr.w	r3, r3, #4
 80012f0:	60fb      	str	r3, [r7, #12]
          break;
 80012f2:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	7a9b      	ldrb	r3, [r3, #10]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d042      	beq.n	8001382 <LL_EXTI_Init+0x1de>
      {
        switch (EXTI_InitStruct->Trigger)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	7a9b      	ldrb	r3, [r3, #10]
 8001300:	2b03      	cmp	r3, #3
 8001302:	d01c      	beq.n	800133e <LL_EXTI_Init+0x19a>
 8001304:	2b03      	cmp	r3, #3
 8001306:	dc25      	bgt.n	8001354 <LL_EXTI_Init+0x1b0>
 8001308:	2b01      	cmp	r3, #1
 800130a:	d002      	beq.n	8001312 <LL_EXTI_Init+0x16e>
 800130c:	2b02      	cmp	r3, #2
 800130e:	d00b      	beq.n	8001328 <LL_EXTI_Init+0x184>
 8001310:	e020      	b.n	8001354 <LL_EXTI_Init+0x1b0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff ff30 	bl	800117c <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff feb9 	bl	8001098 <LL_EXTI_EnableRisingTrig_32_63>
            break;
 8001326:	e02c      	b.n	8001382 <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff fed9 	bl	80010e4 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	4618      	mov	r0, r3
 8001338:	f7ff fefa 	bl	8001130 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800133c:	e021      	b.n	8001382 <LL_EXTI_Init+0x1de>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff fea8 	bl	8001098 <LL_EXTI_EnableRisingTrig_32_63>
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff feef 	bl	8001130 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 8001352:	e016      	b.n	8001382 <LL_EXTI_Init+0x1de>
          default:
            status = ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	60fb      	str	r3, [r7, #12]
            break;
 8001358:	e013      	b.n	8001382 <LL_EXTI_Init+0x1de>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff fe14 	bl	8000f8c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fe5b 	bl	8001024 <LL_EXTI_DisableEvent_0_31>
    /* De-configure EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff fe1e 	bl	8000fb4 <LL_EXTI_DisableIT_32_63>
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fe65 	bl	800104c <LL_EXTI_DisableEvent_32_63>
  }

  return status;
 8001382:	68fb      	ldr	r3, [r7, #12]
}
 8001384:	4618      	mov	r0, r3
 8001386:	3710      	adds	r7, #16
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <LL_GPIO_SetPinMode>:
{
 800138c:	b480      	push	{r7}
 800138e:	b08b      	sub	sp, #44	@ 0x2c
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	fa93 f3a3 	rbit	r3, r3
 80013a6:	613b      	str	r3, [r7, #16]
  return result;
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d101      	bne.n	80013b6 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80013b2:	2320      	movs	r3, #32
 80013b4:	e003      	b.n	80013be <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	fab3 f383 	clz	r3, r3
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	2103      	movs	r1, #3
 80013c2:	fa01 f303 	lsl.w	r3, r1, r3
 80013c6:	43db      	mvns	r3, r3
 80013c8:	401a      	ands	r2, r3
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ce:	6a3b      	ldr	r3, [r7, #32]
 80013d0:	fa93 f3a3 	rbit	r3, r3
 80013d4:	61fb      	str	r3, [r7, #28]
  return result;
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80013da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d101      	bne.n	80013e4 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80013e0:	2320      	movs	r3, #32
 80013e2:	e003      	b.n	80013ec <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80013e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e6:	fab3 f383 	clz	r3, r3
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	6879      	ldr	r1, [r7, #4]
 80013f0:	fa01 f303 	lsl.w	r3, r1, r3
 80013f4:	431a      	orrs	r2, r3
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	601a      	str	r2, [r3, #0]
}
 80013fa:	bf00      	nop
 80013fc:	372c      	adds	r7, #44	@ 0x2c
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr

08001406 <LL_GPIO_SetPinOutputType>:
{
 8001406:	b480      	push	{r7}
 8001408:	b085      	sub	sp, #20
 800140a:	af00      	add	r7, sp, #0
 800140c:	60f8      	str	r0, [r7, #12]
 800140e:	60b9      	str	r1, [r7, #8]
 8001410:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	685a      	ldr	r2, [r3, #4]
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	43db      	mvns	r3, r3
 800141a:	401a      	ands	r2, r3
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	6879      	ldr	r1, [r7, #4]
 8001420:	fb01 f303 	mul.w	r3, r1, r3
 8001424:	431a      	orrs	r2, r3
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	605a      	str	r2, [r3, #4]
}
 800142a:	bf00      	nop
 800142c:	3714      	adds	r7, #20
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <LL_GPIO_SetPinSpeed>:
{
 8001436:	b480      	push	{r7}
 8001438:	b08b      	sub	sp, #44	@ 0x2c
 800143a:	af00      	add	r7, sp, #0
 800143c:	60f8      	str	r0, [r7, #12]
 800143e:	60b9      	str	r1, [r7, #8]
 8001440:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	689a      	ldr	r2, [r3, #8]
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	fa93 f3a3 	rbit	r3, r3
 8001450:	613b      	str	r3, [r7, #16]
  return result;
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d101      	bne.n	8001460 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800145c:	2320      	movs	r3, #32
 800145e:	e003      	b.n	8001468 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	fab3 f383 	clz	r3, r3
 8001466:	b2db      	uxtb	r3, r3
 8001468:	005b      	lsls	r3, r3, #1
 800146a:	2103      	movs	r1, #3
 800146c:	fa01 f303 	lsl.w	r3, r1, r3
 8001470:	43db      	mvns	r3, r3
 8001472:	401a      	ands	r2, r3
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001478:	6a3b      	ldr	r3, [r7, #32]
 800147a:	fa93 f3a3 	rbit	r3, r3
 800147e:	61fb      	str	r3, [r7, #28]
  return result;
 8001480:	69fb      	ldr	r3, [r7, #28]
 8001482:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001486:	2b00      	cmp	r3, #0
 8001488:	d101      	bne.n	800148e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800148a:	2320      	movs	r3, #32
 800148c:	e003      	b.n	8001496 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800148e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001490:	fab3 f383 	clz	r3, r3
 8001494:	b2db      	uxtb	r3, r3
 8001496:	005b      	lsls	r3, r3, #1
 8001498:	6879      	ldr	r1, [r7, #4]
 800149a:	fa01 f303 	lsl.w	r3, r1, r3
 800149e:	431a      	orrs	r2, r3
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	609a      	str	r2, [r3, #8]
}
 80014a4:	bf00      	nop
 80014a6:	372c      	adds	r7, #44	@ 0x2c
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <LL_GPIO_SetPinPull>:
{
 80014b0:	b480      	push	{r7}
 80014b2:	b08b      	sub	sp, #44	@ 0x2c
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	68da      	ldr	r2, [r3, #12]
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	fa93 f3a3 	rbit	r3, r3
 80014ca:	613b      	str	r3, [r7, #16]
  return result;
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d101      	bne.n	80014da <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80014d6:	2320      	movs	r3, #32
 80014d8:	e003      	b.n	80014e2 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	fab3 f383 	clz	r3, r3
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	2103      	movs	r1, #3
 80014e6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ea:	43db      	mvns	r3, r3
 80014ec:	401a      	ands	r2, r3
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f2:	6a3b      	ldr	r3, [r7, #32]
 80014f4:	fa93 f3a3 	rbit	r3, r3
 80014f8:	61fb      	str	r3, [r7, #28]
  return result;
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80014fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001500:	2b00      	cmp	r3, #0
 8001502:	d101      	bne.n	8001508 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001504:	2320      	movs	r3, #32
 8001506:	e003      	b.n	8001510 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800150a:	fab3 f383 	clz	r3, r3
 800150e:	b2db      	uxtb	r3, r3
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	fa01 f303 	lsl.w	r3, r1, r3
 8001518:	431a      	orrs	r2, r3
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	60da      	str	r2, [r3, #12]
}
 800151e:	bf00      	nop
 8001520:	372c      	adds	r7, #44	@ 0x2c
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <LL_GPIO_SetAFPin_0_7>:
{
 800152a:	b480      	push	{r7}
 800152c:	b08b      	sub	sp, #44	@ 0x2c
 800152e:	af00      	add	r7, sp, #0
 8001530:	60f8      	str	r0, [r7, #12]
 8001532:	60b9      	str	r1, [r7, #8]
 8001534:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6a1a      	ldr	r2, [r3, #32]
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	fa93 f3a3 	rbit	r3, r3
 8001544:	613b      	str	r3, [r7, #16]
  return result;
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d101      	bne.n	8001554 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001550:	2320      	movs	r3, #32
 8001552:	e003      	b.n	800155c <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	fab3 f383 	clz	r3, r3
 800155a:	b2db      	uxtb	r3, r3
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	210f      	movs	r1, #15
 8001560:	fa01 f303 	lsl.w	r3, r1, r3
 8001564:	43db      	mvns	r3, r3
 8001566:	401a      	ands	r2, r3
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800156c:	6a3b      	ldr	r3, [r7, #32]
 800156e:	fa93 f3a3 	rbit	r3, r3
 8001572:	61fb      	str	r3, [r7, #28]
  return result;
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800157a:	2b00      	cmp	r3, #0
 800157c:	d101      	bne.n	8001582 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800157e:	2320      	movs	r3, #32
 8001580:	e003      	b.n	800158a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001584:	fab3 f383 	clz	r3, r3
 8001588:	b2db      	uxtb	r3, r3
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	6879      	ldr	r1, [r7, #4]
 800158e:	fa01 f303 	lsl.w	r3, r1, r3
 8001592:	431a      	orrs	r2, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	621a      	str	r2, [r3, #32]
}
 8001598:	bf00      	nop
 800159a:	372c      	adds	r7, #44	@ 0x2c
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <LL_GPIO_SetAFPin_8_15>:
{
 80015a4:	b480      	push	{r7}
 80015a6:	b08b      	sub	sp, #44	@ 0x2c
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	0a1b      	lsrs	r3, r3, #8
 80015b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	fa93 f3a3 	rbit	r3, r3
 80015c0:	613b      	str	r3, [r7, #16]
  return result;
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80015c6:	69bb      	ldr	r3, [r7, #24]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d101      	bne.n	80015d0 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 80015cc:	2320      	movs	r3, #32
 80015ce:	e003      	b.n	80015d8 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	fab3 f383 	clz	r3, r3
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	210f      	movs	r1, #15
 80015dc:	fa01 f303 	lsl.w	r3, r1, r3
 80015e0:	43db      	mvns	r3, r3
 80015e2:	401a      	ands	r2, r3
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	0a1b      	lsrs	r3, r3, #8
 80015e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ea:	6a3b      	ldr	r3, [r7, #32]
 80015ec:	fa93 f3a3 	rbit	r3, r3
 80015f0:	61fb      	str	r3, [r7, #28]
  return result;
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80015f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d101      	bne.n	8001600 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 80015fc:	2320      	movs	r3, #32
 80015fe:	e003      	b.n	8001608 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001602:	fab3 f383 	clz	r3, r3
 8001606:	b2db      	uxtb	r3, r3
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	6879      	ldr	r1, [r7, #4]
 800160c:	fa01 f303 	lsl.w	r3, r1, r3
 8001610:	431a      	orrs	r2, r3
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001616:	bf00      	nop
 8001618:	372c      	adds	r7, #44	@ 0x2c
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr

08001622 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b088      	sub	sp, #32
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	fa93 f3a3 	rbit	r3, r3
 8001638:	60fb      	str	r3, [r7, #12]
  return result;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d101      	bne.n	8001648 <LL_GPIO_Init+0x26>
    return 32U;
 8001644:	2320      	movs	r3, #32
 8001646:	e003      	b.n	8001650 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	fab3 f383 	clz	r3, r3
 800164e:	b2db      	uxtb	r3, r3
 8001650:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001652:	e040      	b.n	80016d6 <LL_GPIO_Init+0xb4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	2101      	movs	r1, #1
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	fa01 f303 	lsl.w	r3, r1, r3
 8001660:	4013      	ands	r3, r2
 8001662:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8001664:	69bb      	ldr	r3, [r7, #24]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d032      	beq.n	80016d0 <LL_GPIO_Init+0xae>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	461a      	mov	r2, r3
 8001670:	69b9      	ldr	r1, [r7, #24]
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7ff fe8a 	bl	800138c <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d003      	beq.n	8001688 <LL_GPIO_Init+0x66>
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	2b02      	cmp	r3, #2
 8001686:	d106      	bne.n	8001696 <LL_GPIO_Init+0x74>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	461a      	mov	r2, r3
 800168e:	69b9      	ldr	r1, [r7, #24]
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f7ff fed0 	bl	8001436 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	691b      	ldr	r3, [r3, #16]
 800169a:	461a      	mov	r2, r3
 800169c:	69b9      	ldr	r1, [r7, #24]
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff ff06 	bl	80014b0 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d111      	bne.n	80016d0 <LL_GPIO_Init+0xae>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	2bff      	cmp	r3, #255	@ 0xff
 80016b0:	d807      	bhi.n	80016c2 <LL_GPIO_Init+0xa0>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	695b      	ldr	r3, [r3, #20]
 80016b6:	461a      	mov	r2, r3
 80016b8:	69b9      	ldr	r1, [r7, #24]
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f7ff ff35 	bl	800152a <LL_GPIO_SetAFPin_0_7>
 80016c0:	e006      	b.n	80016d0 <LL_GPIO_Init+0xae>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	695b      	ldr	r3, [r3, #20]
 80016c6:	461a      	mov	r2, r3
 80016c8:	69b9      	ldr	r1, [r7, #24]
 80016ca:	6878      	ldr	r0, [r7, #4]
 80016cc:	f7ff ff6a 	bl	80015a4 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	3301      	adds	r3, #1
 80016d4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	fa22 f303 	lsr.w	r3, r2, r3
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d1b7      	bne.n	8001654 <LL_GPIO_Init+0x32>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d003      	beq.n	80016f4 <LL_GPIO_Init+0xd2>
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d107      	bne.n	8001704 <LL_GPIO_Init+0xe2>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	6819      	ldr	r1, [r3, #0]
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	461a      	mov	r2, r3
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff fe81 	bl	8001406 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8001704:	2300      	movs	r3, #0
}
 8001706:	4618      	mov	r0, r3
 8001708:	3720      	adds	r7, #32
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
	...

08001710 <LL_RCC_HSI_IsReady>:
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RCC_CR_HSIRDY) ? 1UL : 0UL);
 8001714:	4b07      	ldr	r3, [pc, #28]	@ (8001734 <LL_RCC_HSI_IsReady+0x24>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800171c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001720:	d101      	bne.n	8001726 <LL_RCC_HSI_IsReady+0x16>
 8001722:	2301      	movs	r3, #1
 8001724:	e000      	b.n	8001728 <LL_RCC_HSI_IsReady+0x18>
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	40021000 	.word	0x40021000

08001738 <LL_RCC_LSE_IsReady>:
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY) ? 1UL : 0UL);
 800173c:	4b07      	ldr	r3, [pc, #28]	@ (800175c <LL_RCC_LSE_IsReady+0x24>)
 800173e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001742:	f003 0302 	and.w	r3, r3, #2
 8001746:	2b02      	cmp	r3, #2
 8001748:	d101      	bne.n	800174e <LL_RCC_LSE_IsReady+0x16>
 800174a:	2301      	movs	r3, #1
 800174c:	e000      	b.n	8001750 <LL_RCC_LSE_IsReady+0x18>
 800174e:	2300      	movs	r3, #0
}
 8001750:	4618      	mov	r0, r3
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	40021000 	.word	0x40021000

08001760 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == RCC_CR_MSIRGSEL) ? 1UL : 0UL);
 8001764:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <LL_RCC_MSI_IsEnabledRangeSelect+0x20>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0308 	and.w	r3, r3, #8
 800176c:	2b08      	cmp	r3, #8
 800176e:	d101      	bne.n	8001774 <LL_RCC_MSI_IsEnabledRangeSelect+0x14>
 8001770:	2301      	movs	r3, #1
 8001772:	e000      	b.n	8001776 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8001774:	2300      	movs	r3, #0
}
 8001776:	4618      	mov	r0, r3
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr
 8001780:	40021000 	.word	0x40021000

08001784 <LL_RCC_MSI_GetRange>:
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8001788:	4b04      	ldr	r3, [pc, #16]	@ (800179c <LL_RCC_MSI_GetRange+0x18>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8001790:	4618      	mov	r0, r3
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	40021000 	.word	0x40021000

080017a0 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80017a4:	4b04      	ldr	r3, [pc, #16]	@ (80017b8 <LL_RCC_MSI_GetRangeAfterStandby+0x18>)
 80017a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017aa:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	40021000 	.word	0x40021000

080017bc <LL_RCC_GetSysClkSource>:
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80017c0:	4b04      	ldr	r3, [pc, #16]	@ (80017d4 <LL_RCC_GetSysClkSource+0x18>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f003 030c 	and.w	r3, r3, #12
}
 80017c8:	4618      	mov	r0, r3
 80017ca:	46bd      	mov	sp, r7
 80017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	40021000 	.word	0x40021000

080017d8 <LL_RCC_GetAHBPrescaler>:
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80017dc:	4b04      	ldr	r3, [pc, #16]	@ (80017f0 <LL_RCC_GetAHBPrescaler+0x18>)
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	40021000 	.word	0x40021000

080017f4 <LL_RCC_GetAPB1Prescaler>:
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80017f8:	4b04      	ldr	r3, [pc, #16]	@ (800180c <LL_RCC_GetAPB1Prescaler+0x18>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8001800:	4618      	mov	r0, r3
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	40021000 	.word	0x40021000

08001810 <LL_RCC_GetAPB2Prescaler>:
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001814:	4b04      	ldr	r3, [pc, #16]	@ (8001828 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800181c:	4618      	mov	r0, r3
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	40021000 	.word	0x40021000

0800182c <LL_RCC_GetUSARTClockSource>:
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8001834:	4b06      	ldr	r3, [pc, #24]	@ (8001850 <LL_RCC_GetUSARTClockSource+0x24>)
 8001836:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	401a      	ands	r2, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	041b      	lsls	r3, r3, #16
 8001842:	4313      	orrs	r3, r2
}
 8001844:	4618      	mov	r0, r3
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	40021000 	.word	0x40021000

08001854 <LL_RCC_GetUARTClockSource>:
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 800185c:	4b06      	ldr	r3, [pc, #24]	@ (8001878 <LL_RCC_GetUARTClockSource+0x24>)
 800185e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	401a      	ands	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	041b      	lsls	r3, r3, #16
 800186a:	4313      	orrs	r3, r2
}
 800186c:	4618      	mov	r0, r3
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	40021000 	.word	0x40021000

0800187c <LL_RCC_PLL_GetMainSource>:
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001880:	4b04      	ldr	r3, [pc, #16]	@ (8001894 <LL_RCC_PLL_GetMainSource+0x18>)
 8001882:	68db      	ldr	r3, [r3, #12]
 8001884:	f003 0303 	and.w	r3, r3, #3
}
 8001888:	4618      	mov	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
 8001892:	bf00      	nop
 8001894:	40021000 	.word	0x40021000

08001898 <LL_RCC_PLL_GetN>:
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800189c:	4b04      	ldr	r3, [pc, #16]	@ (80018b0 <LL_RCC_PLL_GetN+0x18>)
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	0a1b      	lsrs	r3, r3, #8
 80018a2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	40021000 	.word	0x40021000

080018b4 <LL_RCC_PLL_GetR>:
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80018b8:	4b04      	ldr	r3, [pc, #16]	@ (80018cc <LL_RCC_PLL_GetR+0x18>)
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	40021000 	.word	0x40021000

080018d0 <LL_RCC_PLL_GetDivider>:
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80018d4:	4b04      	ldr	r3, [pc, #16]	@ (80018e8 <LL_RCC_PLL_GetDivider+0x18>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80018dc:	4618      	mov	r0, r3
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	40021000 	.word	0x40021000

080018ec <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80018f4:	2300      	movs	r3, #0
 80018f6:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2b03      	cmp	r3, #3
 80018fc:	d137      	bne.n	800196e <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f7ff ff94 	bl	800182c <LL_RCC_GetUSARTClockSource>
 8001904:	4603      	mov	r3, r0
 8001906:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 800190a:	2b03      	cmp	r3, #3
 800190c:	f200 80b3 	bhi.w	8001a76 <LL_RCC_GetUSARTClockFreq+0x18a>
 8001910:	a201      	add	r2, pc, #4	@ (adr r2, 8001918 <LL_RCC_GetUSARTClockFreq+0x2c>)
 8001912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001916:	bf00      	nop
 8001918:	08001957 	.word	0x08001957
 800191c:	08001929 	.word	0x08001929
 8001920:	08001931 	.word	0x08001931
 8001924:	08001943 	.word	0x08001943
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001928:	f000 f956 	bl	8001bd8 <RCC_GetSystemClockFreq>
 800192c:	60f8      	str	r0, [r7, #12]
        break;
 800192e:	e0b3      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8001930:	f7ff feee 	bl	8001710 <LL_RCC_HSI_IsReady>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	f000 809f 	beq.w	8001a7a <LL_RCC_GetUSARTClockFreq+0x18e>
        {
          usart_frequency = HSI_VALUE;
 800193c:	4b59      	ldr	r3, [pc, #356]	@ (8001aa4 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 800193e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001940:	e09b      	b.n	8001a7a <LL_RCC_GetUSARTClockFreq+0x18e>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8001942:	f7ff fef9 	bl	8001738 <LL_RCC_LSE_IsReady>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	f000 8098 	beq.w	8001a7e <LL_RCC_GetUSARTClockFreq+0x192>
        {
          usart_frequency = LSE_VALUE;
 800194e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001952:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001954:	e093      	b.n	8001a7e <LL_RCC_GetUSARTClockFreq+0x192>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001956:	f000 f93f 	bl	8001bd8 <RCC_GetSystemClockFreq>
 800195a:	4603      	mov	r3, r0
 800195c:	4618      	mov	r0, r3
 800195e:	f000 f9cb 	bl	8001cf8 <RCC_GetHCLKClockFreq>
 8001962:	4603      	mov	r3, r0
 8001964:	4618      	mov	r0, r3
 8001966:	f000 f9f1 	bl	8001d4c <RCC_GetPCLK2ClockFreq>
 800196a:	60f8      	str	r0, [r7, #12]
        break;
 800196c:	e094      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>

      default:
        break;
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2b0c      	cmp	r3, #12
 8001972:	d146      	bne.n	8001a02 <LL_RCC_GetUSARTClockFreq+0x116>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f7ff ff59 	bl	800182c <LL_RCC_GetUSARTClockSource>
 800197a:	4603      	mov	r3, r0
 800197c:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8001980:	2b0c      	cmp	r3, #12
 8001982:	d87e      	bhi.n	8001a82 <LL_RCC_GetUSARTClockFreq+0x196>
 8001984:	a201      	add	r2, pc, #4	@ (adr r2, 800198c <LL_RCC_GetUSARTClockFreq+0xa0>)
 8001986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800198a:	bf00      	nop
 800198c:	080019eb 	.word	0x080019eb
 8001990:	08001a83 	.word	0x08001a83
 8001994:	08001a83 	.word	0x08001a83
 8001998:	08001a83 	.word	0x08001a83
 800199c:	080019c1 	.word	0x080019c1
 80019a0:	08001a83 	.word	0x08001a83
 80019a4:	08001a83 	.word	0x08001a83
 80019a8:	08001a83 	.word	0x08001a83
 80019ac:	080019c9 	.word	0x080019c9
 80019b0:	08001a83 	.word	0x08001a83
 80019b4:	08001a83 	.word	0x08001a83
 80019b8:	08001a83 	.word	0x08001a83
 80019bc:	080019d9 	.word	0x080019d9
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80019c0:	f000 f90a 	bl	8001bd8 <RCC_GetSystemClockFreq>
 80019c4:	60f8      	str	r0, [r7, #12]
        break;
 80019c6:	e067      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 80019c8:	f7ff fea2 	bl	8001710 <LL_RCC_HSI_IsReady>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d059      	beq.n	8001a86 <LL_RCC_GetUSARTClockFreq+0x19a>
        {
          usart_frequency = HSI_VALUE;
 80019d2:	4b34      	ldr	r3, [pc, #208]	@ (8001aa4 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80019d4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80019d6:	e056      	b.n	8001a86 <LL_RCC_GetUSARTClockFreq+0x19a>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80019d8:	f7ff feae 	bl	8001738 <LL_RCC_LSE_IsReady>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d053      	beq.n	8001a8a <LL_RCC_GetUSARTClockFreq+0x19e>
        {
          usart_frequency = LSE_VALUE;
 80019e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019e6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80019e8:	e04f      	b.n	8001a8a <LL_RCC_GetUSARTClockFreq+0x19e>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80019ea:	f000 f8f5 	bl	8001bd8 <RCC_GetSystemClockFreq>
 80019ee:	4603      	mov	r3, r0
 80019f0:	4618      	mov	r0, r3
 80019f2:	f000 f981 	bl	8001cf8 <RCC_GetHCLKClockFreq>
 80019f6:	4603      	mov	r3, r0
 80019f8:	4618      	mov	r0, r3
 80019fa:	f000 f993 	bl	8001d24 <RCC_GetPCLK1ClockFreq>
 80019fe:	60f8      	str	r0, [r7, #12]
        break;
 8001a00:	e04a      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>
    }
  }
  else
  {
#if defined(RCC_CCIPR_USART3SEL)
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2b30      	cmp	r3, #48	@ 0x30
 8001a06:	d147      	bne.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f7ff ff0f 	bl	800182c <LL_RCC_GetUSARTClockSource>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8001a14:	d01a      	beq.n	8001a4c <LL_RCC_GetUSARTClockFreq+0x160>
 8001a16:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8001a1a:	d838      	bhi.n	8001a8e <LL_RCC_GetUSARTClockFreq+0x1a2>
 8001a1c:	4a22      	ldr	r2, [pc, #136]	@ (8001aa8 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d00c      	beq.n	8001a3c <LL_RCC_GetUSARTClockFreq+0x150>
 8001a22:	4a21      	ldr	r2, [pc, #132]	@ (8001aa8 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d832      	bhi.n	8001a8e <LL_RCC_GetUSARTClockFreq+0x1a2>
 8001a28:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8001a2c:	d017      	beq.n	8001a5e <LL_RCC_GetUSARTClockFreq+0x172>
 8001a2e:	4a1f      	ldr	r2, [pc, #124]	@ (8001aac <LL_RCC_GetUSARTClockFreq+0x1c0>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d12c      	bne.n	8001a8e <LL_RCC_GetUSARTClockFreq+0x1a2>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8001a34:	f000 f8d0 	bl	8001bd8 <RCC_GetSystemClockFreq>
 8001a38:	60f8      	str	r0, [r7, #12]
          break;
 8001a3a:	e02d      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8001a3c:	f7ff fe68 	bl	8001710 <LL_RCC_HSI_IsReady>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d025      	beq.n	8001a92 <LL_RCC_GetUSARTClockFreq+0x1a6>
          {
            usart_frequency = HSI_VALUE;
 8001a46:	4b17      	ldr	r3, [pc, #92]	@ (8001aa4 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 8001a48:	60fb      	str	r3, [r7, #12]
          }
          break;
 8001a4a:	e022      	b.n	8001a92 <LL_RCC_GetUSARTClockFreq+0x1a6>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8001a4c:	f7ff fe74 	bl	8001738 <LL_RCC_LSE_IsReady>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d01f      	beq.n	8001a96 <LL_RCC_GetUSARTClockFreq+0x1aa>
          {
            usart_frequency = LSE_VALUE;
 8001a56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a5a:	60fb      	str	r3, [r7, #12]
          }
          break;
 8001a5c:	e01b      	b.n	8001a96 <LL_RCC_GetUSARTClockFreq+0x1aa>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001a5e:	f000 f8bb 	bl	8001bd8 <RCC_GetSystemClockFreq>
 8001a62:	4603      	mov	r3, r0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f000 f947 	bl	8001cf8 <RCC_GetHCLKClockFreq>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f000 f959 	bl	8001d24 <RCC_GetPCLK1ClockFreq>
 8001a72:	60f8      	str	r0, [r7, #12]
          break;
 8001a74:	e010      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001a76:	bf00      	nop
 8001a78:	e00e      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001a7a:	bf00      	nop
 8001a7c:	e00c      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001a7e:	bf00      	nop
 8001a80:	e00a      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001a82:	bf00      	nop
 8001a84:	e008      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001a86:	bf00      	nop
 8001a88:	e006      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>
        break;
 8001a8a:	bf00      	nop
 8001a8c:	e004      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>

        default:
          break;
 8001a8e:	bf00      	nop
 8001a90:	e002      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8001a92:	bf00      	nop
 8001a94:	e000      	b.n	8001a98 <LL_RCC_GetUSARTClockFreq+0x1ac>
          break;
 8001a96:	bf00      	nop
      }
    }
#endif /* RCC_CCIPR_USART3SEL */
  }
  return usart_frequency;
 8001a98:	68fb      	ldr	r3, [r7, #12]
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	00f42400 	.word	0x00f42400
 8001aa8:	00300020 	.word	0x00300020
 8001aac:	00300010 	.word	0x00300010

08001ab0 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

#if defined(RCC_CCIPR_UART4SEL)
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2bc0      	cmp	r3, #192	@ 0xc0
 8001ac0:	d13b      	bne.n	8001b3a <LL_RCC_GetUARTClockFreq+0x8a>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7ff fec6 	bl	8001854 <LL_RCC_GetUARTClockSource>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8001ace:	d01a      	beq.n	8001b06 <LL_RCC_GetUARTClockFreq+0x56>
 8001ad0:	f1b3 1fc0 	cmp.w	r3, #12583104	@ 0xc000c0
 8001ad4:	d82c      	bhi.n	8001b30 <LL_RCC_GetUARTClockFreq+0x80>
 8001ad6:	4a3b      	ldr	r2, [pc, #236]	@ (8001bc4 <LL_RCC_GetUARTClockFreq+0x114>)
 8001ad8:	4293      	cmp	r3, r2
 8001ada:	d00c      	beq.n	8001af6 <LL_RCC_GetUARTClockFreq+0x46>
 8001adc:	4a39      	ldr	r2, [pc, #228]	@ (8001bc4 <LL_RCC_GetUARTClockFreq+0x114>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d826      	bhi.n	8001b30 <LL_RCC_GetUARTClockFreq+0x80>
 8001ae2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001ae6:	d017      	beq.n	8001b18 <LL_RCC_GetUARTClockFreq+0x68>
 8001ae8:	4a37      	ldr	r2, [pc, #220]	@ (8001bc8 <LL_RCC_GetUARTClockFreq+0x118>)
 8001aea:	4293      	cmp	r3, r2
 8001aec:	d120      	bne.n	8001b30 <LL_RCC_GetUARTClockFreq+0x80>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8001aee:	f000 f873 	bl	8001bd8 <RCC_GetSystemClockFreq>
 8001af2:	60f8      	str	r0, [r7, #12]
        break;
 8001af4:	e021      	b.n	8001b3a <LL_RCC_GetUARTClockFreq+0x8a>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8001af6:	f7ff fe0b 	bl	8001710 <LL_RCC_HSI_IsReady>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d019      	beq.n	8001b34 <LL_RCC_GetUARTClockFreq+0x84>
        {
          uart_frequency = HSI_VALUE;
 8001b00:	4b32      	ldr	r3, [pc, #200]	@ (8001bcc <LL_RCC_GetUARTClockFreq+0x11c>)
 8001b02:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001b04:	e016      	b.n	8001b34 <LL_RCC_GetUARTClockFreq+0x84>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8001b06:	f7ff fe17 	bl	8001738 <LL_RCC_LSE_IsReady>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d013      	beq.n	8001b38 <LL_RCC_GetUARTClockFreq+0x88>
        {
          uart_frequency = LSE_VALUE;
 8001b10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b14:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001b16:	e00f      	b.n	8001b38 <LL_RCC_GetUARTClockFreq+0x88>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001b18:	f000 f85e 	bl	8001bd8 <RCC_GetSystemClockFreq>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f000 f8ea 	bl	8001cf8 <RCC_GetHCLKClockFreq>
 8001b24:	4603      	mov	r3, r0
 8001b26:	4618      	mov	r0, r3
 8001b28:	f000 f8fc 	bl	8001d24 <RCC_GetPCLK1ClockFreq>
 8001b2c:	60f8      	str	r0, [r7, #12]
        break;
 8001b2e:	e004      	b.n	8001b3a <LL_RCC_GetUARTClockFreq+0x8a>

      default:
        break;
 8001b30:	bf00      	nop
 8001b32:	e002      	b.n	8001b3a <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 8001b34:	bf00      	nop
 8001b36:	e000      	b.n	8001b3a <LL_RCC_GetUARTClockFreq+0x8a>
        break;
 8001b38:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART4SEL */

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001b40:	d13b      	bne.n	8001bba <LL_RCC_GetUARTClockFreq+0x10a>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f7ff fe86 	bl	8001854 <LL_RCC_GetUARTClockSource>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8001b4e:	d01a      	beq.n	8001b86 <LL_RCC_GetUARTClockFreq+0xd6>
 8001b50:	f1b3 2f03 	cmp.w	r3, #50332416	@ 0x3000300
 8001b54:	d82c      	bhi.n	8001bb0 <LL_RCC_GetUARTClockFreq+0x100>
 8001b56:	4a1e      	ldr	r2, [pc, #120]	@ (8001bd0 <LL_RCC_GetUARTClockFreq+0x120>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d00c      	beq.n	8001b76 <LL_RCC_GetUARTClockFreq+0xc6>
 8001b5c:	4a1c      	ldr	r2, [pc, #112]	@ (8001bd0 <LL_RCC_GetUARTClockFreq+0x120>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d826      	bhi.n	8001bb0 <LL_RCC_GetUARTClockFreq+0x100>
 8001b62:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001b66:	d017      	beq.n	8001b98 <LL_RCC_GetUARTClockFreq+0xe8>
 8001b68:	4a1a      	ldr	r2, [pc, #104]	@ (8001bd4 <LL_RCC_GetUARTClockFreq+0x124>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d120      	bne.n	8001bb0 <LL_RCC_GetUARTClockFreq+0x100>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8001b6e:	f000 f833 	bl	8001bd8 <RCC_GetSystemClockFreq>
 8001b72:	60f8      	str	r0, [r7, #12]
        break;
 8001b74:	e021      	b.n	8001bba <LL_RCC_GetUARTClockFreq+0x10a>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8001b76:	f7ff fdcb 	bl	8001710 <LL_RCC_HSI_IsReady>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d019      	beq.n	8001bb4 <LL_RCC_GetUARTClockFreq+0x104>
        {
          uart_frequency = HSI_VALUE;
 8001b80:	4b12      	ldr	r3, [pc, #72]	@ (8001bcc <LL_RCC_GetUARTClockFreq+0x11c>)
 8001b82:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001b84:	e016      	b.n	8001bb4 <LL_RCC_GetUARTClockFreq+0x104>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8001b86:	f7ff fdd7 	bl	8001738 <LL_RCC_LSE_IsReady>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d013      	beq.n	8001bb8 <LL_RCC_GetUARTClockFreq+0x108>
        {
          uart_frequency = LSE_VALUE;
 8001b90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b94:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001b96:	e00f      	b.n	8001bb8 <LL_RCC_GetUARTClockFreq+0x108>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001b98:	f000 f81e 	bl	8001bd8 <RCC_GetSystemClockFreq>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f000 f8aa 	bl	8001cf8 <RCC_GetHCLKClockFreq>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f000 f8bc 	bl	8001d24 <RCC_GetPCLK1ClockFreq>
 8001bac:	60f8      	str	r0, [r7, #12]
        break;
 8001bae:	e004      	b.n	8001bba <LL_RCC_GetUARTClockFreq+0x10a>

      default:
        break;
 8001bb0:	bf00      	nop
 8001bb2:	e002      	b.n	8001bba <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8001bb4:	bf00      	nop
 8001bb6:	e000      	b.n	8001bba <LL_RCC_GetUARTClockFreq+0x10a>
        break;
 8001bb8:	bf00      	nop
    }
  }
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8001bba:	68fb      	ldr	r3, [r7, #12]
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3710      	adds	r7, #16
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	00c00080 	.word	0x00c00080
 8001bc8:	00c00040 	.word	0x00c00040
 8001bcc:	00f42400 	.word	0x00f42400
 8001bd0:	03000200 	.word	0x03000200
 8001bd4:	03000100 	.word	0x03000100

08001bd8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001bde:	f7ff fded 	bl	80017bc <LL_RCC_GetSysClkSource>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b0c      	cmp	r3, #12
 8001be6:	d851      	bhi.n	8001c8c <RCC_GetSystemClockFreq+0xb4>
 8001be8:	a201      	add	r2, pc, #4	@ (adr r2, 8001bf0 <RCC_GetSystemClockFreq+0x18>)
 8001bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bee:	bf00      	nop
 8001bf0:	08001c25 	.word	0x08001c25
 8001bf4:	08001c8d 	.word	0x08001c8d
 8001bf8:	08001c8d 	.word	0x08001c8d
 8001bfc:	08001c8d 	.word	0x08001c8d
 8001c00:	08001c79 	.word	0x08001c79
 8001c04:	08001c8d 	.word	0x08001c8d
 8001c08:	08001c8d 	.word	0x08001c8d
 8001c0c:	08001c8d 	.word	0x08001c8d
 8001c10:	08001c7f 	.word	0x08001c7f
 8001c14:	08001c8d 	.word	0x08001c8d
 8001c18:	08001c8d 	.word	0x08001c8d
 8001c1c:	08001c8d 	.word	0x08001c8d
 8001c20:	08001c85 	.word	0x08001c85
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001c24:	f7ff fd9c 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d111      	bne.n	8001c52 <RCC_GetSystemClockFreq+0x7a>
 8001c2e:	f7ff fd97 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d004      	beq.n	8001c42 <RCC_GetSystemClockFreq+0x6a>
 8001c38:	f7ff fda4 	bl	8001784 <LL_RCC_MSI_GetRange>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	0a1b      	lsrs	r3, r3, #8
 8001c40:	e003      	b.n	8001c4a <RCC_GetSystemClockFreq+0x72>
 8001c42:	f7ff fdad 	bl	80017a0 <LL_RCC_MSI_GetRangeAfterStandby>
 8001c46:	4603      	mov	r3, r0
 8001c48:	0a1b      	lsrs	r3, r3, #8
 8001c4a:	4a28      	ldr	r2, [pc, #160]	@ (8001cec <RCC_GetSystemClockFreq+0x114>)
 8001c4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c50:	e010      	b.n	8001c74 <RCC_GetSystemClockFreq+0x9c>
 8001c52:	f7ff fd85 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d004      	beq.n	8001c66 <RCC_GetSystemClockFreq+0x8e>
 8001c5c:	f7ff fd92 	bl	8001784 <LL_RCC_MSI_GetRange>
 8001c60:	4603      	mov	r3, r0
 8001c62:	091b      	lsrs	r3, r3, #4
 8001c64:	e003      	b.n	8001c6e <RCC_GetSystemClockFreq+0x96>
 8001c66:	f7ff fd9b 	bl	80017a0 <LL_RCC_MSI_GetRangeAfterStandby>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	091b      	lsrs	r3, r3, #4
 8001c6e:	4a1f      	ldr	r2, [pc, #124]	@ (8001cec <RCC_GetSystemClockFreq+0x114>)
 8001c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c74:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001c76:	e033      	b.n	8001ce0 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001c78:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf0 <RCC_GetSystemClockFreq+0x118>)
 8001c7a:	607b      	str	r3, [r7, #4]
      break;
 8001c7c:	e030      	b.n	8001ce0 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8001cf4 <RCC_GetSystemClockFreq+0x11c>)
 8001c80:	607b      	str	r3, [r7, #4]
      break;
 8001c82:	e02d      	b.n	8001ce0 <RCC_GetSystemClockFreq+0x108>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001c84:	f000 f876 	bl	8001d74 <RCC_PLL_GetFreqDomain_SYS>
 8001c88:	6078      	str	r0, [r7, #4]
      break;
 8001c8a:	e029      	b.n	8001ce0 <RCC_GetSystemClockFreq+0x108>

    default:
      frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001c8c:	f7ff fd68 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d111      	bne.n	8001cba <RCC_GetSystemClockFreq+0xe2>
 8001c96:	f7ff fd63 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d004      	beq.n	8001caa <RCC_GetSystemClockFreq+0xd2>
 8001ca0:	f7ff fd70 	bl	8001784 <LL_RCC_MSI_GetRange>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	0a1b      	lsrs	r3, r3, #8
 8001ca8:	e003      	b.n	8001cb2 <RCC_GetSystemClockFreq+0xda>
 8001caa:	f7ff fd79 	bl	80017a0 <LL_RCC_MSI_GetRangeAfterStandby>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	0a1b      	lsrs	r3, r3, #8
 8001cb2:	4a0e      	ldr	r2, [pc, #56]	@ (8001cec <RCC_GetSystemClockFreq+0x114>)
 8001cb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cb8:	e010      	b.n	8001cdc <RCC_GetSystemClockFreq+0x104>
 8001cba:	f7ff fd51 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d004      	beq.n	8001cce <RCC_GetSystemClockFreq+0xf6>
 8001cc4:	f7ff fd5e 	bl	8001784 <LL_RCC_MSI_GetRange>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	091b      	lsrs	r3, r3, #4
 8001ccc:	e003      	b.n	8001cd6 <RCC_GetSystemClockFreq+0xfe>
 8001cce:	f7ff fd67 	bl	80017a0 <LL_RCC_MSI_GetRangeAfterStandby>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	091b      	lsrs	r3, r3, #4
 8001cd6:	4a05      	ldr	r2, [pc, #20]	@ (8001cec <RCC_GetSystemClockFreq+0x114>)
 8001cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cdc:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001cde:	bf00      	nop
  }

  return frequency;
 8001ce0:	687b      	ldr	r3, [r7, #4]
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	080021f0 	.word	0x080021f0
 8001cf0:	00f42400 	.word	0x00f42400
 8001cf4:	007a1200 	.word	0x007a1200

08001cf8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001d00:	f7ff fd6a 	bl	80017d8 <LL_RCC_GetAHBPrescaler>
 8001d04:	4603      	mov	r3, r0
 8001d06:	091b      	lsrs	r3, r3, #4
 8001d08:	f003 030f 	and.w	r3, r3, #15
 8001d0c:	4a04      	ldr	r2, [pc, #16]	@ (8001d20 <RCC_GetHCLKClockFreq+0x28>)
 8001d0e:	5cd3      	ldrb	r3, [r2, r3]
 8001d10:	461a      	mov	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	40d3      	lsrs	r3, r2
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	080021d8 	.word	0x080021d8

08001d24 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001d2c:	f7ff fd62 	bl	80017f4 <LL_RCC_GetAPB1Prescaler>
 8001d30:	4603      	mov	r3, r0
 8001d32:	0a1b      	lsrs	r3, r3, #8
 8001d34:	4a04      	ldr	r2, [pc, #16]	@ (8001d48 <RCC_GetPCLK1ClockFreq+0x24>)
 8001d36:	5cd3      	ldrb	r3, [r2, r3]
 8001d38:	461a      	mov	r2, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	40d3      	lsrs	r3, r2
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3708      	adds	r7, #8
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	080021e8 	.word	0x080021e8

08001d4c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001d54:	f7ff fd5c 	bl	8001810 <LL_RCC_GetAPB2Prescaler>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	0adb      	lsrs	r3, r3, #11
 8001d5c:	4a04      	ldr	r2, [pc, #16]	@ (8001d70 <RCC_GetPCLK2ClockFreq+0x24>)
 8001d5e:	5cd3      	ldrb	r3, [r2, r3]
 8001d60:	461a      	mov	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	40d3      	lsrs	r3, r2
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	080021e8 	.word	0x080021e8

08001d74 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001d74:	b590      	push	{r4, r7, lr}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001d7a:	f7ff fd7f 	bl	800187c <LL_RCC_PLL_GetMainSource>
 8001d7e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	2b03      	cmp	r3, #3
 8001d84:	d036      	beq.n	8001df4 <RCC_PLL_GetFreqDomain_SYS+0x80>
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	2b03      	cmp	r3, #3
 8001d8a:	d836      	bhi.n	8001dfa <RCC_PLL_GetFreqDomain_SYS+0x86>
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d003      	beq.n	8001d9a <RCC_PLL_GetFreqDomain_SYS+0x26>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d02a      	beq.n	8001dee <RCC_PLL_GetFreqDomain_SYS+0x7a>
 8001d98:	e02f      	b.n	8001dfa <RCC_PLL_GetFreqDomain_SYS+0x86>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001d9a:	f7ff fce1 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d111      	bne.n	8001dc8 <RCC_PLL_GetFreqDomain_SYS+0x54>
 8001da4:	f7ff fcdc 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d004      	beq.n	8001db8 <RCC_PLL_GetFreqDomain_SYS+0x44>
 8001dae:	f7ff fce9 	bl	8001784 <LL_RCC_MSI_GetRange>
 8001db2:	4603      	mov	r3, r0
 8001db4:	0a1b      	lsrs	r3, r3, #8
 8001db6:	e003      	b.n	8001dc0 <RCC_PLL_GetFreqDomain_SYS+0x4c>
 8001db8:	f7ff fcf2 	bl	80017a0 <LL_RCC_MSI_GetRangeAfterStandby>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	0a1b      	lsrs	r3, r3, #8
 8001dc0:	4a2f      	ldr	r2, [pc, #188]	@ (8001e80 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8001dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dc6:	e010      	b.n	8001dea <RCC_PLL_GetFreqDomain_SYS+0x76>
 8001dc8:	f7ff fcca 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d004      	beq.n	8001ddc <RCC_PLL_GetFreqDomain_SYS+0x68>
 8001dd2:	f7ff fcd7 	bl	8001784 <LL_RCC_MSI_GetRange>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	091b      	lsrs	r3, r3, #4
 8001dda:	e003      	b.n	8001de4 <RCC_PLL_GetFreqDomain_SYS+0x70>
 8001ddc:	f7ff fce0 	bl	80017a0 <LL_RCC_MSI_GetRangeAfterStandby>
 8001de0:	4603      	mov	r3, r0
 8001de2:	091b      	lsrs	r3, r3, #4
 8001de4:	4a26      	ldr	r2, [pc, #152]	@ (8001e80 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8001de6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dea:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001dec:	e02f      	b.n	8001e4e <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8001dee:	4b25      	ldr	r3, [pc, #148]	@ (8001e84 <RCC_PLL_GetFreqDomain_SYS+0x110>)
 8001df0:	607b      	str	r3, [r7, #4]
      break;
 8001df2:	e02c      	b.n	8001e4e <RCC_PLL_GetFreqDomain_SYS+0xda>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001df4:	4b24      	ldr	r3, [pc, #144]	@ (8001e88 <RCC_PLL_GetFreqDomain_SYS+0x114>)
 8001df6:	607b      	str	r3, [r7, #4]
      break;
 8001df8:	e029      	b.n	8001e4e <RCC_PLL_GetFreqDomain_SYS+0xda>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8001dfa:	f7ff fcb1 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d111      	bne.n	8001e28 <RCC_PLL_GetFreqDomain_SYS+0xb4>
 8001e04:	f7ff fcac 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d004      	beq.n	8001e18 <RCC_PLL_GetFreqDomain_SYS+0xa4>
 8001e0e:	f7ff fcb9 	bl	8001784 <LL_RCC_MSI_GetRange>
 8001e12:	4603      	mov	r3, r0
 8001e14:	0a1b      	lsrs	r3, r3, #8
 8001e16:	e003      	b.n	8001e20 <RCC_PLL_GetFreqDomain_SYS+0xac>
 8001e18:	f7ff fcc2 	bl	80017a0 <LL_RCC_MSI_GetRangeAfterStandby>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	0a1b      	lsrs	r3, r3, #8
 8001e20:	4a17      	ldr	r2, [pc, #92]	@ (8001e80 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8001e22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e26:	e010      	b.n	8001e4a <RCC_PLL_GetFreqDomain_SYS+0xd6>
 8001e28:	f7ff fc9a 	bl	8001760 <LL_RCC_MSI_IsEnabledRangeSelect>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d004      	beq.n	8001e3c <RCC_PLL_GetFreqDomain_SYS+0xc8>
 8001e32:	f7ff fca7 	bl	8001784 <LL_RCC_MSI_GetRange>
 8001e36:	4603      	mov	r3, r0
 8001e38:	091b      	lsrs	r3, r3, #4
 8001e3a:	e003      	b.n	8001e44 <RCC_PLL_GetFreqDomain_SYS+0xd0>
 8001e3c:	f7ff fcb0 	bl	80017a0 <LL_RCC_MSI_GetRangeAfterStandby>
 8001e40:	4603      	mov	r3, r0
 8001e42:	091b      	lsrs	r3, r3, #4
 8001e44:	4a0e      	ldr	r2, [pc, #56]	@ (8001e80 <RCC_PLL_GetFreqDomain_SYS+0x10c>)
 8001e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e4a:	607b      	str	r3, [r7, #4]
                                    ((LL_RCC_MSI_IsEnabledRangeSelect() != 0U) ?
                                     LL_RCC_MSI_GetRange() :
                                     LL_RCC_MSI_GetRangeAfterStandby()));
      break;
 8001e4c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001e4e:	f7ff fd3f 	bl	80018d0 <LL_RCC_PLL_GetDivider>
 8001e52:	4603      	mov	r3, r0
 8001e54:	091b      	lsrs	r3, r3, #4
 8001e56:	3301      	adds	r3, #1
 8001e58:	687a      	ldr	r2, [r7, #4]
 8001e5a:	fbb2 f4f3 	udiv	r4, r2, r3
 8001e5e:	f7ff fd1b 	bl	8001898 <LL_RCC_PLL_GetN>
 8001e62:	4603      	mov	r3, r0
 8001e64:	fb03 f404 	mul.w	r4, r3, r4
 8001e68:	f7ff fd24 	bl	80018b4 <LL_RCC_PLL_GetR>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	0e5b      	lsrs	r3, r3, #25
 8001e70:	3301      	adds	r3, #1
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd90      	pop	{r4, r7, pc}
 8001e80:	080021f0 	.word	0x080021f0
 8001e84:	00f42400 	.word	0x00f42400
 8001e88:	007a1200 	.word	0x007a1200

08001e8c <LL_SPI_IsEnabled>:
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e9c:	2b40      	cmp	r3, #64	@ 0x40
 8001e9e:	d101      	bne.n	8001ea4 <LL_SPI_IsEnabled+0x18>
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e000      	b.n	8001ea6 <LL_SPI_IsEnabled+0x1a>
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr

08001eb2 <LL_SPI_SetCRCPolynomial>:
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	b083      	sub	sp, #12
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
 8001eba:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	461a      	mov	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	611a      	str	r2, [r3, #16]
}
 8001ec6:	bf00      	nop
 8001ec8:	370c      	adds	r7, #12
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed0:	4770      	bx	lr

08001ed2 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b084      	sub	sp, #16
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	6078      	str	r0, [r7, #4]
 8001eda:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f7ff ffd3 	bl	8001e8c <LL_SPI_IsEnabled>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d13b      	bne.n	8001f64 <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001ef4:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 8001ef8:	683a      	ldr	r2, [r7, #0]
 8001efa:	6811      	ldr	r1, [r2, #0]
 8001efc:	683a      	ldr	r2, [r7, #0]
 8001efe:	6852      	ldr	r2, [r2, #4]
 8001f00:	4311      	orrs	r1, r2
 8001f02:	683a      	ldr	r2, [r7, #0]
 8001f04:	68d2      	ldr	r2, [r2, #12]
 8001f06:	4311      	orrs	r1, r2
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	6912      	ldr	r2, [r2, #16]
 8001f0c:	4311      	orrs	r1, r2
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	6952      	ldr	r2, [r2, #20]
 8001f12:	4311      	orrs	r1, r2
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	6992      	ldr	r2, [r2, #24]
 8001f18:	4311      	orrs	r1, r2
 8001f1a:	683a      	ldr	r2, [r7, #0]
 8001f1c:	69d2      	ldr	r2, [r2, #28]
 8001f1e:	4311      	orrs	r1, r2
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	6a12      	ldr	r2, [r2, #32]
 8001f24:	430a      	orrs	r2, r1
 8001f26:	431a      	orrs	r2, r3
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001f34:	f023 0304 	bic.w	r3, r3, #4
 8001f38:	683a      	ldr	r2, [r7, #0]
 8001f3a:	6891      	ldr	r1, [r2, #8]
 8001f3c:	683a      	ldr	r2, [r7, #0]
 8001f3e:	6952      	ldr	r2, [r2, #20]
 8001f40:	0c12      	lsrs	r2, r2, #16
 8001f42:	430a      	orrs	r2, r1
 8001f44:	431a      	orrs	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	6a1b      	ldr	r3, [r3, #32]
 8001f4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f52:	d105      	bne.n	8001f60 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f58:	4619      	mov	r1, r3
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7ff ffa9 	bl	8001eb2 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8001f60:	2300      	movs	r3, #0
 8001f62:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8001f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <LL_USART_IsEnabled>:
{
 8001f6e:	b480      	push	{r7}
 8001f70:	b083      	sub	sp, #12
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d101      	bne.n	8001f86 <LL_USART_IsEnabled+0x18>
 8001f82:	2301      	movs	r3, #1
 8001f84:	e000      	b.n	8001f88 <LL_USART_IsEnabled+0x1a>
 8001f86:	2300      	movs	r3, #0
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	370c      	adds	r7, #12
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr

08001f94 <LL_USART_SetStopBitsLength>:
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
 8001f9c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	431a      	orrs	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	605a      	str	r2, [r3, #4]
}
 8001fae:	bf00      	nop
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <LL_USART_SetHWFlowCtrl>:
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b083      	sub	sp, #12
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
 8001fc2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <LL_USART_SetBaudRate>:
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b087      	sub	sp, #28
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	60f8      	str	r0, [r7, #12]
 8001fe8:	60b9      	str	r1, [r7, #8]
 8001fea:	607a      	str	r2, [r7, #4]
 8001fec:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ff4:	d11a      	bne.n	800202c <LL_USART_SetBaudRate+0x4c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	005a      	lsls	r2, r3, #1
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	085b      	lsrs	r3, r3, #1
 8001ffe:	441a      	add	r2, r3
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	fbb2 f3f3 	udiv	r3, r2, r3
 8002006:	b29b      	uxth	r3, r3
 8002008:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 800200a:	697a      	ldr	r2, [r7, #20]
 800200c:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8002010:	4013      	ands	r3, r2
 8002012:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	085b      	lsrs	r3, r3, #1
 8002018:	b29b      	uxth	r3, r3
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	693a      	ldr	r2, [r7, #16]
 8002020:	4313      	orrs	r3, r2
 8002022:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	60da      	str	r2, [r3, #12]
}
 800202a:	e00a      	b.n	8002042 <LL_USART_SetBaudRate+0x62>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	085a      	lsrs	r2, r3, #1
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	441a      	add	r2, r3
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	fbb2 f3f3 	udiv	r3, r2, r3
 800203a:	b29b      	uxth	r3, r3
 800203c:	461a      	mov	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	60da      	str	r2, [r3, #12]
}
 8002042:	bf00      	nop
 8002044:	371c      	adds	r7, #28
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
	...

08002050 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800205e:	2300      	movs	r3, #0
 8002060:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff ff83 	bl	8001f6e <LL_USART_IsEnabled>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d15b      	bne.n	8002126 <LL_USART_Init+0xd6>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	4b2f      	ldr	r3, [pc, #188]	@ (8002130 <LL_USART_Init+0xe0>)
 8002074:	4013      	ands	r3, r2
 8002076:	683a      	ldr	r2, [r7, #0]
 8002078:	6851      	ldr	r1, [r2, #4]
 800207a:	683a      	ldr	r2, [r7, #0]
 800207c:	68d2      	ldr	r2, [r2, #12]
 800207e:	4311      	orrs	r1, r2
 8002080:	683a      	ldr	r2, [r7, #0]
 8002082:	6912      	ldr	r2, [r2, #16]
 8002084:	4311      	orrs	r1, r2
 8002086:	683a      	ldr	r2, [r7, #0]
 8002088:	6992      	ldr	r2, [r2, #24]
 800208a:	430a      	orrs	r2, r1
 800208c:	431a      	orrs	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	4619      	mov	r1, r3
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f7ff ff7b 	bl	8001f94 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	4619      	mov	r1, r3
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f7ff ff88 	bl	8001fba <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a21      	ldr	r2, [pc, #132]	@ (8002134 <LL_USART_Init+0xe4>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d104      	bne.n	80020bc <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80020b2:	2003      	movs	r0, #3
 80020b4:	f7ff fc1a 	bl	80018ec <LL_RCC_GetUSARTClockFreq>
 80020b8:	60b8      	str	r0, [r7, #8]
 80020ba:	e023      	b.n	8002104 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	4a1e      	ldr	r2, [pc, #120]	@ (8002138 <LL_USART_Init+0xe8>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d104      	bne.n	80020ce <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80020c4:	200c      	movs	r0, #12
 80020c6:	f7ff fc11 	bl	80018ec <LL_RCC_GetUSARTClockFreq>
 80020ca:	60b8      	str	r0, [r7, #8]
 80020cc:	e01a      	b.n	8002104 <LL_USART_Init+0xb4>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a1a      	ldr	r2, [pc, #104]	@ (800213c <LL_USART_Init+0xec>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d104      	bne.n	80020e0 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80020d6:	2030      	movs	r0, #48	@ 0x30
 80020d8:	f7ff fc08 	bl	80018ec <LL_RCC_GetUSARTClockFreq>
 80020dc:	60b8      	str	r0, [r7, #8]
 80020de:	e011      	b.n	8002104 <LL_USART_Init+0xb4>
    }
#endif /* USART3 */
#if defined(UART4)
    else if (USARTx == UART4)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a17      	ldr	r2, [pc, #92]	@ (8002140 <LL_USART_Init+0xf0>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d104      	bne.n	80020f2 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80020e8:	20c0      	movs	r0, #192	@ 0xc0
 80020ea:	f7ff fce1 	bl	8001ab0 <LL_RCC_GetUARTClockFreq>
 80020ee:	60b8      	str	r0, [r7, #8]
 80020f0:	e008      	b.n	8002104 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a13      	ldr	r2, [pc, #76]	@ (8002144 <LL_USART_Init+0xf4>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d104      	bne.n	8002104 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80020fa:	f44f 7040 	mov.w	r0, #768	@ 0x300
 80020fe:	f7ff fcd7 	bl	8001ab0 <LL_RCC_GetUARTClockFreq>
 8002102:	60b8      	str	r0, [r7, #8]
       - prescaler value is required
    #endif
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d00d      	beq.n	8002126 <LL_USART_Init+0xd6>
        && (USART_InitStruct->BaudRate != 0U))
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d009      	beq.n	8002126 <LL_USART_Init+0xd6>
    {
      status = SUCCESS;
 8002112:	2300      	movs	r3, #0
 8002114:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	699a      	ldr	r2, [r3, #24]
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68b9      	ldr	r1, [r7, #8]
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f7ff ff5d 	bl	8001fe0 <LL_USART_SetBaudRate>
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
#endif /* USART_PRESC_PRESCALER */
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002126:	7bfb      	ldrb	r3, [r7, #15]
}
 8002128:	4618      	mov	r0, r3
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	efff69f3 	.word	0xefff69f3
 8002134:	40013800 	.word	0x40013800
 8002138:	40004400 	.word	0x40004400
 800213c:	40004800 	.word	0x40004800
 8002140:	40004c00 	.word	0x40004c00
 8002144:	40005000 	.word	0x40005000

08002148 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002148:	b480      	push	{r7}
 800214a:	b083      	sub	sp, #12
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002150:	4a04      	ldr	r2, [pc, #16]	@ (8002164 <LL_SetSystemCoreClock+0x1c>)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	6013      	str	r3, [r2, #0]
}
 8002156:	bf00      	nop
 8002158:	370c      	adds	r7, #12
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	20000000 	.word	0x20000000

08002168 <memset>:
 8002168:	4402      	add	r2, r0
 800216a:	4603      	mov	r3, r0
 800216c:	4293      	cmp	r3, r2
 800216e:	d100      	bne.n	8002172 <memset+0xa>
 8002170:	4770      	bx	lr
 8002172:	f803 1b01 	strb.w	r1, [r3], #1
 8002176:	e7f9      	b.n	800216c <memset+0x4>

08002178 <__libc_init_array>:
 8002178:	b570      	push	{r4, r5, r6, lr}
 800217a:	4d0d      	ldr	r5, [pc, #52]	@ (80021b0 <__libc_init_array+0x38>)
 800217c:	4c0d      	ldr	r4, [pc, #52]	@ (80021b4 <__libc_init_array+0x3c>)
 800217e:	1b64      	subs	r4, r4, r5
 8002180:	10a4      	asrs	r4, r4, #2
 8002182:	2600      	movs	r6, #0
 8002184:	42a6      	cmp	r6, r4
 8002186:	d109      	bne.n	800219c <__libc_init_array+0x24>
 8002188:	4d0b      	ldr	r5, [pc, #44]	@ (80021b8 <__libc_init_array+0x40>)
 800218a:	4c0c      	ldr	r4, [pc, #48]	@ (80021bc <__libc_init_array+0x44>)
 800218c:	f000 f818 	bl	80021c0 <_init>
 8002190:	1b64      	subs	r4, r4, r5
 8002192:	10a4      	asrs	r4, r4, #2
 8002194:	2600      	movs	r6, #0
 8002196:	42a6      	cmp	r6, r4
 8002198:	d105      	bne.n	80021a6 <__libc_init_array+0x2e>
 800219a:	bd70      	pop	{r4, r5, r6, pc}
 800219c:	f855 3b04 	ldr.w	r3, [r5], #4
 80021a0:	4798      	blx	r3
 80021a2:	3601      	adds	r6, #1
 80021a4:	e7ee      	b.n	8002184 <__libc_init_array+0xc>
 80021a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80021aa:	4798      	blx	r3
 80021ac:	3601      	adds	r6, #1
 80021ae:	e7f2      	b.n	8002196 <__libc_init_array+0x1e>
 80021b0:	08002220 	.word	0x08002220
 80021b4:	08002220 	.word	0x08002220
 80021b8:	08002220 	.word	0x08002220
 80021bc:	08002224 	.word	0x08002224

080021c0 <_init>:
 80021c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021c2:	bf00      	nop
 80021c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021c6:	bc08      	pop	{r3}
 80021c8:	469e      	mov	lr, r3
 80021ca:	4770      	bx	lr

080021cc <_fini>:
 80021cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ce:	bf00      	nop
 80021d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021d2:	bc08      	pop	{r3}
 80021d4:	469e      	mov	lr, r3
 80021d6:	4770      	bx	lr
