#! c:/iverilog/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20130827)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_001FA4D8 .scope module, "tb_shiftRegister" "tb_shiftRegister" 2 11;
 .timescale -9 -9;
v001FE600_0 .var "clk", 0 0;
v001FE658_0 .var "genDone", 0 0;
v001FE940_0 .var "loadRegister", 0 0;
v001FED60_0 .var "loadValue", 95 0;
v001FE838_0 .net "registerBit", 0 0, L_001FE788;  1 drivers
v001FEC58_0 .var "reset", 0 0;
S_011525F0 .scope module, "mut" "shiftRegister" 2 20, 3 11 0, S_001FA4D8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "registerBit"
    .port_info 1 /INPUT 1 "loadRegister"
    .port_info 2 /INPUT 96 "loadValue"
    .port_info 3 /INPUT 1 "genDone"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
P_001F7FA8 .param/l "DEFAULT" 0 3 21, C4<000011110000111100001111000011110000111100001111000011110000111100001111000011110000111100001111>;
v011526C0_0 .var "S", 95 0;
v01152718_0 .net "clk", 0 0, v001FE600_0;  1 drivers
v001F3098_0 .net "genDone", 0 0, v001FE658_0;  1 drivers
v001F30F0_0 .net "loadRegister", 0 0, v001FE940_0;  1 drivers
v001F3148_0 .net "loadValue", 95 0, v001FED60_0;  1 drivers
v001F31A0_0 .var "nS", 95 0;
v001F31F8_0 .net "registerBit", 0 0, L_001FE788;  alias, 1 drivers
v001FE5A8_0 .net "reset", 0 0, v001FEC58_0;  1 drivers
E_001F7F08 .event edge, v001F3098_0, v001F3148_0, v001F30F0_0, v011526C0_0;
E_001F7DC8 .event posedge, v01152718_0;
L_001FE788 .part v011526C0_0, 95, 1;
    .scope S_011525F0;
T_0 ;
    %wait E_001F7DC8;
    %load/v 8, v001FE5A8_0, 1;
    %jmp/0xz  T_0.0, 8;
    %movi 8, 252645135, 32;
    %movi 40, 252645135, 32;
    %movi 72, 252645135, 32;
    %ix/load 0, 96, 0;
    %assign/v0 v011526C0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v001F31A0_0, 96;
    %ix/load 0, 96, 0;
    %assign/v0 v011526C0_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_011525F0;
T_1 ;
    %wait E_001F7F08;
    %load/v 8, v001F3098_0, 1;
    %load/v 9, v001F30F0_0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/v 8, v011526C0_0, 96;
    %set/v v001F31A0_0, 8, 96;
    %jmp T_1.4;
T_1.1 ;
    %ix/load 1, 95, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.5, 4;
    %load/x1p 104, v011526C0_0, 1;
    %jmp T_1.6;
T_1.5 ;
    %mov 104, 2, 1;
T_1.6 ;
    %mov 8, 104, 1; Move signal select into place
    %load/v 9, v011526C0_0, 95; Select 95 out of 96 bits
    %set/v v001F31A0_0, 8, 96;
    %jmp T_1.4;
T_1.2 ;
    %load/v 8, v001F3148_0, 96;
    %set/v v001F31A0_0, 8, 96;
    %jmp T_1.4;
T_1.3 ;
    %load/v 8, v001F3148_0, 96;
    %set/v v001F31A0_0, 8, 96;
    %jmp T_1.4;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_001FA4D8;
T_2 ;
    %delay 5, 0;
    %load/v 8, v001FE600_0, 1;
    %inv 8, 1;
    %set/v v001FE600_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_001FA4D8;
T_3 ;
    %vpi_call 2 28 "$dumpfile", "shiftreg.vcd" {0 0};
    %vpi_call 2 29 "$dumpvars", 1'sb0, S_001FA4D8 {0 0};
    %movi 8, 2864430011, 32;
    %movi 40, 3149638314, 32;
    %movi 72, 2863311547, 32;
    %set/v v001FED60_0, 8, 96;
    %movi 104, 13, 4;
    %set/v v001FEC58_0, 104, 1;
    %set/v v001FE600_0, 105, 1;
    %set/v v001FE658_0, 106, 1;
    %set/v v001FE940_0, 107, 1;
    %delay 20, 0;
    %set/v v001FEC58_0, 0, 1;
    %delay 20, 0;
    %set/v v001FE940_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 34 "$finish" {0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_shiftregister.v";
    "shiftregister.v";
