
---------- Begin Simulation Statistics ----------
final_tick                                75060476875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246053                       # Simulator instruction rate (inst/s)
host_mem_usage                                 658072                       # Number of bytes of host memory used
host_op_rate                                   287062                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   406.42                       # Real time elapsed on the host
host_tick_rate                              184688536                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     116666626                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.075060                       # Number of seconds simulated
sim_ticks                                 75060476875                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 420133626                       # number of cc regfile reads
system.cpu.cc_regfile_writes                100341330                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     116666626                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.200968                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.200968                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           18797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  561                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16708231                       # Number of branches executed
system.cpu.iew.exec_nop                            43                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.026840                       # Inst execution rate
system.cpu.iew.exec_refs                     39715190                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16732768                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   25139                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              16733567                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 73                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16741417                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           117155686                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              22982422                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             25435                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             123320199                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    76                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8747                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    78                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             29                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          545                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             16                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 110981783                       # num instructions consuming a value
system.cpu.iew.wb_count                     117037671                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.680654                       # average fanout of values written-back
system.cpu.iew.wb_producers                  75540165                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.974528                       # insts written-back per cycle
system.cpu.iew.wb_sent                      117062378                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                156773863                       # number of integer regfile reads
system.cpu.int_regfile_writes                66906033                       # number of integer regfile writes
system.cpu.ipc                               0.832662                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.832662                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83621647     67.79%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   53      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    6      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 1      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  5      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               9      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc             35      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             19      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            6      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22982731     18.63%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16741106     13.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              123345636                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    32357548                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.262332                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                27147683     83.90%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                1      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5208728     16.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1135      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155703184                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          399143474                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    117037671                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         117644665                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  117155527                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 123345636                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 116                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          488993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             16689                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             32                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       488124                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     120077967                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.027213                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.276863                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            67453680     56.17%     56.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9373160      7.81%     63.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            17153892     14.29%     78.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            24724249     20.59%     98.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1372985      1.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       120077967                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.027052                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               115                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            25730                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16733567                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16741417                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               301583014                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    197                       # number of misc regfile writes
system.cpu.numCycles                        120096764                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      254                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     183                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1041261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2083398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                16775700                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16774394                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               758                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16772601                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16772152                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.997323                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              86                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               79                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          217846                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               517                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    120044289                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.971863                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.931935                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        80762905     67.28%     67.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        21580290     17.98%     85.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            1387      0.00%     85.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2075422      1.73%     86.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3116841      2.60%     89.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1771590      1.48%     91.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         7619128      6.35%     97.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3116581      2.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8             145      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    120044289                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000013                       # Number of instructions committed
system.cpu.commit.opsCommitted              116666639                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    33333739                       # Number of memory references committed
system.cpu.commit.loads                      16666765                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          37                       # Number of memory barriers committed
system.cpu.commit.branches                   16666878                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    99999941                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   172                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     83332775     71.43%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           43      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            8      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            9      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            3      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc           30      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           19      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            6      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     16666765     14.29%     85.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     16666974     14.29%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    116666639                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples           145                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     25066727                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25066727                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     25066739                       # number of overall hits
system.cpu.dcache.overall_hits::total        25066739                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8332985                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8332985                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8332997                       # number of overall misses
system.cpu.dcache.overall_misses::total       8332997                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 491127960250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 491127960250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 491127960250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 491127960250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33399712                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33399712                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33399736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33399736                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.249493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.249493                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.249493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.249493                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58937.818831                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58937.818831                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58937.733957                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58937.733957                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     79081571                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1041591                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.923823                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1041229                       # number of writebacks
system.cpu.dcache.writebacks::total           1041229                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      7291256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7291256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      7291256                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7291256                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1041729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1041729                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1041737                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1041737                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  63290378750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63290378750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  63290851375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63290851375                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031190                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031190                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031190                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031190                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60755.128013                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60755.128013                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60755.115135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60755.115135                       # average overall mshr miss latency
system.cpu.dcache.replacements                1041229                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16732644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16732644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11323625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11323625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16732831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16732831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60554.144385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60554.144385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           85                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6572750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6572750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64438.725490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64438.725490                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8334083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8334083                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8332798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8332798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 491116636625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 491116636625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16666881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16666881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.499961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58937.782558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58937.782558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      7291171                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      7291171                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1041627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1041627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  63283806000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  63283806000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60754.767302                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60754.767302                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       472625                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       472625                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 59078.125000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 59078.125000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       306250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       306250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           41                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           41                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.121951                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.121951                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       245625                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       245625                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.097561                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.097561                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 61406.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61406.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.806384                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26108552                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1041741                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.062421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.806384                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999622                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          372                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         134640993                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        134640993                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3158577                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              77749261                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  34978472                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               4182910                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                   8747                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             16739548                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   251                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              117231985                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 51934                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              17665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      100668329                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    16775700                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           16772538                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     120050727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   17976                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  205                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.icacheWaitRetryStallCycles          382                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  33565140                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   276                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          120077967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.978125                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.298757                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 69400355     57.80%     57.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 17117650     14.26%     72.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   346258      0.29%     72.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 33213704     27.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            120077967                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.139685                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.838227                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     33564645                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33564645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33564645                       # number of overall hits
system.cpu.icache.overall_hits::total        33564645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          492                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            492                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          492                       # number of overall misses
system.cpu.icache.overall_misses::total           492                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26925490                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26925490                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26925490                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26925490                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     33565137                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33565137                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33565137                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33565137                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54726.605691                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54726.605691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54726.605691                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54726.605691                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5708                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               102                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.960784                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           32                       # number of writebacks
system.cpu.icache.writebacks::total                32                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           96                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           96                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22799242                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22799242                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22799242                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22799242                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57573.843434                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57573.843434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57573.843434                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57573.843434                       # average overall mshr miss latency
system.cpu.icache.replacements                     32                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     33564645                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33564645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          492                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           492                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26925490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26925490                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33565137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33565137                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54726.605691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54726.605691                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           96                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22799242                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22799242                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57573.843434                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57573.843434                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           343.761531                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33565041                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               396                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          84760.204545                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   343.761531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.671409                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.671409                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         134260944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        134260944                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          47                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   66799                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  29                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  74439                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1041589                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  75060476875                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                   8747                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  5267918                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                27013973                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3126                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  37052016                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              50732187                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              117181098                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 25267                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              49353057                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      8                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents               45876796                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           167408323                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   535695190                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                150668240                       # Number of integer rename lookups
system.cpu.rename.vecLookups                      313                       # Number of vector rename lookups
system.cpu.rename.committedMaps             166663152                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   745130                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      80                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  75                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   8317050                       # count of insts added to the skid buffer
system.cpu.rob.reads                        236821925                       # The number of ROB reads
system.cpu.rob.writes                       233802674                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  116666626                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples   1041243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1041741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000059996250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        65047                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        65047                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3078600                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             977060                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1042137                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1041243                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1042137                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1041243                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1042137                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1041243                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1041925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        65047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.021046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.009221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.021391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          65044    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65047                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.006671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.117807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            64810     99.64%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      0.02%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              223      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65047                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                66696768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66639552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    888.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    887.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   75060470000                       # Total gap between requests
system.mem_ctrls.avgGap                      36028.22                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     66671424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     66637568                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 335942.443344622036                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 888236083.432157039642                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 887785033.806448221207                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          396                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1041741                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1041243                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10356250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  30039612750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1860978699125                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26152.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28835.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1787266.47                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     66671424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      66696768                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     66633408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     66633408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          396                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1041741                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1042137                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1041147                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1041147                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       337648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    888236083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        888573731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       337648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       337648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    887729612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       887729612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    887729612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       337648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    888236083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1776303343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1042135                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1041212                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        65237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        65202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        65160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        65152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        65152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        65159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        65180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        65105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        65039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        65089                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        65063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        65076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        65047                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        65099                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        65204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        65171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        65162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        65157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        65141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        65040                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        65024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        65027                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        65026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        65028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        65024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        65073                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        65051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        65058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        65035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        65042                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        65169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        65155                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             10509937750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5210675000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        30049969000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10085.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28835.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              969009                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             963822                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.98                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       150515                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   885.848188                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   757.918852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   294.142065                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8965      5.96%      5.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5086      3.38%      9.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2798      1.86%     11.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2757      1.83%     13.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2789      1.85%     14.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2851      1.89%     16.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4500      2.99%     19.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7233      4.81%     24.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       113536     75.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       150515                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              66696640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           66637568                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              888.572026                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              887.785034                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   13.88                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       535435740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       284587050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     3722417580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    2717558100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5925129600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23673851040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8887348800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   45746327910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   609.459596                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  22660188500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2506400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  49893888375                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       539248500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       286617375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     3718426320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    2717568540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5925129600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22841001240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9588696000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45616687575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   607.732451                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24426855250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2506400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48127221625                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                510                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1041147                       # Transaction distribution
system.membus.trans_dist::WritebackClean          114                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1041627                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1041627                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            396                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           114                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          824                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port      3124711                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3125535                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        27392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port    133310080                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               133337472                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1042137                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000017                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004156                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1042119    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      18      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1042137                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  75060476875                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7170799750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2107625                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         5498073875                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
