Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Nov  3 01:58:59 2023
| Host         : Shub-Niggurath running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_basicIO_mems_timing_summary_routed.rpt -pb fpga_basicIO_mems_timing_summary_routed.pb -rpx fpga_basicIO_mems_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_basicIO_mems
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  46          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.053        0.000                      0                 1046        0.081        0.000                      0                 1046        4.500        0.000                       0                   286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      16.700          59.880          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.053        0.000                      0                 1046        0.081        0.000                      0                 1046        4.500        0.000                       0                   286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.700ns  (sys_clk_pin rise@16.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.764ns  (logic 7.413ns (47.025%)  route 8.351ns (52.975%))
  Logic Levels:           16  (CARRY4=6 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 21.524 - 16.700 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.594     5.115    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.777     8.346    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[5]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.470 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=2, routed)           1.512     9.981    inst_circuito/instance_mems/weight1_40[25]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  inst_circuito/instance_mems/neuron_part__4_carry_i_34/O
                         net (fo=3, routed)           0.829    10.935    inst_circuito/instance_mems/neuron_part__4_carry_i_34_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.059 r  inst_circuito/instance_mems/neuron_part__4_carry_i_18/O
                         net (fo=3, routed)           1.021    12.080    inst_circuito/instance_mems/neuron_part__4_carry_i_18_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_8/O
                         net (fo=2, routed)           0.425    12.629    inst_circuito/instance_mems/neuron_part__4_carry__0_i_8_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.753 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.753    inst_circuito/instance_datapath/neuron_part__45_carry__0_i_3_1[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.177 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/O[1]
                         net (fo=2, routed)           0.535    13.712    inst_circuito/instance_mems/neuron_part__45_carry__0[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.303    14.015 r  inst_circuito/instance_mems/neuron_part__45_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.015    inst_circuito/instance_datapath/neuron_part__133_carry__0_i_4_1[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.593 r  inst_circuito/instance_datapath/neuron_part__45_carry__0/O[2]
                         net (fo=2, routed)           0.827    15.420    inst_circuito/instance_mems/neuron_part__133_carry__0_0[2]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.301    15.721 r  inst_circuito/instance_mems/neuron_part__133_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.721    inst_circuito/instance_datapath/accum_out_reg[7]_0[2]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.101 r  inst_circuito/instance_datapath/neuron_part__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.101    inst_circuito/instance_mems/accum_out_reg[11][0]
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.355 r  inst_circuito/instance_mems/neuron_part__157_carry__1_i_1/CO[0]
                         net (fo=2, routed)           0.620    16.975    inst_circuito/instance_datapath/accum_out_reg[11]_0[0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.367    17.342 r  inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.342    inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.889 f  inst_circuito/instance_datapath/neuron_part__157_carry__1/O[2]
                         net (fo=4, routed)           0.786    18.675    inst_circuito/instance_datapath/neuron_part[10]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.302    18.977 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.977    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.547 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.579    20.126    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.313    20.439 r  inst_circuito/instance_datapath/instance_middle_i_16/O
                         net (fo=1, routed)           0.440    20.879    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.700    16.700 r  
    W5                                                0.000    16.700 r  clk (IN)
                         net (fo=0)                   0.000    16.700    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.088 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    21.524    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    21.704    
                         clock uncertainty           -0.035    21.669    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.737    20.932    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                         -20.879    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.700ns  (sys_clk_pin rise@16.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.710ns  (logic 7.413ns (47.185%)  route 8.297ns (52.815%))
  Logic Levels:           16  (CARRY4=6 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 21.524 - 16.700 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.594     5.115    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.777     8.346    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[5]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.470 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=2, routed)           1.512     9.981    inst_circuito/instance_mems/weight1_40[25]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  inst_circuito/instance_mems/neuron_part__4_carry_i_34/O
                         net (fo=3, routed)           0.829    10.935    inst_circuito/instance_mems/neuron_part__4_carry_i_34_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.059 r  inst_circuito/instance_mems/neuron_part__4_carry_i_18/O
                         net (fo=3, routed)           1.021    12.080    inst_circuito/instance_mems/neuron_part__4_carry_i_18_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_8/O
                         net (fo=2, routed)           0.425    12.629    inst_circuito/instance_mems/neuron_part__4_carry__0_i_8_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.753 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.753    inst_circuito/instance_datapath/neuron_part__45_carry__0_i_3_1[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.177 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/O[1]
                         net (fo=2, routed)           0.535    13.712    inst_circuito/instance_mems/neuron_part__45_carry__0[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.303    14.015 r  inst_circuito/instance_mems/neuron_part__45_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.015    inst_circuito/instance_datapath/neuron_part__133_carry__0_i_4_1[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.593 r  inst_circuito/instance_datapath/neuron_part__45_carry__0/O[2]
                         net (fo=2, routed)           0.827    15.420    inst_circuito/instance_mems/neuron_part__133_carry__0_0[2]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.301    15.721 r  inst_circuito/instance_mems/neuron_part__133_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.721    inst_circuito/instance_datapath/accum_out_reg[7]_0[2]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.101 r  inst_circuito/instance_datapath/neuron_part__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.101    inst_circuito/instance_mems/accum_out_reg[11][0]
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.355 r  inst_circuito/instance_mems/neuron_part__157_carry__1_i_1/CO[0]
                         net (fo=2, routed)           0.620    16.975    inst_circuito/instance_datapath/accum_out_reg[11]_0[0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.367    17.342 r  inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.342    inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.889 f  inst_circuito/instance_datapath/neuron_part__157_carry__1/O[2]
                         net (fo=4, routed)           0.786    18.675    inst_circuito/instance_datapath/neuron_part[10]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.302    18.977 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.977    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.547 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.648    20.195    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X51Y50         LUT2 (Prop_lut2_I0_O)        0.313    20.508 r  inst_circuito/instance_datapath/instance_middle_i_18/O
                         net (fo=1, routed)           0.317    20.825    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.700    16.700 r  
    W5                                                0.000    16.700 r  clk (IN)
                         net (fo=0)                   0.000    16.700    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.088 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    21.524    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    21.704    
                         clock uncertainty           -0.035    21.669    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737    20.932    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                         -20.825    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.700ns  (sys_clk_pin rise@16.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.696ns  (logic 7.413ns (47.228%)  route 8.283ns (52.772%))
  Logic Levels:           16  (CARRY4=6 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 21.524 - 16.700 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.594     5.115    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.777     8.346    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[5]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.470 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=2, routed)           1.512     9.981    inst_circuito/instance_mems/weight1_40[25]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  inst_circuito/instance_mems/neuron_part__4_carry_i_34/O
                         net (fo=3, routed)           0.829    10.935    inst_circuito/instance_mems/neuron_part__4_carry_i_34_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.059 r  inst_circuito/instance_mems/neuron_part__4_carry_i_18/O
                         net (fo=3, routed)           1.021    12.080    inst_circuito/instance_mems/neuron_part__4_carry_i_18_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_8/O
                         net (fo=2, routed)           0.425    12.629    inst_circuito/instance_mems/neuron_part__4_carry__0_i_8_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.753 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.753    inst_circuito/instance_datapath/neuron_part__45_carry__0_i_3_1[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.177 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/O[1]
                         net (fo=2, routed)           0.535    13.712    inst_circuito/instance_mems/neuron_part__45_carry__0[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.303    14.015 r  inst_circuito/instance_mems/neuron_part__45_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.015    inst_circuito/instance_datapath/neuron_part__133_carry__0_i_4_1[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.593 r  inst_circuito/instance_datapath/neuron_part__45_carry__0/O[2]
                         net (fo=2, routed)           0.827    15.420    inst_circuito/instance_mems/neuron_part__133_carry__0_0[2]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.301    15.721 r  inst_circuito/instance_mems/neuron_part__133_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.721    inst_circuito/instance_datapath/accum_out_reg[7]_0[2]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.101 r  inst_circuito/instance_datapath/neuron_part__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.101    inst_circuito/instance_mems/accum_out_reg[11][0]
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.355 r  inst_circuito/instance_mems/neuron_part__157_carry__1_i_1/CO[0]
                         net (fo=2, routed)           0.620    16.975    inst_circuito/instance_datapath/accum_out_reg[11]_0[0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.367    17.342 r  inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.342    inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.889 f  inst_circuito/instance_datapath/neuron_part__157_carry__1/O[2]
                         net (fo=4, routed)           0.786    18.675    inst_circuito/instance_datapath/neuron_part[10]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.302    18.977 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.977    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.547 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.498    20.045    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X49Y50         LUT2 (Prop_lut2_I0_O)        0.313    20.358 r  inst_circuito/instance_datapath/instance_middle_i_13/O
                         net (fo=1, routed)           0.453    20.811    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.700    16.700 r  
    W5                                                0.000    16.700 r  clk (IN)
                         net (fo=0)                   0.000    16.700    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.088 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    21.524    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    21.704    
                         clock uncertainty           -0.035    21.669    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    20.932    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                         -20.811    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.700ns  (sys_clk_pin rise@16.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.689ns  (logic 7.413ns (47.250%)  route 8.276ns (52.750%))
  Logic Levels:           16  (CARRY4=6 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 21.524 - 16.700 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.594     5.115    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.777     8.346    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[5]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.470 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=2, routed)           1.512     9.981    inst_circuito/instance_mems/weight1_40[25]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  inst_circuito/instance_mems/neuron_part__4_carry_i_34/O
                         net (fo=3, routed)           0.829    10.935    inst_circuito/instance_mems/neuron_part__4_carry_i_34_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.059 r  inst_circuito/instance_mems/neuron_part__4_carry_i_18/O
                         net (fo=3, routed)           1.021    12.080    inst_circuito/instance_mems/neuron_part__4_carry_i_18_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_8/O
                         net (fo=2, routed)           0.425    12.629    inst_circuito/instance_mems/neuron_part__4_carry__0_i_8_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.753 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.753    inst_circuito/instance_datapath/neuron_part__45_carry__0_i_3_1[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.177 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/O[1]
                         net (fo=2, routed)           0.535    13.712    inst_circuito/instance_mems/neuron_part__45_carry__0[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.303    14.015 r  inst_circuito/instance_mems/neuron_part__45_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.015    inst_circuito/instance_datapath/neuron_part__133_carry__0_i_4_1[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.593 r  inst_circuito/instance_datapath/neuron_part__45_carry__0/O[2]
                         net (fo=2, routed)           0.827    15.420    inst_circuito/instance_mems/neuron_part__133_carry__0_0[2]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.301    15.721 r  inst_circuito/instance_mems/neuron_part__133_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.721    inst_circuito/instance_datapath/accum_out_reg[7]_0[2]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.101 r  inst_circuito/instance_datapath/neuron_part__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.101    inst_circuito/instance_mems/accum_out_reg[11][0]
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.355 r  inst_circuito/instance_mems/neuron_part__157_carry__1_i_1/CO[0]
                         net (fo=2, routed)           0.620    16.975    inst_circuito/instance_datapath/accum_out_reg[11]_0[0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.367    17.342 r  inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.342    inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.889 f  inst_circuito/instance_datapath/neuron_part__157_carry__1/O[2]
                         net (fo=4, routed)           0.786    18.675    inst_circuito/instance_datapath/neuron_part[10]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.302    18.977 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.977    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.547 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.503    20.051    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.313    20.364 r  inst_circuito/instance_datapath/instance_middle_i_14/O
                         net (fo=1, routed)           0.440    20.804    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.700    16.700 r  
    W5                                                0.000    16.700 r  clk (IN)
                         net (fo=0)                   0.000    16.700    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.088 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    21.524    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    21.704    
                         clock uncertainty           -0.035    21.669    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.737    20.932    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                         -20.804    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.700ns  (sys_clk_pin rise@16.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.684ns  (logic 7.413ns (47.264%)  route 8.271ns (52.736%))
  Logic Levels:           16  (CARRY4=6 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 21.524 - 16.700 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.594     5.115    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.777     8.346    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[5]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.470 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=2, routed)           1.512     9.981    inst_circuito/instance_mems/weight1_40[25]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  inst_circuito/instance_mems/neuron_part__4_carry_i_34/O
                         net (fo=3, routed)           0.829    10.935    inst_circuito/instance_mems/neuron_part__4_carry_i_34_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.059 r  inst_circuito/instance_mems/neuron_part__4_carry_i_18/O
                         net (fo=3, routed)           1.021    12.080    inst_circuito/instance_mems/neuron_part__4_carry_i_18_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_8/O
                         net (fo=2, routed)           0.425    12.629    inst_circuito/instance_mems/neuron_part__4_carry__0_i_8_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.753 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.753    inst_circuito/instance_datapath/neuron_part__45_carry__0_i_3_1[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.177 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/O[1]
                         net (fo=2, routed)           0.535    13.712    inst_circuito/instance_mems/neuron_part__45_carry__0[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.303    14.015 r  inst_circuito/instance_mems/neuron_part__45_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.015    inst_circuito/instance_datapath/neuron_part__133_carry__0_i_4_1[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.593 r  inst_circuito/instance_datapath/neuron_part__45_carry__0/O[2]
                         net (fo=2, routed)           0.827    15.420    inst_circuito/instance_mems/neuron_part__133_carry__0_0[2]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.301    15.721 r  inst_circuito/instance_mems/neuron_part__133_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.721    inst_circuito/instance_datapath/accum_out_reg[7]_0[2]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.101 r  inst_circuito/instance_datapath/neuron_part__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.101    inst_circuito/instance_mems/accum_out_reg[11][0]
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.355 r  inst_circuito/instance_mems/neuron_part__157_carry__1_i_1/CO[0]
                         net (fo=2, routed)           0.620    16.975    inst_circuito/instance_datapath/accum_out_reg[11]_0[0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.367    17.342 r  inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.342    inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.889 f  inst_circuito/instance_datapath/neuron_part__157_carry__1/O[2]
                         net (fo=4, routed)           0.786    18.675    inst_circuito/instance_datapath/neuron_part[10]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.302    18.977 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.977    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.547 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.499    20.047    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X48Y49         LUT2 (Prop_lut2_I0_O)        0.313    20.360 r  inst_circuito/instance_datapath/instance_middle_i_8/O
                         net (fo=1, routed)           0.439    20.799    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.700    16.700 r  
    W5                                                0.000    16.700 r  clk (IN)
                         net (fo=0)                   0.000    16.700    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.088 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    21.524    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    21.704    
                         clock uncertainty           -0.035    21.669    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[12])
                                                     -0.737    20.932    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                         -20.799    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.700ns  (sys_clk_pin rise@16.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.684ns  (logic 7.413ns (47.265%)  route 8.271ns (52.735%))
  Logic Levels:           16  (CARRY4=6 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 21.524 - 16.700 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.594     5.115    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.777     8.346    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[5]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.470 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=2, routed)           1.512     9.981    inst_circuito/instance_mems/weight1_40[25]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  inst_circuito/instance_mems/neuron_part__4_carry_i_34/O
                         net (fo=3, routed)           0.829    10.935    inst_circuito/instance_mems/neuron_part__4_carry_i_34_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.059 r  inst_circuito/instance_mems/neuron_part__4_carry_i_18/O
                         net (fo=3, routed)           1.021    12.080    inst_circuito/instance_mems/neuron_part__4_carry_i_18_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_8/O
                         net (fo=2, routed)           0.425    12.629    inst_circuito/instance_mems/neuron_part__4_carry__0_i_8_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.753 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.753    inst_circuito/instance_datapath/neuron_part__45_carry__0_i_3_1[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.177 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/O[1]
                         net (fo=2, routed)           0.535    13.712    inst_circuito/instance_mems/neuron_part__45_carry__0[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.303    14.015 r  inst_circuito/instance_mems/neuron_part__45_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.015    inst_circuito/instance_datapath/neuron_part__133_carry__0_i_4_1[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.593 r  inst_circuito/instance_datapath/neuron_part__45_carry__0/O[2]
                         net (fo=2, routed)           0.827    15.420    inst_circuito/instance_mems/neuron_part__133_carry__0_0[2]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.301    15.721 r  inst_circuito/instance_mems/neuron_part__133_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.721    inst_circuito/instance_datapath/accum_out_reg[7]_0[2]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.101 r  inst_circuito/instance_datapath/neuron_part__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.101    inst_circuito/instance_mems/accum_out_reg[11][0]
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.355 r  inst_circuito/instance_mems/neuron_part__157_carry__1_i_1/CO[0]
                         net (fo=2, routed)           0.620    16.975    inst_circuito/instance_datapath/accum_out_reg[11]_0[0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.367    17.342 r  inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.342    inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.889 f  inst_circuito/instance_datapath/neuron_part__157_carry__1/O[2]
                         net (fo=4, routed)           0.786    18.675    inst_circuito/instance_datapath/neuron_part[10]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.302    18.977 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.977    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.547 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.643    20.190    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X49Y51         LUT2 (Prop_lut2_I0_O)        0.313    20.503 r  inst_circuito/instance_datapath/instance_middle_i_7/O
                         net (fo=1, routed)           0.296    20.799    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.700    16.700 r  
    W5                                                0.000    16.700 r  clk (IN)
                         net (fo=0)                   0.000    16.700    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.088 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    21.524    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    21.704    
                         clock uncertainty           -0.035    21.669    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.737    20.932    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                         -20.799    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.700ns  (sys_clk_pin rise@16.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.680ns  (logic 7.413ns (47.276%)  route 8.267ns (52.724%))
  Logic Levels:           16  (CARRY4=6 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 21.524 - 16.700 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.594     5.115    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.777     8.346    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[5]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.470 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=2, routed)           1.512     9.981    inst_circuito/instance_mems/weight1_40[25]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  inst_circuito/instance_mems/neuron_part__4_carry_i_34/O
                         net (fo=3, routed)           0.829    10.935    inst_circuito/instance_mems/neuron_part__4_carry_i_34_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.059 r  inst_circuito/instance_mems/neuron_part__4_carry_i_18/O
                         net (fo=3, routed)           1.021    12.080    inst_circuito/instance_mems/neuron_part__4_carry_i_18_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_8/O
                         net (fo=2, routed)           0.425    12.629    inst_circuito/instance_mems/neuron_part__4_carry__0_i_8_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.753 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.753    inst_circuito/instance_datapath/neuron_part__45_carry__0_i_3_1[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.177 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/O[1]
                         net (fo=2, routed)           0.535    13.712    inst_circuito/instance_mems/neuron_part__45_carry__0[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.303    14.015 r  inst_circuito/instance_mems/neuron_part__45_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.015    inst_circuito/instance_datapath/neuron_part__133_carry__0_i_4_1[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.593 r  inst_circuito/instance_datapath/neuron_part__45_carry__0/O[2]
                         net (fo=2, routed)           0.827    15.420    inst_circuito/instance_mems/neuron_part__133_carry__0_0[2]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.301    15.721 r  inst_circuito/instance_mems/neuron_part__133_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.721    inst_circuito/instance_datapath/accum_out_reg[7]_0[2]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.101 r  inst_circuito/instance_datapath/neuron_part__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.101    inst_circuito/instance_mems/accum_out_reg[11][0]
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.355 r  inst_circuito/instance_mems/neuron_part__157_carry__1_i_1/CO[0]
                         net (fo=2, routed)           0.620    16.975    inst_circuito/instance_datapath/accum_out_reg[11]_0[0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.367    17.342 r  inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.342    inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.889 f  inst_circuito/instance_datapath/neuron_part__157_carry__1/O[2]
                         net (fo=4, routed)           0.786    18.675    inst_circuito/instance_datapath/neuron_part[10]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.302    18.977 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.977    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.547 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.639    20.186    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X49Y52         LUT2 (Prop_lut2_I0_O)        0.313    20.499 r  inst_circuito/instance_datapath/instance_middle_i_6/O
                         net (fo=1, routed)           0.296    20.795    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[13]
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.700    16.700 r  
    W5                                                0.000    16.700 r  clk (IN)
                         net (fo=0)                   0.000    16.700    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.088 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    21.524    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    21.704    
                         clock uncertainty           -0.035    21.669    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[14])
                                                     -0.737    20.932    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                         -20.795    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.700ns  (sys_clk_pin rise@16.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.670ns  (logic 7.413ns (47.308%)  route 8.257ns (52.692%))
  Logic Levels:           16  (CARRY4=6 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 21.524 - 16.700 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.594     5.115    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.777     8.346    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[5]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.470 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=2, routed)           1.512     9.981    inst_circuito/instance_mems/weight1_40[25]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  inst_circuito/instance_mems/neuron_part__4_carry_i_34/O
                         net (fo=3, routed)           0.829    10.935    inst_circuito/instance_mems/neuron_part__4_carry_i_34_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.059 r  inst_circuito/instance_mems/neuron_part__4_carry_i_18/O
                         net (fo=3, routed)           1.021    12.080    inst_circuito/instance_mems/neuron_part__4_carry_i_18_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_8/O
                         net (fo=2, routed)           0.425    12.629    inst_circuito/instance_mems/neuron_part__4_carry__0_i_8_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.753 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.753    inst_circuito/instance_datapath/neuron_part__45_carry__0_i_3_1[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.177 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/O[1]
                         net (fo=2, routed)           0.535    13.712    inst_circuito/instance_mems/neuron_part__45_carry__0[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.303    14.015 r  inst_circuito/instance_mems/neuron_part__45_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.015    inst_circuito/instance_datapath/neuron_part__133_carry__0_i_4_1[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.593 r  inst_circuito/instance_datapath/neuron_part__45_carry__0/O[2]
                         net (fo=2, routed)           0.827    15.420    inst_circuito/instance_mems/neuron_part__133_carry__0_0[2]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.301    15.721 r  inst_circuito/instance_mems/neuron_part__133_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.721    inst_circuito/instance_datapath/accum_out_reg[7]_0[2]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.101 r  inst_circuito/instance_datapath/neuron_part__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.101    inst_circuito/instance_mems/accum_out_reg[11][0]
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.355 r  inst_circuito/instance_mems/neuron_part__157_carry__1_i_1/CO[0]
                         net (fo=2, routed)           0.620    16.975    inst_circuito/instance_datapath/accum_out_reg[11]_0[0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.367    17.342 r  inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.342    inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.889 f  inst_circuito/instance_datapath/neuron_part__157_carry__1/O[2]
                         net (fo=4, routed)           0.786    18.675    inst_circuito/instance_datapath/neuron_part[10]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.302    18.977 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.977    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.547 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.485    20.032    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.313    20.345 r  inst_circuito/instance_datapath/instance_middle_i_9/O
                         net (fo=1, routed)           0.439    20.784    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.700    16.700 r  
    W5                                                0.000    16.700 r  clk (IN)
                         net (fo=0)                   0.000    16.700    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.088 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    21.524    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    21.704    
                         clock uncertainty           -0.035    21.669    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[11])
                                                     -0.737    20.932    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                         -20.784    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.700ns  (sys_clk_pin rise@16.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.669ns  (logic 7.413ns (47.311%)  route 8.256ns (52.689%))
  Logic Levels:           16  (CARRY4=6 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 21.524 - 16.700 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.594     5.115    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.777     8.346    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[5]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.470 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=2, routed)           1.512     9.981    inst_circuito/instance_mems/weight1_40[25]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  inst_circuito/instance_mems/neuron_part__4_carry_i_34/O
                         net (fo=3, routed)           0.829    10.935    inst_circuito/instance_mems/neuron_part__4_carry_i_34_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.059 r  inst_circuito/instance_mems/neuron_part__4_carry_i_18/O
                         net (fo=3, routed)           1.021    12.080    inst_circuito/instance_mems/neuron_part__4_carry_i_18_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_8/O
                         net (fo=2, routed)           0.425    12.629    inst_circuito/instance_mems/neuron_part__4_carry__0_i_8_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.753 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.753    inst_circuito/instance_datapath/neuron_part__45_carry__0_i_3_1[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.177 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/O[1]
                         net (fo=2, routed)           0.535    13.712    inst_circuito/instance_mems/neuron_part__45_carry__0[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.303    14.015 r  inst_circuito/instance_mems/neuron_part__45_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.015    inst_circuito/instance_datapath/neuron_part__133_carry__0_i_4_1[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.593 r  inst_circuito/instance_datapath/neuron_part__45_carry__0/O[2]
                         net (fo=2, routed)           0.827    15.420    inst_circuito/instance_mems/neuron_part__133_carry__0_0[2]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.301    15.721 r  inst_circuito/instance_mems/neuron_part__133_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.721    inst_circuito/instance_datapath/accum_out_reg[7]_0[2]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.101 r  inst_circuito/instance_datapath/neuron_part__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.101    inst_circuito/instance_mems/accum_out_reg[11][0]
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.355 r  inst_circuito/instance_mems/neuron_part__157_carry__1_i_1/CO[0]
                         net (fo=2, routed)           0.620    16.975    inst_circuito/instance_datapath/accum_out_reg[11]_0[0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.367    17.342 r  inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.342    inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.889 f  inst_circuito/instance_datapath/neuron_part__157_carry__1/O[2]
                         net (fo=4, routed)           0.786    18.675    inst_circuito/instance_datapath/neuron_part[10]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.302    18.977 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.977    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.547 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.627    20.174    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X49Y51         LUT2 (Prop_lut2_I0_O)        0.313    20.487 r  inst_circuito/instance_datapath/instance_middle_i_15/O
                         net (fo=1, routed)           0.296    20.783    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.700    16.700 r  
    W5                                                0.000    16.700 r  clk (IN)
                         net (fo=0)                   0.000    16.700    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.088 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    21.524    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    21.704    
                         clock uncertainty           -0.035    21.669    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    20.932    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                         -20.783    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.700ns  (sys_clk_pin rise@16.700ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.592ns  (logic 7.413ns (47.544%)  route 8.179ns (52.456%))
  Logic Levels:           16  (CARRY4=6 LUT2=5 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 21.524 - 16.700 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.594     5.115    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.569 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.777     8.346    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[5]
    SLICE_X9Y23          LUT3 (Prop_lut3_I0_O)        0.124     8.470 r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[25]_INST_0/O
                         net (fo=2, routed)           1.512     9.981    inst_circuito/instance_mems/weight1_40[25]
    SLICE_X39Y30         LUT6 (Prop_lut6_I2_O)        0.124    10.105 r  inst_circuito/instance_mems/neuron_part__4_carry_i_34/O
                         net (fo=3, routed)           0.829    10.935    inst_circuito/instance_mems/neuron_part__4_carry_i_34_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    11.059 r  inst_circuito/instance_mems/neuron_part__4_carry_i_18/O
                         net (fo=3, routed)           1.021    12.080    inst_circuito/instance_mems/neuron_part__4_carry_i_18_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.124    12.204 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_8/O
                         net (fo=2, routed)           0.425    12.629    inst_circuito/instance_mems/neuron_part__4_carry__0_i_8_n_0
    SLICE_X48Y31         LUT4 (Prop_lut4_I3_O)        0.124    12.753 r  inst_circuito/instance_mems/neuron_part__4_carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.753    inst_circuito/instance_datapath/neuron_part__45_carry__0_i_3_1[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.177 r  inst_circuito/instance_datapath/neuron_part__4_carry__0/O[1]
                         net (fo=2, routed)           0.535    13.712    inst_circuito/instance_mems/neuron_part__45_carry__0[1]
    SLICE_X50Y30         LUT2 (Prop_lut2_I0_O)        0.303    14.015 r  inst_circuito/instance_mems/neuron_part__45_carry__0_i_2/O
                         net (fo=1, routed)           0.000    14.015    inst_circuito/instance_datapath/neuron_part__133_carry__0_i_4_1[1]
    SLICE_X50Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.593 r  inst_circuito/instance_datapath/neuron_part__45_carry__0/O[2]
                         net (fo=2, routed)           0.827    15.420    inst_circuito/instance_mems/neuron_part__133_carry__0_0[2]
    SLICE_X50Y38         LUT2 (Prop_lut2_I0_O)        0.301    15.721 r  inst_circuito/instance_mems/neuron_part__133_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.721    inst_circuito/instance_datapath/accum_out_reg[7]_0[2]
    SLICE_X50Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.101 r  inst_circuito/instance_datapath/neuron_part__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.101    inst_circuito/instance_mems/accum_out_reg[11][0]
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    16.355 r  inst_circuito/instance_mems/neuron_part__157_carry__1_i_1/CO[0]
                         net (fo=2, routed)           0.620    16.975    inst_circuito/instance_datapath/accum_out_reg[11]_0[0]
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.367    17.342 r  inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5/O
                         net (fo=1, routed)           0.000    17.342    inst_circuito/instance_datapath/neuron_part__157_carry__1_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    17.889 f  inst_circuito/instance_datapath/neuron_part__157_carry__1/O[2]
                         net (fo=4, routed)           0.786    18.675    inst_circuito/instance_datapath/neuron_part[10]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.302    18.977 r  inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5/O
                         net (fo=1, routed)           0.000    18.977    inst_circuito/instance_datapath/neuron1_in1_carry__0_i_5_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.547 r  inst_circuito/instance_datapath/neuron1_in1_carry__0/CO[2]
                         net (fo=14, routed)          0.512    20.060    inst_circuito/instance_datapath/neuron1_in1
    SLICE_X48Y50         LUT2 (Prop_lut2_I0_O)        0.313    20.373 r  inst_circuito/instance_datapath/instance_middle_i_19/O
                         net (fo=1, routed)           0.334    20.707    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     16.700    16.700 r  
    W5                                                0.000    16.700 r  clk (IN)
                         net (fo=0)                   0.000    16.700    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    18.088 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.950    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.041 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.483    21.524    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y20         RAMB18E1                                     r  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.180    21.704    
                         clock uncertainty           -0.035    21.669    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    20.932    inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         20.932    
                         arrival time                         -20.707    
  -------------------------------------------------------------------
                         slack                                  0.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.565     1.448    inst_circuito/instance_datapath/CLK
    SLICE_X8Y52          FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[4]/Q
                         net (fo=1, routed)           0.158     1.770    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.877     2.005    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.690    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.847%)  route 0.204ns (59.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.565     1.448    inst_circuito/instance_datapath/CLK
    SLICE_X9Y51          FDRE                                         r  inst_circuito/instance_datapath/w2Addr_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  inst_circuito/instance_datapath/w2Addr_aux_reg[3]/Q
                         net (fo=7, routed)           0.204     1.793    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.876     2.004    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.689    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            btnUreg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.553     1.436    Inst_btn_debounce/CLK
    SLICE_X31Y27         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Inst_btn_debounce/sig_out_reg_reg[3]/Q
                         net (fo=3, routed)           0.067     1.644    btnDeBnc[3]
    SLICE_X31Y27         FDRE                                         r  btnUreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.819     1.946    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  btnUreg_reg/C
                         clock pessimism             -0.510     1.436    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.075     1.511    btnUreg_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w1Addr2_aux_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.506%)  route 0.485ns (77.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.441    inst_circuito/instance_datapath/CLK
    SLICE_X35Y35         FDRE                                         r  inst_circuito/instance_datapath/w1Addr2_aux_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_circuito/instance_datapath/w1Addr2_aux_reg[9]/Q
                         net (fo=16, routed)          0.485     2.068    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[9]
    RAMB36_X1Y7          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.873     2.001    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.249     1.752    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.935    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.665%)  route 0.212ns (56.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.565     1.448    inst_circuito/instance_datapath/CLK
    SLICE_X8Y52          FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[1]/Q
                         net (fo=1, routed)           0.212     1.824    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.877     2.005    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.690    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.433%)  route 0.214ns (56.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.565     1.448    inst_circuito/instance_datapath/CLK
    SLICE_X8Y52          FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[0]/Q
                         net (fo=1, routed)           0.214     1.826    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.877     2.005    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.690    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w1Addr2_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.357%)  route 0.490ns (77.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.558     1.441    inst_circuito/instance_datapath/CLK
    SLICE_X35Y34         FDRE                                         r  inst_circuito/instance_datapath/w1Addr2_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  inst_circuito/instance_datapath/w1Addr2_aux_reg[6]/Q
                         net (fo=16, routed)          0.490     2.072    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y7          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.873     2.001    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.249     1.752    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.935    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.565     1.448    inst_circuito/instance_datapath/CLK
    SLICE_X8Y51          FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[5]/Q
                         net (fo=1, routed)           0.219     1.831    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.877     2.005    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.690    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w2Addr2_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.852%)  route 0.219ns (57.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.565     1.448    inst_circuito/instance_datapath/CLK
    SLICE_X8Y51          FDRE                                         r  inst_circuito/instance_datapath/w2Addr2_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  inst_circuito/instance_datapath/w2Addr2_aux_reg[3]/Q
                         net (fo=1, routed)           0.219     1.831    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.877     2.005    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.507    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.690    inst_circuito/instance_mems/instance_weights2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 inst_circuito/instance_datapath/w1Addr2_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (21.983%)  route 0.500ns (78.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.557     1.440    inst_circuito/instance_datapath/CLK
    SLICE_X35Y33         FDRE                                         r  inst_circuito/instance_datapath/w1Addr2_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  inst_circuito/instance_datapath/w1Addr2_aux_reg[0]/Q
                         net (fo=16, routed)          0.500     2.082    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[0]
    RAMB36_X1Y7          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.873     2.001    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.249     1.752    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.935    inst_circuito/instance_mems/instance_weights1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         16.700
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.700      14.124     RAMB36_X1Y4   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.700      14.124     RAMB36_X1Y4   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.700      14.124     RAMB36_X1Y8   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.700      14.124     RAMB36_X1Y8   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.700      14.124     RAMB36_X2Y2   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.700      14.124     RAMB36_X2Y2   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.700      14.124     RAMB36_X1Y9   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.700      14.124     RAMB36_X1Y9   inst_circuito/instance_mems/instance_images/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.700      14.124     RAMB18_X1Y20  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.700      14.124     RAMB18_X1Y20  inst_circuito/instance_mems/instance_middle/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.700      11.200     SLICE_X31Y24  btnCreg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.700      11.200     SLICE_X31Y24  btnCreg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.700      11.200     SLICE_X31Y27  btnUreg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.700      11.200     SLICE_X31Y27  btnUreg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.700      11.200     SLICE_X0Y11   sw_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.700      11.200     SLICE_X0Y11   sw_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.700      11.200     SLICE_X65Y40  sw_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.700      11.200     SLICE_X65Y40  sw_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         11.700      11.200     SLICE_X65Y36  sw_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         11.700      11.200     SLICE_X65Y36  sw_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y24  btnCreg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y24  btnCreg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y27  btnUreg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y27  btnUreg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11   sw_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y11   sw_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y40  sw_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y40  sw_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y36  sw_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y36  sw_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.829ns  (logic 4.695ns (43.354%)  route 6.134ns (56.646%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  sw_reg_reg[5]/Q
                         net (fo=3, routed)           2.173     7.788    inst_disp7m/Q[5]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.150     7.938 r  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.227     9.165    inst_disp7m/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.374     9.539 r  inst_disp7m/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.733    12.272    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715    15.987 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.987    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.661ns  (logic 4.742ns (44.475%)  route 5.920ns (55.525%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  sw_reg_reg[5]/Q
                         net (fo=3, routed)           2.173     7.788    inst_disp7m/Q[5]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.150     7.938 r  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.217     9.155    inst_disp7m/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I2_O)        0.376     9.531 r  inst_disp7m/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.529    12.060    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    15.820 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.820    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.580ns  (logic 4.483ns (42.373%)  route 6.097ns (57.627%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  sw_reg_reg[5]/Q
                         net (fo=3, routed)           2.173     7.788    inst_disp7m/Q[5]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.150     7.938 r  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.227     9.165    inst_disp7m/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I3_O)        0.348     9.513 r  inst_disp7m/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.696    12.209    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.738 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.738    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.517ns  (logic 4.670ns (44.410%)  route 5.846ns (55.590%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  sw_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sw_reg_reg[3]/Q
                         net (fo=3, routed)           1.945     7.549    inst_disp7m/Q[3]
    SLICE_X34Y27         LUT4 (Prop_lut4_I0_O)        0.146     7.695 r  inst_disp7m/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.127     8.822    inst_disp7m/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.357     9.179 r  inst_disp7m/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.774    11.952    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    15.664 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.664    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.492ns  (logic 4.485ns (42.750%)  route 6.007ns (57.250%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  sw_reg_reg[5]/Q
                         net (fo=3, routed)           2.173     7.788    inst_disp7m/Q[5]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.150     7.938 r  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.073     9.011    inst_disp7m/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.348     9.359 r  inst_disp7m/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.760    12.119    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.651 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.651    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.459ns  (logic 4.489ns (42.923%)  route 5.970ns (57.077%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.637     5.158    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  sw_reg_reg[5]/Q
                         net (fo=3, routed)           2.173     7.788    inst_disp7m/Q[5]
    SLICE_X34Y27         LUT5 (Prop_lut5_I2_O)        0.150     7.938 r  inst_disp7m/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.217     9.155    inst_disp7m/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I2_O)        0.348     9.503 r  inst_disp7m/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.579    12.082    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.617 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.617    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.424ns  (logic 4.450ns (42.690%)  route 5.974ns (57.310%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  sw_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  sw_reg_reg[3]/Q
                         net (fo=3, routed)           1.945     7.549    inst_disp7m/Q[3]
    SLICE_X34Y27         LUT4 (Prop_lut4_I0_O)        0.146     7.695 r  inst_disp7m/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.127     8.822    inst_disp7m/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.328     9.150 r  inst_disp7m/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.901    12.051    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.571 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.571    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnCreg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.163ns  (logic 4.078ns (49.949%)  route 4.086ns (50.051%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  btnCreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 f  btnCreg_reg/Q
                         net (fo=7, routed)           1.046     6.568    inst_disp7m/btnCreg
    SLICE_X34Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.692 r  inst_disp7m/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.040     9.732    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    13.230 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    13.230    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.005ns  (logic 4.331ns (54.102%)  route 3.674ns (45.898%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.548     5.069    inst_disp7m/CLK
    SLICE_X33Y27         FDRE                                         r  inst_disp7m/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  inst_disp7m/clkdiv_reg[18]/Q
                         net (fo=10, routed)          1.122     6.648    inst_disp7m/ndisp[0]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.152     6.800 r  inst_disp7m/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.552     9.352    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.723    13.075 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.075    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_disp7m/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.917ns  (logic 4.090ns (51.666%)  route 3.827ns (48.334%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.548     5.069    inst_disp7m/CLK
    SLICE_X33Y27         FDRE                                         r  inst_disp7m/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  inst_disp7m/clkdiv_reg[18]/Q
                         net (fo=10, routed)          1.130     6.656    inst_disp7m/ndisp[0]
    SLICE_X34Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.780 r  inst_disp7m/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.696     9.476    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.986 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.986    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.343ns (80.028%)  route 0.335ns (19.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  sw_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sw_reg_reg[2]/Q
                         net (fo=3, routed)           0.335     1.946    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.148 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.148    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.351ns (80.118%)  route 0.335ns (19.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.589     1.472    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  sw_reg_reg[4]/Q
                         net (fo=3, routed)           0.335     1.948    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.158 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.158    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.350ns (80.251%)  route 0.332ns (19.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  sw_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_reg_reg[9]/Q
                         net (fo=1, routed)           0.332     1.949    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.159 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.159    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.343ns (79.797%)  route 0.340ns (20.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.596     1.479    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  sw_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_reg_reg[7]/Q
                         net (fo=1, routed)           0.340     1.960    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.162 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.162    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.346ns (79.167%)  route 0.354ns (20.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  sw_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sw_reg_reg[11]/Q
                         net (fo=1, routed)           0.354     1.969    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.174 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.174    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.351ns (78.701%)  route 0.366ns (21.299%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  sw_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  sw_reg_reg[3]/Q
                         net (fo=3, routed)           0.366     1.977    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.187 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.187    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.367ns (78.258%)  route 0.380ns (21.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  sw_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_reg_reg[10]/Q
                         net (fo=1, routed)           0.380     1.998    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.224 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.224    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.357ns (76.169%)  route 0.424ns (23.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.594     1.477    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  sw_reg_reg[5]/Q
                         net (fo=3, routed)           0.424     2.043    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.258 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.258    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.348ns (75.666%)  route 0.434ns (24.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.595     1.478    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sw_reg_reg[6]/Q
                         net (fo=3, routed)           0.434     2.053    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.260 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.260    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.347ns (75.218%)  route 0.444ns (24.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sw_reg_reg[0]/Q
                         net (fo=3, routed)           0.444     2.061    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.267 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.267    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.565ns (29.738%)  route 3.698ns (70.262%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.805    Inst_btn_debounce/btnC_IBUF
    SLICE_X29Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.929 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.334     5.264    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.430     4.771    Inst_btn_debounce/CLK
    SLICE_X28Y25         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.565ns (29.738%)  route 3.698ns (70.262%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.805    Inst_btn_debounce/btnC_IBUF
    SLICE_X29Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.929 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.334     5.264    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.430     4.771    Inst_btn_debounce/CLK
    SLICE_X28Y25         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.565ns (29.738%)  route 3.698ns (70.262%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.805    Inst_btn_debounce/btnC_IBUF
    SLICE_X29Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.929 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.334     5.264    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.430     4.771    Inst_btn_debounce/CLK
    SLICE_X28Y25         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.264ns  (logic 1.565ns (29.738%)  route 3.698ns (70.262%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.805    Inst_btn_debounce/btnC_IBUF
    SLICE_X29Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.929 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.334     5.264    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X28Y25         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.430     4.771    Inst_btn_debounce/CLK
    SLICE_X28Y25         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][19]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.565ns (30.704%)  route 3.533ns (69.296%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.805    Inst_btn_debounce/btnC_IBUF
    SLICE_X29Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.929 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.169     5.098    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.430     4.771    Inst_btn_debounce/CLK
    SLICE_X28Y24         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][12]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.565ns (30.704%)  route 3.533ns (69.296%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.805    Inst_btn_debounce/btnC_IBUF
    SLICE_X29Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.929 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.169     5.098    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.430     4.771    Inst_btn_debounce/CLK
    SLICE_X28Y24         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.565ns (30.704%)  route 3.533ns (69.296%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.805    Inst_btn_debounce/btnC_IBUF
    SLICE_X29Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.929 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.169     5.098    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.430     4.771    Inst_btn_debounce/CLK
    SLICE_X28Y24         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[4][15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.565ns (30.704%)  route 3.533ns (69.296%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.364     3.805    Inst_btn_debounce/btnC_IBUF
    SLICE_X29Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.929 r  Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1/O
                         net (fo=20, routed)          1.169     5.098    Inst_btn_debounce/sig_cntrs_ary[4][0]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.430     4.771    Inst_btn_debounce/CLK
    SLICE_X28Y24         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[4][15]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 1.578ns (31.846%)  route 3.377ns (68.154%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.154     3.608    Inst_btn_debounce/btnU_IBUF
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.732 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          1.222     4.954    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X30Y28         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.433     4.774    Inst_btn_debounce/CLK
    SLICE_X30Y28         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][16]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 1.578ns (31.846%)  route 3.377ns (68.154%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.154     3.608    Inst_btn_debounce/btnU_IBUF
    SLICE_X31Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.732 r  Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=20, routed)          1.222     4.954    Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X30Y28         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.433     4.774    Inst_btn_debounce/CLK
    SLICE_X30Y28         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.218ns (42.107%)  route 0.300ns (57.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.300     0.517    sw_IBUF[6]
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.866     1.993    clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  sw_reg_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.221ns (42.448%)  route 0.300ns (57.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.300     0.521    sw_IBUF[0]
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  sw_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.234ns (43.859%)  route 0.300ns (56.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.300     0.534    sw_IBUF[5]
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.223ns (35.253%)  route 0.410ns (64.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.410     0.633    sw_IBUF[14]
    SLICE_X65Y47         FDRE                                         r  sw_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.867     1.994    clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  sw_reg_reg[14]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.227ns (34.450%)  route 0.432ns (65.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.432     0.659    sw_IBUF[7]
    SLICE_X0Y2           FDRE                                         r  sw_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.867     1.994    clk_IBUF_BUFG
    SLICE_X0Y2           FDRE                                         r  sw_reg_reg[7]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.220ns (33.419%)  route 0.439ns (66.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.439     0.659    sw_IBUF[9]
    SLICE_X65Y38         FDRE                                         r  sw_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  sw_reg_reg[9]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.226ns (33.984%)  route 0.439ns (66.016%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.439     0.665    sw_IBUF[10]
    SLICE_X65Y40         FDRE                                         r  sw_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.865     1.992    clk_IBUF_BUFG
    SLICE_X65Y40         FDRE                                         r  sw_reg_reg[10]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.232ns (33.494%)  route 0.460ns (66.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.460     0.692    sw_IBUF[2]
    SLICE_X0Y19          FDRE                                         r  sw_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  sw_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.217ns (29.944%)  route 0.507ns (70.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.507     0.724    sw_IBUF[3]
    SLICE_X0Y19          FDRE                                         r  sw_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  sw_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=16.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.219ns (29.918%)  route 0.513ns (70.082%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.513     0.732    sw_IBUF[4]
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.858     1.985    clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  sw_reg_reg[4]/C





