WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500083 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 02 min 33 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2500084 cumulative IPC: 4 (Simulation time: 00 hr 02 min 33 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2500084 cumulative IPC: 4 (Simulation time: 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11485084 heartbeat IPC: 1.113 cumulative IPC: 1.113 (Simulation time: 00 hr 05 min 40 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 8985002 cumulative IPC: 1.113 (Simulation time: 00 hr 05 min 40 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 8985002 cumulative IPC: 1.113 (Simulation time: 00 hr 05 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_163B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.113 instructions: 10000002 cycles: 8985002
CPU 0 Branch Prediction Accuracy: 90.67% MPKI: 13.62 Average ROB Occupancy at Mispredict: 64.72
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.6
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      53774 HIT:      25327 MISS:      28447
LLC LOAD         ACCESS:      30714 HIT:       4602 MISS:      26112
LLC RFO          ACCESS:       2356 HIT:        269 MISS:       2087
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      19620 HIT:      19618 MISS:          2
LLC TRANSLATION  ACCESS:       1084 HIT:        838 MISS:        246
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 213.8 cycles
cpu0_DTLB TOTAL        ACCESS:    2292755 HIT:    2226776 MISS:      65979
cpu0_DTLB LOAD         ACCESS:    2292755 HIT:    2226776 MISS:      65979
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.729 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2842551 HIT:    2662070 MISS:     180481
cpu0_L1D LOAD         ACCESS:    1783957 HIT:    1640211 MISS:     143746
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1050685 HIT:    1019089 MISS:      31596
cpu0_L1D TRANSLATION  ACCESS:       7909 HIT:       2770 MISS:       5139
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 38.34 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     114228 HIT:      80065 MISS:      34163
cpu0_L2C LOAD         ACCESS:      74507 HIT:      43793 MISS:      30714
cpu0_L2C RFO          ACCESS:       8249 HIT:       5893 MISS:       2356
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      26440 HIT:      26431 MISS:          9
cpu0_L2C TRANSLATION  ACCESS:       5032 HIT:       3948 MISS:       1084
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 198.8 cycles
cpu0_STLB TOTAL        ACCESS:      49401 HIT:      41492 MISS:       7909
cpu0_STLB LOAD         ACCESS:      49401 HIT:      41492 MISS:       7909
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 47.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3982
  ROW_BUFFER_MISS:      24463
 AVG DBUS CONGESTED CYCLE: 3.832
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2786
  FULL:      10920
