
G
gpu_0/data_0Placeholder*
dtype0*
shape:àà
F
gpu_0/res4_3_branch2a_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res5_1_branch2c_bn_s_0Const*
value	B€*
dtype0
p
Cgpu_0/imagenet1k_blobs_queue_f22e83c9-22cd-4a8b-a66d-113af6b832b4_0Const*
valueB
*
dtype0
H
gpu_0/res5_0_branch2a_bn_riv_0Const*
value	B€*
dtype0
G
gpu_0/res5_2_branch2c_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res2_2_branch2a_bn_rm_0Const*
valueB@*
dtype0
F
gpu_0/res3_1_branch2b_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res5_0_branch2b_bn_s_0Const*
value	B€*
dtype0
P
gpu_0/res3_3_branch2b_w_0Const*
valueB€€*
dtype0
E
gpu_0/res3_0_branch1_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res4_4_branch2a_bn_b_0Const*
value	B€*
dtype0
H
gpu_0/res4_2_branch2b_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res4_3_branch2c_bn_s_0Const*
value	B€*
dtype0
G
gpu_0/res4_0_branch2b_bn_rm_0Const*
value	B€*
dtype0
H
gpu_0/res5_2_branch2a_bn_riv_0Const*
value	B€*
dtype0
?
gpu_0/res_conv1_bn_b_0Const*
valueB@*
dtype0
E
gpu_0/res2_2_branch2b_bn_b_0Const*
valueB@*
dtype0
F
gpu_0/res3_3_branch2a_bn_b_0Const*
value	B€*
dtype0
P
gpu_0/res4_1_branch2b_w_0Const*
valueB€€*
dtype0
H
gpu_0/res3_2_branch2c_bn_riv_0Const*
value	B€*
dtype0
O
gpu_0/res2_1_branch2c_w_0Const*
valueB@€*
dtype0
P
gpu_0/res3_2_branch2c_w_0Const*
valueB€€*
dtype0
P
gpu_0/res4_1_branch2c_w_0Const*
valueB€€*
dtype0
F
gpu_0/res4_4_branch2c_bn_s_0Const*
value	B€*
dtype0
G
gpu_0/res2_2_branch2c_bn_rm_0Const*
value	B€*
dtype0
E
gpu_0/res2_0_branch2a_bn_s_0Const*
valueB@*
dtype0
F
gpu_0/res5_2_branch2b_bn_s_0Const*
value	B€*
dtype0
H
gpu_0/res5_1_branch2b_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res5_0_branch2c_bn_s_0Const*
value	B€*
dtype0
H
gpu_0/res4_5_branch2a_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res4_5_branch2a_bn_s_0Const*
value	B€*
dtype0
N
gpu_0/res2_2_branch2b_w_0Const*
valueB@@*
dtype0
E
gpu_0/res2_1_branch2b_bn_b_0Const*
valueB@*
dtype0
P
gpu_0/res4_0_branch2c_w_0Const*
valueB€€*
dtype0
G
gpu_0/res3_1_branch2b_bn_rm_0Const*
value	B€*
dtype0
P
gpu_0/res4_4_branch2b_w_0Const*
valueB€€*
dtype0
F
gpu_0/res5_1_branch2a_bn_s_0Const*
value	B€*
dtype0
G
gpu_0/res2_0_branch2c_bn_rm_0Const*
value	B€*
dtype0
P
gpu_0/res3_3_branch2a_w_0Const*
valueB€€*
dtype0
E
gpu_0/res2_0_branch1_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res2_1_branch2a_bn_riv_0Const*
valueB@*
dtype0
F
gpu_0/res4_3_branch2b_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res5_2_branch2a_bn_s_0Const*
value	B€*
dtype0
G
gpu_0/res3_3_branch2c_bn_rm_0Const*
value	B€*
dtype0
8
gpu_0/pred_b_0Const*
value	Bè*
dtype0
H
gpu_0/res3_0_branch2a_bn_riv_0Const*
value	B€*
dtype0
P
gpu_0/res4_5_branch2a_w_0Const*
valueB€€*
dtype0
G
gpu_0/res5_2_branch2b_bn_rm_0Const*
value	B€*
dtype0
P
gpu_0/res4_2_branch2b_w_0Const*
valueB€€*
dtype0
O
gpu_0/res3_0_branch1_w_0Const*
valueB€€*
dtype0
F
gpu_0/res2_0_branch2c_bn_s_0Const*
value	B€*
dtype0
O
gpu_0/res2_2_branch2c_w_0Const*
valueB@€*
dtype0
G
gpu_0/res3_3_branch2a_bn_rm_0Const*
value	B€*
dtype0
E
gpu_0/res2_1_branch2a_bn_s_0Const*
valueB@*
dtype0
G
gpu_0/res2_2_branch2b_bn_riv_0Const*
valueB@*
dtype0
H
gpu_0/res3_3_branch2c_bn_riv_0Const*
value	B€*
dtype0
O
gpu_0/res4_0_branch1_w_0Const*
valueB€€*
dtype0
F
gpu_0/res4_3_branch2b_bn_s_0Const*
value	B€*
dtype0
G
gpu_0/res4_3_branch2a_bn_rm_0Const*
value	B€*
dtype0
G
gpu_0/res2_0_branch2a_bn_riv_0Const*
valueB@*
dtype0
F
gpu_0/res5_0_branch1_bn_rm_0Const*
value	B€*
dtype0
P
gpu_0/res4_2_branch2c_w_0Const*
valueB€€*
dtype0
F
gpu_0/res4_0_branch2b_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res4_1_branch2c_bn_rm_0Const*
value	B€*
dtype0
P
gpu_0/res4_3_branch2c_w_0Const*
valueB€€*
dtype0
F
gpu_0/res4_3_branch2a_bn_s_0Const*
value	B€*
dtype0
G
gpu_0/res5_2_branch2a_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res2_1_branch2c_bn_b_0Const*
value	B€*
dtype0
N
gpu_0/res2_0_branch2b_w_0Const*
valueB@@*
dtype0
H
gpu_0/res3_1_branch2a_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res3_2_branch2c_bn_s_0Const*
value	B€*
dtype0
H
gpu_0/res4_1_branch2c_bn_riv_0Const*
value	B€*
dtype0
H
gpu_0/res3_2_branch2b_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res3_3_branch2b_bn_s_0Const*
value	B€*
dtype0
P
gpu_0/res5_0_branch2a_w_0Const*
valueB€€*
dtype0
E
gpu_0/res5_0_branch1_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res4_1_branch2b_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res4_1_branch2c_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res3_0_branch2a_bn_b_0Const*
value	B€*
dtype0
P
gpu_0/res3_2_branch2b_w_0Const*
valueB€€*
dtype0
F
gpu_0/res4_1_branch2c_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res4_2_branch2c_bn_b_0Const*
value	B€*
dtype0
H
gpu_0/res4_3_branch2c_bn_riv_0Const*
value	B€*
dtype0
G
gpu_0/res5_0_branch1_bn_riv_0Const*
value	B€*
dtype0
O
gpu_0/res2_1_branch2a_w_0Const*
valueB€@*
dtype0
H
gpu_0/res5_1_branch2c_bn_riv_0Const*
value	B€*
dtype0
E
gpu_0/res3_0_branch1_bn_s_0Const*
value	B€*
dtype0
H
gpu_0/res4_3_branch2a_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res4_4_branch2a_bn_s_0Const*
value	B€*
dtype0
H
gpu_0/res3_2_branch2a_bn_riv_0Const*
value	B€*
dtype0
P
gpu_0/res4_1_branch2a_w_0Const*
valueB€€*
dtype0
F
gpu_0/res4_5_branch2b_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res4_5_branch2a_bn_b_0Const*
value	B€*
dtype0
P
gpu_0/res5_2_branch2c_w_0Const*
valueB€€*
dtype0
G
gpu_0/res3_2_branch2a_bn_rm_0Const*
value	B€*
dtype0
H
gpu_0/res2_0_branch2c_bn_riv_0Const*
value	B€*
dtype0
H
gpu_0/res5_0_branch2b_bn_riv_0Const*
value	B€*
dtype0
E
gpu_0/res4_0_branch1_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res4_5_branch2b_bn_rm_0Const*
value	B€*
dtype0
P
gpu_0/res3_3_branch2c_w_0Const*
valueB€€*
dtype0
F
gpu_0/res4_3_branch2c_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res5_0_branch2a_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res3_0_branch2a_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res5_2_branch2a_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res3_0_branch2b_bn_rm_0Const*
value	B€*
dtype0
O
gpu_0/res5_0_branch1_w_0Const*
valueB€€*
dtype0
H
gpu_0/res3_3_branch2a_bn_riv_0Const*
value	B€*
dtype0
H
gpu_0/res5_0_branch2c_bn_riv_0Const*
value	B€*
dtype0
H
gpu_0/res4_5_branch2b_bn_riv_0Const*
value	B€*
dtype0
E
gpu_0/res2_0_branch2a_bn_b_0Const*
valueB@*
dtype0
H
gpu_0/res3_0_branch2b_bn_riv_0Const*
value	B€*
dtype0
P
gpu_0/res5_1_branch2a_w_0Const*
valueB€€*
dtype0
F
gpu_0/res5_1_branch2b_bn_b_0Const*
value	B€*
dtype0
E
gpu_0/res2_1_branch2a_bn_b_0Const*
valueB@*
dtype0
F
gpu_0/res4_0_branch1_bn_rm_0Const*
value	B€*
dtype0
P
gpu_0/res4_0_branch2b_w_0Const*
valueB€€*
dtype0
E
gpu_0/res2_2_branch2a_bn_b_0Const*
valueB@*
dtype0
P
gpu_0/res5_2_branch2b_w_0Const*
valueB€€*
dtype0
F
gpu_0/res4_0_branch2b_bn_s_0Const*
value	B€*
dtype0
A
gpu_0/res_conv1_bn_riv_0Const*
valueB@*
dtype0
F
gpu_0/res3_3_branch2b_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res3_1_branch2a_bn_b_0Const*
value	B€*
dtype0
H
gpu_0/res3_1_branch2c_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res4_1_branch2a_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res5_1_branch2c_bn_rm_0Const*
value	B€*
dtype0
G
gpu_0/res4_1_branch2a_bn_rm_0Const*
value	B€*
dtype0
N
gpu_0/res2_0_branch1_w_0Const*
valueB@€*
dtype0
G
gpu_0/res3_3_branch2b_bn_rm_0Const*
value	B€*
dtype0
G
gpu_0/res4_4_branch2c_bn_rm_0Const*
value	B€*
dtype0
G
gpu_0/res4_2_branch2b_bn_rm_0Const*
value	B€*
dtype0
H
gpu_0/res4_4_branch2b_bn_riv_0Const*
value	B€*
dtype0
E
gpu_0/res2_0_branch2b_bn_b_0Const*
valueB@*
dtype0
F
gpu_0/res4_0_branch2c_bn_s_0Const*
value	B€*
dtype0
P
gpu_0/res5_2_branch2a_w_0Const*
valueB€€*
dtype0
G
gpu_0/res5_0_branch2b_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res5_1_branch2c_bn_b_0Const*
value	B€*
dtype0
P
gpu_0/res5_1_branch2b_w_0Const*
valueB€€*
dtype0
E
gpu_0/res5_0_branch1_bn_s_0Const*
value	B€*
dtype0
G
gpu_0/res3_0_branch2a_bn_rm_0Const*
value	B€*
dtype0
G
gpu_0/res4_2_branch2a_bn_rm_0Const*
value	B€*
dtype0
P
gpu_0/res4_3_branch2b_w_0Const*
valueB€€*
dtype0
F
gpu_0/res2_2_branch2c_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res4_4_branch2b_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res4_2_branch2c_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res4_5_branch2c_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res5_1_branch2b_bn_s_0Const*
value	B€*
dtype0
G
gpu_0/res2_1_branch2c_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res3_2_branch2a_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res4_0_branch2a_bn_s_0Const*
value	B€*
dtype0
P
gpu_0/res3_0_branch2b_w_0Const*
valueB€€*
dtype0
F
gpu_0/res3_0_branch2c_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res3_2_branch2b_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res3_0_branch2b_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res2_2_branch2b_bn_rm_0Const*
valueB@*
dtype0
G
gpu_0/res4_4_branch2b_bn_rm_0Const*
value	B€*
dtype0
G
gpu_0/res4_0_branch1_bn_riv_0Const*
value	B€*
dtype0
P
gpu_0/res4_5_branch2c_w_0Const*
valueB€€*
dtype0
F
gpu_0/res3_2_branch2b_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res4_1_branch2b_bn_s_0Const*
value	B€*
dtype0
P
gpu_0/res4_0_branch2a_w_0Const*
valueB€€*
dtype0
H
gpu_0/res5_2_branch2c_bn_riv_0Const*
value	B€*
dtype0
H
gpu_0/res5_2_branch2b_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res3_2_branch2b_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res2_1_branch2a_bn_rm_0Const*
valueB@*
dtype0
F
gpu_0/res4_1_branch2a_bn_s_0Const*
value	B€*
dtype0
E
gpu_0/res4_0_branch1_bn_s_0Const*
value	B€*
dtype0
H
gpu_0/res4_0_branch2a_bn_riv_0Const*
value	B€*
dtype0
E
gpu_0/res2_2_branch2b_bn_s_0Const*
valueB@*
dtype0
P
gpu_0/res4_2_branch2a_w_0Const*
valueB€€*
dtype0
F
gpu_0/res2_0_branch1_bn_rm_0Const*
value	B€*
dtype0
G
gpu_0/res3_1_branch2a_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res4_0_branch2c_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res3_1_branch2c_bn_s_0Const*
value	B€*
dtype0
G
gpu_0/res4_2_branch2c_bn_rm_0Const*
value	B€*
dtype0
H
gpu_0/res2_2_branch2c_bn_riv_0Const*
value	B€*
dtype0
E
gpu_0/res2_0_branch2b_bn_s_0Const*
valueB@*
dtype0
F
gpu_0/res4_5_branch2b_bn_s_0Const*
value	B€*
dtype0
P
gpu_0/res3_0_branch2a_w_0Const*
valueB€€*
dtype0
P
gpu_0/res4_4_branch2a_w_0Const*
valueB€€*
dtype0
G
gpu_0/res4_5_branch2a_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res4_0_branch2a_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res2_1_branch2b_bn_riv_0Const*
valueB@*
dtype0
H
gpu_0/res4_4_branch2c_bn_riv_0Const*
value	B€*
dtype0
N
gpu_0/res2_1_branch2b_w_0Const*
valueB@@*
dtype0
G
gpu_0/res3_1_branch2c_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res4_4_branch2c_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res4_5_branch2c_bn_s_0Const*
value	B€*
dtype0
P
gpu_0/res3_0_branch2c_w_0Const*
valueB€€*
dtype0
F
gpu_0/res3_3_branch2c_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res4_5_branch2c_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res5_0_branch2b_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res2_0_branch2b_bn_rm_0Const*
valueB@*
dtype0
F
gpu_0/res3_0_branch1_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res2_1_branch2c_bn_s_0Const*
value	B€*
dtype0
G
gpu_0/res3_0_branch2c_bn_rm_0Const*
value	B€*
dtype0
H
gpu_0/res5_1_branch2a_bn_riv_0Const*
value	B€*
dtype0
P
gpu_0/res4_3_branch2a_w_0Const*
valueB€€*
dtype0
F
gpu_0/res5_1_branch2a_bn_b_0Const*
value	B€*
dtype0
E
gpu_0/res2_0_branch1_bn_s_0Const*
value	B€*
dtype0
O
gpu_0/res2_2_branch2a_w_0Const*
valueB€@*
dtype0
E
gpu_0/res2_1_branch2b_bn_s_0Const*
valueB@*
dtype0
G
gpu_0/res4_0_branch2a_bn_rm_0Const*
value	B€*
dtype0
H
gpu_0/res4_0_branch2b_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res3_0_branch2b_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res5_2_branch2c_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res3_0_branch1_bn_riv_0Const*
value	B€*
dtype0
H
gpu_0/res3_1_branch2b_bn_riv_0Const*
value	B€*
dtype0
P
gpu_0/res5_0_branch2b_w_0Const*
valueB€€*
dtype0
F
gpu_0/res3_1_branch2a_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res4_2_branch2b_bn_s_0Const*
value	B€*
dtype0
P
gpu_0/res4_5_branch2b_w_0Const*
valueB€€*
dtype0
P
gpu_0/res5_1_branch2c_w_0Const*
valueB€€*
dtype0
G
gpu_0/res4_0_branch2c_bn_rm_0Const*
value	B€*
dtype0
H
gpu_0/res4_4_branch2a_bn_riv_0Const*
value	B€*
dtype0
=
gpu_0/pred_w_0Const*
valueB
è€*
dtype0
H
gpu_0/res4_5_branch2c_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res5_2_branch2b_bn_b_0Const*
value	B€*
dtype0
H
gpu_0/res4_2_branch2c_bn_riv_0Const*
value	B€*
dtype0
G
gpu_0/res5_1_branch2b_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res2_2_branch2c_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res3_1_branch2c_bn_b_0Const*
value	B€*
dtype0
F
gpu_0/res3_3_branch2c_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res5_0_branch2a_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res2_0_branch1_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res2_1_branch2b_bn_rm_0Const*
valueB@*
dtype0
G
gpu_0/res2_2_branch2a_bn_riv_0Const*
valueB@*
dtype0
?
gpu_0/res_conv1_bn_s_0Const*
valueB@*
dtype0
H
gpu_0/res4_0_branch2c_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res5_0_branch2c_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res4_3_branch2c_bn_rm_0Const*
value	B€*
dtype0
P
gpu_0/res3_1_branch2a_w_0Const*
valueB€€*
dtype0
G
gpu_0/res5_1_branch2a_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res3_2_branch2c_bn_b_0Const*
value	B€*
dtype0
P
gpu_0/res3_1_branch2b_w_0Const*
valueB€€*
dtype0
F
gpu_0/res3_0_branch2c_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res3_1_branch2b_bn_b_0Const*
value	B€*
dtype0
O
gpu_0/res2_0_branch2c_w_0Const*
valueB@€*
dtype0
P
gpu_0/res4_4_branch2c_w_0Const*
valueB€€*
dtype0
F
gpu_0/res2_0_branch2a_bn_rm_0Const*
valueB@*
dtype0
G
gpu_0/res4_4_branch2a_bn_rm_0Const*
value	B€*
dtype0
H
gpu_0/res4_3_branch2b_bn_riv_0Const*
value	B€*
dtype0
H
gpu_0/res4_1_branch2a_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res3_2_branch2a_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res4_4_branch2b_bn_s_0Const*
value	B€*
dtype0
N
gpu_0/res2_0_branch2a_w_0Const*
valueB@@*
dtype0
E
gpu_0/res2_2_branch2a_bn_s_0Const*
valueB@*
dtype0
H
gpu_0/res3_3_branch2b_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res2_0_branch2c_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res2_0_branch2b_bn_riv_0Const*
valueB@*
dtype0
H
gpu_0/res4_2_branch2a_bn_riv_0Const*
value	B€*
dtype0
F
gpu_0/res4_2_branch2a_bn_s_0Const*
value	B€*
dtype0
F
gpu_0/res5_2_branch2c_bn_s_0Const*
value	B€*
dtype0
@
gpu_0/res_conv1_bn_rm_0Const*
valueB@*
dtype0
G
gpu_0/res4_3_branch2b_bn_rm_0Const*
value	B€*
dtype0
P
gpu_0/res3_1_branch2c_w_0Const*
valueB€€*
dtype0
F
gpu_0/res4_2_branch2a_bn_b_0Const*
value	B€*
dtype0
G
gpu_0/res4_1_branch2b_bn_rm_0Const*
value	B€*
dtype0
F
gpu_0/res3_3_branch2a_bn_s_0Const*
value	B€*
dtype0
H
gpu_0/res3_0_branch2c_bn_riv_0Const*
value	B€*
dtype0
H
gpu_0/res4_1_branch2b_bn_riv_0Const*
value	B€*
dtype0
G
gpu_0/res3_2_branch2c_bn_rm_0Const*
value	B€*
dtype0
P
gpu_0/res3_2_branch2a_w_0Const*
valueB€€*
dtype0
D
gpu_0/conv1_w_0Const*
valueB@*
dtype0
G
gpu_0/res5_0_branch2a_bn_rm_0Const*
value	B€*
dtype0
G
gpu_0/res5_0_branch2c_bn_rm_0Const*
value	B€*
dtype0
H
gpu_0/res2_1_branch2c_bn_riv_0Const*
value	B€*
dtype0
P
gpu_0/res5_0_branch2c_w_0Const*
valueB€€*
dtype0
F
gpu_0/res4_2_branch2b_bn_b_0Const*
value	B€*
dtype0
I
gpu_0/conv1_1/kernelConst*
valueB@*
dtype0
²
gpu_0/conv1_1Conv2Dgpu_0/data_0gpu_0/conv1_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
Ý
gpu_0/res_conv1_bn_1FusedBatchNormgpu_0/conv1_1gpu_0/res_conv1_bn_s_0gpu_0/res_conv1_bn_b_0gpu_0/res_conv1_bn_rm_0gpu_0/res_conv1_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
;
gpu_0/res_conv1_bn_2Relugpu_0/res_conv1_bn_1*
T0
‰
gpu_0/pool1_1MaxPoolgpu_0/res_conv1_bn_2*
T0*
strides
*
data_formatNHWC*
paddingSAME*
ksize

S
gpu_0/res2_0_branch2a_1/kernelConst*
valueB@@*
dtype0
È
gpu_0/res2_0_branch2a_1Conv2Dgpu_0/pool1_1gpu_0/res2_0_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res2_0_branch2a_bn_1FusedBatchNormgpu_0/res2_0_branch2a_1gpu_0/res2_0_branch2a_bn_s_0gpu_0/res2_0_branch2a_bn_b_0gpu_0/res2_0_branch2a_bn_rm_0gpu_0/res2_0_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res2_0_branch2a_bn_2Relugpu_0/res2_0_branch2a_bn_1*
T0
S
gpu_0/res2_0_branch2b_1/kernelConst*
valueB@@*
dtype0
Ô
gpu_0/res2_0_branch2b_1Conv2Dgpu_0/res2_0_branch2a_bn_2gpu_0/res2_0_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res2_0_branch2b_bn_1FusedBatchNormgpu_0/res2_0_branch2b_1gpu_0/res2_0_branch2b_bn_s_0gpu_0/res2_0_branch2b_bn_b_0gpu_0/res2_0_branch2b_bn_rm_0gpu_0/res2_0_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res2_0_branch2b_bn_2Relugpu_0/res2_0_branch2b_bn_1*
T0
T
gpu_0/res2_0_branch2c_1/kernelConst*
valueB@€*
dtype0
Õ
gpu_0/res2_0_branch2c_1Conv2Dgpu_0/res2_0_branch2b_bn_2gpu_0/res2_0_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res2_0_branch2c_bn_1FusedBatchNormgpu_0/res2_0_branch2c_1gpu_0/res2_0_branch2c_bn_s_0gpu_0/res2_0_branch2c_bn_b_0gpu_0/res2_0_branch2c_bn_rm_0gpu_0/res2_0_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
S
gpu_0/res2_0_branch1_1/kernelConst*
valueB@€*
dtype0
Æ
gpu_0/res2_0_branch1_1Conv2Dgpu_0/pool1_1gpu_0/res2_0_branch1_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
ÿ
gpu_0/res2_0_branch1_bn_1FusedBatchNormgpu_0/res2_0_branch1_1gpu_0/res2_0_branch1_bn_s_0gpu_0/res2_0_branch1_bn_b_0gpu_0/res2_0_branch1_bn_rm_0gpu_0/res2_0_branch1_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
k
gpu_0/res2_0_branch2c_bn_2AddNgpu_0/res2_0_branch2c_bn_1gpu_0/res2_0_branch1_bn_1*
T0*
N
G
gpu_0/res2_0_branch2c_bn_3Relugpu_0/res2_0_branch2c_bn_2*
T0
T
gpu_0/res2_1_branch2a_1/kernelConst*
valueB€@*
dtype0
Õ
gpu_0/res2_1_branch2a_1Conv2Dgpu_0/res2_0_branch2c_bn_3gpu_0/res2_1_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res2_1_branch2a_bn_1FusedBatchNormgpu_0/res2_1_branch2a_1gpu_0/res2_1_branch2a_bn_s_0gpu_0/res2_1_branch2a_bn_b_0gpu_0/res2_1_branch2a_bn_rm_0gpu_0/res2_1_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res2_1_branch2a_bn_2Relugpu_0/res2_1_branch2a_bn_1*
T0
S
gpu_0/res2_1_branch2b_1/kernelConst*
valueB@@*
dtype0
Ô
gpu_0/res2_1_branch2b_1Conv2Dgpu_0/res2_1_branch2a_bn_2gpu_0/res2_1_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res2_1_branch2b_bn_1FusedBatchNormgpu_0/res2_1_branch2b_1gpu_0/res2_1_branch2b_bn_s_0gpu_0/res2_1_branch2b_bn_b_0gpu_0/res2_1_branch2b_bn_rm_0gpu_0/res2_1_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res2_1_branch2b_bn_2Relugpu_0/res2_1_branch2b_bn_1*
T0
T
gpu_0/res2_1_branch2c_1/kernelConst*
valueB@€*
dtype0
Õ
gpu_0/res2_1_branch2c_1Conv2Dgpu_0/res2_1_branch2b_bn_2gpu_0/res2_1_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res2_1_branch2c_bn_1FusedBatchNormgpu_0/res2_1_branch2c_1gpu_0/res2_1_branch2c_bn_s_0gpu_0/res2_1_branch2c_bn_b_0gpu_0/res2_1_branch2c_bn_rm_0gpu_0/res2_1_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res2_1_branch2c_bn_2AddNgpu_0/res2_1_branch2c_bn_1gpu_0/res2_0_branch2c_bn_3*
T0*
N
G
gpu_0/res2_1_branch2c_bn_3Relugpu_0/res2_1_branch2c_bn_2*
T0
T
gpu_0/res2_2_branch2a_1/kernelConst*
valueB€@*
dtype0
Õ
gpu_0/res2_2_branch2a_1Conv2Dgpu_0/res2_1_branch2c_bn_3gpu_0/res2_2_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res2_2_branch2a_bn_1FusedBatchNormgpu_0/res2_2_branch2a_1gpu_0/res2_2_branch2a_bn_s_0gpu_0/res2_2_branch2a_bn_b_0gpu_0/res2_2_branch2a_bn_rm_0gpu_0/res2_2_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res2_2_branch2a_bn_2Relugpu_0/res2_2_branch2a_bn_1*
T0
S
gpu_0/res2_2_branch2b_1/kernelConst*
valueB@@*
dtype0
Ô
gpu_0/res2_2_branch2b_1Conv2Dgpu_0/res2_2_branch2a_bn_2gpu_0/res2_2_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res2_2_branch2b_bn_1FusedBatchNormgpu_0/res2_2_branch2b_1gpu_0/res2_2_branch2b_bn_s_0gpu_0/res2_2_branch2b_bn_b_0gpu_0/res2_2_branch2b_bn_rm_0gpu_0/res2_2_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res2_2_branch2b_bn_2Relugpu_0/res2_2_branch2b_bn_1*
T0
T
gpu_0/res2_2_branch2c_1/kernelConst*
valueB@€*
dtype0
Õ
gpu_0/res2_2_branch2c_1Conv2Dgpu_0/res2_2_branch2b_bn_2gpu_0/res2_2_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res2_2_branch2c_bn_1FusedBatchNormgpu_0/res2_2_branch2c_1gpu_0/res2_2_branch2c_bn_s_0gpu_0/res2_2_branch2c_bn_b_0gpu_0/res2_2_branch2c_bn_rm_0gpu_0/res2_2_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res2_2_branch2c_bn_2AddNgpu_0/res2_2_branch2c_bn_1gpu_0/res2_1_branch2c_bn_3*
T0*
N
G
gpu_0/res2_2_branch2c_bn_3Relugpu_0/res2_2_branch2c_bn_2*
T0
U
gpu_0/res3_0_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res3_0_branch2a_1Conv2Dgpu_0/res2_2_branch2c_bn_3gpu_0/res3_0_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res3_0_branch2a_bn_1FusedBatchNormgpu_0/res3_0_branch2a_1gpu_0/res3_0_branch2a_bn_s_0gpu_0/res3_0_branch2a_bn_b_0gpu_0/res3_0_branch2a_bn_rm_0gpu_0/res3_0_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res3_0_branch2a_bn_2Relugpu_0/res3_0_branch2a_bn_1*
T0
U
gpu_0/res3_0_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res3_0_branch2b_1Conv2Dgpu_0/res3_0_branch2a_bn_2gpu_0/res3_0_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res3_0_branch2b_bn_1FusedBatchNormgpu_0/res3_0_branch2b_1gpu_0/res3_0_branch2b_bn_s_0gpu_0/res3_0_branch2b_bn_b_0gpu_0/res3_0_branch2b_bn_rm_0gpu_0/res3_0_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res3_0_branch2b_bn_2Relugpu_0/res3_0_branch2b_bn_1*
T0
U
gpu_0/res3_0_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res3_0_branch2c_1Conv2Dgpu_0/res3_0_branch2b_bn_2gpu_0/res3_0_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res3_0_branch2c_bn_1FusedBatchNormgpu_0/res3_0_branch2c_1gpu_0/res3_0_branch2c_bn_s_0gpu_0/res3_0_branch2c_bn_b_0gpu_0/res3_0_branch2c_bn_rm_0gpu_0/res3_0_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
T
gpu_0/res3_0_branch1_1/kernelConst*
valueB€€*
dtype0
Ó
gpu_0/res3_0_branch1_1Conv2Dgpu_0/res2_2_branch2c_bn_3gpu_0/res3_0_branch1_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
ÿ
gpu_0/res3_0_branch1_bn_1FusedBatchNormgpu_0/res3_0_branch1_1gpu_0/res3_0_branch1_bn_s_0gpu_0/res3_0_branch1_bn_b_0gpu_0/res3_0_branch1_bn_rm_0gpu_0/res3_0_branch1_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
k
gpu_0/res3_0_branch2c_bn_2AddNgpu_0/res3_0_branch2c_bn_1gpu_0/res3_0_branch1_bn_1*
T0*
N
G
gpu_0/res3_0_branch2c_bn_3Relugpu_0/res3_0_branch2c_bn_2*
T0
U
gpu_0/res3_1_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res3_1_branch2a_1Conv2Dgpu_0/res3_0_branch2c_bn_3gpu_0/res3_1_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res3_1_branch2a_bn_1FusedBatchNormgpu_0/res3_1_branch2a_1gpu_0/res3_1_branch2a_bn_s_0gpu_0/res3_1_branch2a_bn_b_0gpu_0/res3_1_branch2a_bn_rm_0gpu_0/res3_1_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res3_1_branch2a_bn_2Relugpu_0/res3_1_branch2a_bn_1*
T0
U
gpu_0/res3_1_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res3_1_branch2b_1Conv2Dgpu_0/res3_1_branch2a_bn_2gpu_0/res3_1_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res3_1_branch2b_bn_1FusedBatchNormgpu_0/res3_1_branch2b_1gpu_0/res3_1_branch2b_bn_s_0gpu_0/res3_1_branch2b_bn_b_0gpu_0/res3_1_branch2b_bn_rm_0gpu_0/res3_1_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res3_1_branch2b_bn_2Relugpu_0/res3_1_branch2b_bn_1*
T0
U
gpu_0/res3_1_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res3_1_branch2c_1Conv2Dgpu_0/res3_1_branch2b_bn_2gpu_0/res3_1_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res3_1_branch2c_bn_1FusedBatchNormgpu_0/res3_1_branch2c_1gpu_0/res3_1_branch2c_bn_s_0gpu_0/res3_1_branch2c_bn_b_0gpu_0/res3_1_branch2c_bn_rm_0gpu_0/res3_1_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res3_1_branch2c_bn_2AddNgpu_0/res3_1_branch2c_bn_1gpu_0/res3_0_branch2c_bn_3*
T0*
N
G
gpu_0/res3_1_branch2c_bn_3Relugpu_0/res3_1_branch2c_bn_2*
T0
U
gpu_0/res3_2_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res3_2_branch2a_1Conv2Dgpu_0/res3_1_branch2c_bn_3gpu_0/res3_2_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res3_2_branch2a_bn_1FusedBatchNormgpu_0/res3_2_branch2a_1gpu_0/res3_2_branch2a_bn_s_0gpu_0/res3_2_branch2a_bn_b_0gpu_0/res3_2_branch2a_bn_rm_0gpu_0/res3_2_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res3_2_branch2a_bn_2Relugpu_0/res3_2_branch2a_bn_1*
T0
U
gpu_0/res3_2_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res3_2_branch2b_1Conv2Dgpu_0/res3_2_branch2a_bn_2gpu_0/res3_2_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res3_2_branch2b_bn_1FusedBatchNormgpu_0/res3_2_branch2b_1gpu_0/res3_2_branch2b_bn_s_0gpu_0/res3_2_branch2b_bn_b_0gpu_0/res3_2_branch2b_bn_rm_0gpu_0/res3_2_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res3_2_branch2b_bn_2Relugpu_0/res3_2_branch2b_bn_1*
T0
U
gpu_0/res3_2_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res3_2_branch2c_1Conv2Dgpu_0/res3_2_branch2b_bn_2gpu_0/res3_2_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res3_2_branch2c_bn_1FusedBatchNormgpu_0/res3_2_branch2c_1gpu_0/res3_2_branch2c_bn_s_0gpu_0/res3_2_branch2c_bn_b_0gpu_0/res3_2_branch2c_bn_rm_0gpu_0/res3_2_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res3_2_branch2c_bn_2AddNgpu_0/res3_2_branch2c_bn_1gpu_0/res3_1_branch2c_bn_3*
T0*
N
G
gpu_0/res3_2_branch2c_bn_3Relugpu_0/res3_2_branch2c_bn_2*
T0
U
gpu_0/res3_3_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res3_3_branch2a_1Conv2Dgpu_0/res3_2_branch2c_bn_3gpu_0/res3_3_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res3_3_branch2a_bn_1FusedBatchNormgpu_0/res3_3_branch2a_1gpu_0/res3_3_branch2a_bn_s_0gpu_0/res3_3_branch2a_bn_b_0gpu_0/res3_3_branch2a_bn_rm_0gpu_0/res3_3_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res3_3_branch2a_bn_2Relugpu_0/res3_3_branch2a_bn_1*
T0
U
gpu_0/res3_3_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res3_3_branch2b_1Conv2Dgpu_0/res3_3_branch2a_bn_2gpu_0/res3_3_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res3_3_branch2b_bn_1FusedBatchNormgpu_0/res3_3_branch2b_1gpu_0/res3_3_branch2b_bn_s_0gpu_0/res3_3_branch2b_bn_b_0gpu_0/res3_3_branch2b_bn_rm_0gpu_0/res3_3_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res3_3_branch2b_bn_2Relugpu_0/res3_3_branch2b_bn_1*
T0
U
gpu_0/res3_3_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res3_3_branch2c_1Conv2Dgpu_0/res3_3_branch2b_bn_2gpu_0/res3_3_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res3_3_branch2c_bn_1FusedBatchNormgpu_0/res3_3_branch2c_1gpu_0/res3_3_branch2c_bn_s_0gpu_0/res3_3_branch2c_bn_b_0gpu_0/res3_3_branch2c_bn_rm_0gpu_0/res3_3_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res3_3_branch2c_bn_2AddNgpu_0/res3_3_branch2c_bn_1gpu_0/res3_2_branch2c_bn_3*
T0*
N
G
gpu_0/res3_3_branch2c_bn_3Relugpu_0/res3_3_branch2c_bn_2*
T0
U
gpu_0/res4_0_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_0_branch2a_1Conv2Dgpu_0/res3_3_branch2c_bn_3gpu_0/res4_0_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_0_branch2a_bn_1FusedBatchNormgpu_0/res4_0_branch2a_1gpu_0/res4_0_branch2a_bn_s_0gpu_0/res4_0_branch2a_bn_b_0gpu_0/res4_0_branch2a_bn_rm_0gpu_0/res4_0_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_0_branch2a_bn_2Relugpu_0/res4_0_branch2a_bn_1*
T0
U
gpu_0/res4_0_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res4_0_branch2b_1Conv2Dgpu_0/res4_0_branch2a_bn_2gpu_0/res4_0_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res4_0_branch2b_bn_1FusedBatchNormgpu_0/res4_0_branch2b_1gpu_0/res4_0_branch2b_bn_s_0gpu_0/res4_0_branch2b_bn_b_0gpu_0/res4_0_branch2b_bn_rm_0gpu_0/res4_0_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_0_branch2b_bn_2Relugpu_0/res4_0_branch2b_bn_1*
T0
U
gpu_0/res4_0_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_0_branch2c_1Conv2Dgpu_0/res4_0_branch2b_bn_2gpu_0/res4_0_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_0_branch2c_bn_1FusedBatchNormgpu_0/res4_0_branch2c_1gpu_0/res4_0_branch2c_bn_s_0gpu_0/res4_0_branch2c_bn_b_0gpu_0/res4_0_branch2c_bn_rm_0gpu_0/res4_0_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
T
gpu_0/res4_0_branch1_1/kernelConst*
valueB€€*
dtype0
Ó
gpu_0/res4_0_branch1_1Conv2Dgpu_0/res3_3_branch2c_bn_3gpu_0/res4_0_branch1_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
ÿ
gpu_0/res4_0_branch1_bn_1FusedBatchNormgpu_0/res4_0_branch1_1gpu_0/res4_0_branch1_bn_s_0gpu_0/res4_0_branch1_bn_b_0gpu_0/res4_0_branch1_bn_rm_0gpu_0/res4_0_branch1_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
k
gpu_0/res4_0_branch2c_bn_2AddNgpu_0/res4_0_branch2c_bn_1gpu_0/res4_0_branch1_bn_1*
T0*
N
G
gpu_0/res4_0_branch2c_bn_3Relugpu_0/res4_0_branch2c_bn_2*
T0
U
gpu_0/res4_1_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_1_branch2a_1Conv2Dgpu_0/res4_0_branch2c_bn_3gpu_0/res4_1_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_1_branch2a_bn_1FusedBatchNormgpu_0/res4_1_branch2a_1gpu_0/res4_1_branch2a_bn_s_0gpu_0/res4_1_branch2a_bn_b_0gpu_0/res4_1_branch2a_bn_rm_0gpu_0/res4_1_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_1_branch2a_bn_2Relugpu_0/res4_1_branch2a_bn_1*
T0
U
gpu_0/res4_1_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res4_1_branch2b_1Conv2Dgpu_0/res4_1_branch2a_bn_2gpu_0/res4_1_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res4_1_branch2b_bn_1FusedBatchNormgpu_0/res4_1_branch2b_1gpu_0/res4_1_branch2b_bn_s_0gpu_0/res4_1_branch2b_bn_b_0gpu_0/res4_1_branch2b_bn_rm_0gpu_0/res4_1_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_1_branch2b_bn_2Relugpu_0/res4_1_branch2b_bn_1*
T0
U
gpu_0/res4_1_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_1_branch2c_1Conv2Dgpu_0/res4_1_branch2b_bn_2gpu_0/res4_1_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_1_branch2c_bn_1FusedBatchNormgpu_0/res4_1_branch2c_1gpu_0/res4_1_branch2c_bn_s_0gpu_0/res4_1_branch2c_bn_b_0gpu_0/res4_1_branch2c_bn_rm_0gpu_0/res4_1_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res4_1_branch2c_bn_2AddNgpu_0/res4_1_branch2c_bn_1gpu_0/res4_0_branch2c_bn_3*
T0*
N
G
gpu_0/res4_1_branch2c_bn_3Relugpu_0/res4_1_branch2c_bn_2*
T0
U
gpu_0/res4_2_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_2_branch2a_1Conv2Dgpu_0/res4_1_branch2c_bn_3gpu_0/res4_2_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_2_branch2a_bn_1FusedBatchNormgpu_0/res4_2_branch2a_1gpu_0/res4_2_branch2a_bn_s_0gpu_0/res4_2_branch2a_bn_b_0gpu_0/res4_2_branch2a_bn_rm_0gpu_0/res4_2_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_2_branch2a_bn_2Relugpu_0/res4_2_branch2a_bn_1*
T0
U
gpu_0/res4_2_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res4_2_branch2b_1Conv2Dgpu_0/res4_2_branch2a_bn_2gpu_0/res4_2_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res4_2_branch2b_bn_1FusedBatchNormgpu_0/res4_2_branch2b_1gpu_0/res4_2_branch2b_bn_s_0gpu_0/res4_2_branch2b_bn_b_0gpu_0/res4_2_branch2b_bn_rm_0gpu_0/res4_2_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_2_branch2b_bn_2Relugpu_0/res4_2_branch2b_bn_1*
T0
U
gpu_0/res4_2_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_2_branch2c_1Conv2Dgpu_0/res4_2_branch2b_bn_2gpu_0/res4_2_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_2_branch2c_bn_1FusedBatchNormgpu_0/res4_2_branch2c_1gpu_0/res4_2_branch2c_bn_s_0gpu_0/res4_2_branch2c_bn_b_0gpu_0/res4_2_branch2c_bn_rm_0gpu_0/res4_2_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res4_2_branch2c_bn_2AddNgpu_0/res4_2_branch2c_bn_1gpu_0/res4_1_branch2c_bn_3*
T0*
N
G
gpu_0/res4_2_branch2c_bn_3Relugpu_0/res4_2_branch2c_bn_2*
T0
U
gpu_0/res4_3_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_3_branch2a_1Conv2Dgpu_0/res4_2_branch2c_bn_3gpu_0/res4_3_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_3_branch2a_bn_1FusedBatchNormgpu_0/res4_3_branch2a_1gpu_0/res4_3_branch2a_bn_s_0gpu_0/res4_3_branch2a_bn_b_0gpu_0/res4_3_branch2a_bn_rm_0gpu_0/res4_3_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_3_branch2a_bn_2Relugpu_0/res4_3_branch2a_bn_1*
T0
U
gpu_0/res4_3_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res4_3_branch2b_1Conv2Dgpu_0/res4_3_branch2a_bn_2gpu_0/res4_3_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res4_3_branch2b_bn_1FusedBatchNormgpu_0/res4_3_branch2b_1gpu_0/res4_3_branch2b_bn_s_0gpu_0/res4_3_branch2b_bn_b_0gpu_0/res4_3_branch2b_bn_rm_0gpu_0/res4_3_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_3_branch2b_bn_2Relugpu_0/res4_3_branch2b_bn_1*
T0
U
gpu_0/res4_3_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_3_branch2c_1Conv2Dgpu_0/res4_3_branch2b_bn_2gpu_0/res4_3_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_3_branch2c_bn_1FusedBatchNormgpu_0/res4_3_branch2c_1gpu_0/res4_3_branch2c_bn_s_0gpu_0/res4_3_branch2c_bn_b_0gpu_0/res4_3_branch2c_bn_rm_0gpu_0/res4_3_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res4_3_branch2c_bn_2AddNgpu_0/res4_3_branch2c_bn_1gpu_0/res4_2_branch2c_bn_3*
T0*
N
G
gpu_0/res4_3_branch2c_bn_3Relugpu_0/res4_3_branch2c_bn_2*
T0
U
gpu_0/res4_4_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_4_branch2a_1Conv2Dgpu_0/res4_3_branch2c_bn_3gpu_0/res4_4_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_4_branch2a_bn_1FusedBatchNormgpu_0/res4_4_branch2a_1gpu_0/res4_4_branch2a_bn_s_0gpu_0/res4_4_branch2a_bn_b_0gpu_0/res4_4_branch2a_bn_rm_0gpu_0/res4_4_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_4_branch2a_bn_2Relugpu_0/res4_4_branch2a_bn_1*
T0
U
gpu_0/res4_4_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res4_4_branch2b_1Conv2Dgpu_0/res4_4_branch2a_bn_2gpu_0/res4_4_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res4_4_branch2b_bn_1FusedBatchNormgpu_0/res4_4_branch2b_1gpu_0/res4_4_branch2b_bn_s_0gpu_0/res4_4_branch2b_bn_b_0gpu_0/res4_4_branch2b_bn_rm_0gpu_0/res4_4_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_4_branch2b_bn_2Relugpu_0/res4_4_branch2b_bn_1*
T0
U
gpu_0/res4_4_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_4_branch2c_1Conv2Dgpu_0/res4_4_branch2b_bn_2gpu_0/res4_4_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_4_branch2c_bn_1FusedBatchNormgpu_0/res4_4_branch2c_1gpu_0/res4_4_branch2c_bn_s_0gpu_0/res4_4_branch2c_bn_b_0gpu_0/res4_4_branch2c_bn_rm_0gpu_0/res4_4_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res4_4_branch2c_bn_2AddNgpu_0/res4_4_branch2c_bn_1gpu_0/res4_3_branch2c_bn_3*
T0*
N
G
gpu_0/res4_4_branch2c_bn_3Relugpu_0/res4_4_branch2c_bn_2*
T0
U
gpu_0/res4_5_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_5_branch2a_1Conv2Dgpu_0/res4_4_branch2c_bn_3gpu_0/res4_5_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_5_branch2a_bn_1FusedBatchNormgpu_0/res4_5_branch2a_1gpu_0/res4_5_branch2a_bn_s_0gpu_0/res4_5_branch2a_bn_b_0gpu_0/res4_5_branch2a_bn_rm_0gpu_0/res4_5_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_5_branch2a_bn_2Relugpu_0/res4_5_branch2a_bn_1*
T0
U
gpu_0/res4_5_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res4_5_branch2b_1Conv2Dgpu_0/res4_5_branch2a_bn_2gpu_0/res4_5_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res4_5_branch2b_bn_1FusedBatchNormgpu_0/res4_5_branch2b_1gpu_0/res4_5_branch2b_bn_s_0gpu_0/res4_5_branch2b_bn_b_0gpu_0/res4_5_branch2b_bn_rm_0gpu_0/res4_5_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res4_5_branch2b_bn_2Relugpu_0/res4_5_branch2b_bn_1*
T0
U
gpu_0/res4_5_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res4_5_branch2c_1Conv2Dgpu_0/res4_5_branch2b_bn_2gpu_0/res4_5_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res4_5_branch2c_bn_1FusedBatchNormgpu_0/res4_5_branch2c_1gpu_0/res4_5_branch2c_bn_s_0gpu_0/res4_5_branch2c_bn_b_0gpu_0/res4_5_branch2c_bn_rm_0gpu_0/res4_5_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res4_5_branch2c_bn_2AddNgpu_0/res4_5_branch2c_bn_1gpu_0/res4_4_branch2c_bn_3*
T0*
N
G
gpu_0/res4_5_branch2c_bn_3Relugpu_0/res4_5_branch2c_bn_2*
T0
U
gpu_0/res5_0_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res5_0_branch2a_1Conv2Dgpu_0/res4_5_branch2c_bn_3gpu_0/res5_0_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res5_0_branch2a_bn_1FusedBatchNormgpu_0/res5_0_branch2a_1gpu_0/res5_0_branch2a_bn_s_0gpu_0/res5_0_branch2a_bn_b_0gpu_0/res5_0_branch2a_bn_rm_0gpu_0/res5_0_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res5_0_branch2a_bn_2Relugpu_0/res5_0_branch2a_bn_1*
T0
U
gpu_0/res5_0_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res5_0_branch2b_1Conv2Dgpu_0/res5_0_branch2a_bn_2gpu_0/res5_0_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res5_0_branch2b_bn_1FusedBatchNormgpu_0/res5_0_branch2b_1gpu_0/res5_0_branch2b_bn_s_0gpu_0/res5_0_branch2b_bn_b_0gpu_0/res5_0_branch2b_bn_rm_0gpu_0/res5_0_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res5_0_branch2b_bn_2Relugpu_0/res5_0_branch2b_bn_1*
T0
U
gpu_0/res5_0_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res5_0_branch2c_1Conv2Dgpu_0/res5_0_branch2b_bn_2gpu_0/res5_0_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res5_0_branch2c_bn_1FusedBatchNormgpu_0/res5_0_branch2c_1gpu_0/res5_0_branch2c_bn_s_0gpu_0/res5_0_branch2c_bn_b_0gpu_0/res5_0_branch2c_bn_rm_0gpu_0/res5_0_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
T
gpu_0/res5_0_branch1_1/kernelConst*
valueB€€*
dtype0
Ó
gpu_0/res5_0_branch1_1Conv2Dgpu_0/res4_5_branch2c_bn_3gpu_0/res5_0_branch1_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
ÿ
gpu_0/res5_0_branch1_bn_1FusedBatchNormgpu_0/res5_0_branch1_1gpu_0/res5_0_branch1_bn_s_0gpu_0/res5_0_branch1_bn_b_0gpu_0/res5_0_branch1_bn_rm_0gpu_0/res5_0_branch1_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
k
gpu_0/res5_0_branch2c_bn_2AddNgpu_0/res5_0_branch2c_bn_1gpu_0/res5_0_branch1_bn_1*
T0*
N
G
gpu_0/res5_0_branch2c_bn_3Relugpu_0/res5_0_branch2c_bn_2*
T0
U
gpu_0/res5_1_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res5_1_branch2a_1Conv2Dgpu_0/res5_0_branch2c_bn_3gpu_0/res5_1_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res5_1_branch2a_bn_1FusedBatchNormgpu_0/res5_1_branch2a_1gpu_0/res5_1_branch2a_bn_s_0gpu_0/res5_1_branch2a_bn_b_0gpu_0/res5_1_branch2a_bn_rm_0gpu_0/res5_1_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res5_1_branch2a_bn_2Relugpu_0/res5_1_branch2a_bn_1*
T0
U
gpu_0/res5_1_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res5_1_branch2b_1Conv2Dgpu_0/res5_1_branch2a_bn_2gpu_0/res5_1_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res5_1_branch2b_bn_1FusedBatchNormgpu_0/res5_1_branch2b_1gpu_0/res5_1_branch2b_bn_s_0gpu_0/res5_1_branch2b_bn_b_0gpu_0/res5_1_branch2b_bn_rm_0gpu_0/res5_1_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res5_1_branch2b_bn_2Relugpu_0/res5_1_branch2b_bn_1*
T0
U
gpu_0/res5_1_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res5_1_branch2c_1Conv2Dgpu_0/res5_1_branch2b_bn_2gpu_0/res5_1_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res5_1_branch2c_bn_1FusedBatchNormgpu_0/res5_1_branch2c_1gpu_0/res5_1_branch2c_bn_s_0gpu_0/res5_1_branch2c_bn_b_0gpu_0/res5_1_branch2c_bn_rm_0gpu_0/res5_1_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res5_1_branch2c_bn_2AddNgpu_0/res5_1_branch2c_bn_1gpu_0/res5_0_branch2c_bn_3*
T0*
N
G
gpu_0/res5_1_branch2c_bn_3Relugpu_0/res5_1_branch2c_bn_2*
T0
U
gpu_0/res5_2_branch2a_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res5_2_branch2a_1Conv2Dgpu_0/res5_1_branch2c_bn_3gpu_0/res5_2_branch2a_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res5_2_branch2a_bn_1FusedBatchNormgpu_0/res5_2_branch2a_1gpu_0/res5_2_branch2a_bn_s_0gpu_0/res5_2_branch2a_bn_b_0gpu_0/res5_2_branch2a_bn_rm_0gpu_0/res5_2_branch2a_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res5_2_branch2a_bn_2Relugpu_0/res5_2_branch2a_bn_1*
T0
U
gpu_0/res5_2_branch2b_1/kernelConst*
valueB€€*
dtype0
Ô
gpu_0/res5_2_branch2b_1Conv2Dgpu_0/res5_2_branch2a_bn_2gpu_0/res5_2_branch2b_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingSAME*
use_cudnn_on_gpu(
…
gpu_0/res5_2_branch2b_bn_1FusedBatchNormgpu_0/res5_2_branch2b_1gpu_0/res5_2_branch2b_bn_s_0gpu_0/res5_2_branch2b_bn_b_0gpu_0/res5_2_branch2b_bn_rm_0gpu_0/res5_2_branch2b_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
G
gpu_0/res5_2_branch2b_bn_2Relugpu_0/res5_2_branch2b_bn_1*
T0
U
gpu_0/res5_2_branch2c_1/kernelConst*
valueB€€*
dtype0
Õ
gpu_0/res5_2_branch2c_1Conv2Dgpu_0/res5_2_branch2b_bn_2gpu_0/res5_2_branch2c_1/kernel*
strides
*
	dilations
*
T0*
data_formatNHWC*
paddingVALID*
use_cudnn_on_gpu(
…
gpu_0/res5_2_branch2c_bn_1FusedBatchNormgpu_0/res5_2_branch2c_1gpu_0/res5_2_branch2c_bn_s_0gpu_0/res5_2_branch2c_bn_b_0gpu_0/res5_2_branch2c_bn_rm_0gpu_0/res5_2_branch2c_bn_riv_0*
is_training( *
T0*
data_formatNHWC*
epsilon%­Å'7
l
gpu_0/res5_2_branch2c_bn_2AddNgpu_0/res5_2_branch2c_bn_1gpu_0/res5_1_branch2c_bn_3*
T0*
N
G
gpu_0/res5_2_branch2c_bn_3Relugpu_0/res5_2_branch2c_bn_2*
T0
›
gpu_0/pool5_1/presqueezeAvgPoolgpu_0/res5_2_branch2c_bn_3*
T0*
strides
*
data_formatNHWC*
paddingVALID*
ksize

f
 gpu_0/pool5_1/presqueeze/SqueezeSqueezegpu_0/pool5_1/presqueeze*
T0*
squeeze_dims

D
gpu_0/pool5_1Identity gpu_0/pool5_1/presqueeze/Squeeze*
T0
Q
gpu_0/pred_1MatMulgpu_0/pool5_1gpu_0/pred_w_0*
transpose_b(*
T0
1
gpu_0/softmax_1Softmaxgpu_0/pred_1*
T0" 