{
  "design": {
    "design_info": {
      "boundary_crc": "0x81F37489B1568E7B",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../sdr-psk-fpga.gen/sources_1/bd/costas_loop",
      "name": "costas_loop",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "NCO": "",
      "phase_detector_I": "",
      "phase_detector_Q": "",
      "fir_compiler_0": "",
      "xlconstant_valid_one": "",
      "xlconcat_0": "",
      "Truncate_IQ_0": "",
      "NCO_cos_sin_0": ""
    },
    "interface_ports": {
      "I_out": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "costas_loop_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "16384000"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "I_out_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "I_out_tvalid",
            "direction": "O"
          }
        }
      },
      "Q_out": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "costas_loop_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "16384000"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "Q_out_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TVALID": {
            "physical_name": "Q_out_tvalid",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "clk_16M384": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "I_out:Q_out"
          },
          "CLK_DOMAIN": {
            "value": "costas_loop_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "16384000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "PSK_signal": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "clk_32M768": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "costas_loop_clk_32M768",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "32768000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "NCO": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "xci_name": "costas_loop_dds_compiler_0_0",
        "xci_path": "ip\\costas_loop_dds_compiler_0_0\\costas_loop_dds_compiler_0_0.xci",
        "inst_hier_path": "NCO",
        "parameters": {
          "Amplitude_Mode": {
            "value": "Full_Range"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "DDS_Clock_Rate": {
            "value": "16.384"
          },
          "DSP48_Use": {
            "value": "Maximal"
          },
          "Frequency_Resolution": {
            "value": "0.4"
          },
          "Has_Phase_Out": {
            "value": "true"
          },
          "Has_TREADY": {
            "value": "false"
          },
          "Latency": {
            "value": "8"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Optimization_Goal": {
            "value": "Auto"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Width": {
            "value": "16"
          },
          "PINC1": {
            "value": "0"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "PartsPresent": {
            "value": "Phase_Generator_and_SIN_COS_LUT"
          },
          "Phase_Increment": {
            "value": "Programmable"
          },
          "Phase_Width": {
            "value": "16"
          },
          "Phase_offset": {
            "value": "None"
          },
          "S_PHASE_Has_TUSER": {
            "value": "Not_Required"
          },
          "Spurious_Free_Dynamic_Range": {
            "value": "45"
          }
        }
      },
      "phase_detector_I": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "costas_loop_mult_gen_0_0",
        "xci_path": "ip\\costas_loop_mult_gen_0_0\\costas_loop_mult_gen_0_0.xci",
        "inst_hier_path": "phase_detector_I",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "OutputWidthHigh": {
            "value": "31"
          },
          "OutputWidthLow": {
            "value": "16"
          },
          "PipeStages": {
            "value": "3"
          },
          "PortAType": {
            "value": "Signed"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBType": {
            "value": "Signed"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "phase_detector_Q": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "costas_loop_phase_detector_I_0",
        "xci_path": "ip\\costas_loop_phase_detector_I_0\\costas_loop_phase_detector_I_0.xci",
        "inst_hier_path": "phase_detector_Q",
        "parameters": {
          "Multiplier_Construction": {
            "value": "Use_Mults"
          },
          "OutputWidthHigh": {
            "value": "31"
          },
          "OutputWidthLow": {
            "value": "16"
          },
          "PipeStages": {
            "value": "3"
          },
          "PortAType": {
            "value": "Signed"
          },
          "PortAWidth": {
            "value": "16"
          },
          "PortBType": {
            "value": "Signed"
          },
          "PortBWidth": {
            "value": "16"
          },
          "Use_Custom_Output_Width": {
            "value": "true"
          }
        }
      },
      "fir_compiler_0": {
        "vlnv": "xilinx.com:ip:fir_compiler:7.2",
        "xci_name": "costas_loop_fir_compiler_0_0",
        "xci_path": "ip\\costas_loop_fir_compiler_0_0\\costas_loop_fir_compiler_0_0.xci",
        "inst_hier_path": "fir_compiler_0",
        "parameters": {
          "Clock_Frequency": {
            "value": "16.384"
          },
          "Coefficient_Structure": {
            "value": "Inferred"
          },
          "Coefficient_Width": {
            "value": "16"
          },
          "ColumnConfig": {
            "value": "11"
          },
          "DATA_Has_TLAST": {
            "value": "Not_Required"
          },
          "Filter_Architecture": {
            "value": "Systolic_Multiply_Accumulate"
          },
          "M_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "Number_Channels": {
            "value": "1"
          },
          "Number_Paths": {
            "value": "2"
          },
          "Output_Rounding_Mode": {
            "value": "Full_Precision"
          },
          "Output_Width": {
            "value": "24"
          },
          "RateSpecification": {
            "value": "Frequency_Specification"
          },
          "S_DATA_Has_TUSER": {
            "value": "Not_Required"
          },
          "SamplePeriod": {
            "value": "1"
          },
          "Sample_Frequency": {
            "value": "16.384"
          },
          "Select_Pattern": {
            "value": "All"
          }
        }
      },
      "xlconstant_valid_one": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "costas_loop_xlconstant_0_1",
        "xci_path": "ip\\costas_loop_xlconstant_0_1\\costas_loop_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_valid_one"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "costas_loop_xlconcat_0_0",
        "xci_path": "ip\\costas_loop_xlconcat_0_0\\costas_loop_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0"
      },
      "Truncate_IQ_0": {
        "vlnv": "xilinx.com:module_ref:Truncate_IQ:1.0",
        "xci_name": "costas_loop_Truncate_IQ_0_0",
        "xci_path": "ip\\costas_loop_Truncate_IQ_0_0\\costas_loop_Truncate_IQ_0_0.xci",
        "inst_hier_path": "Truncate_IQ_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Truncate_IQ",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "I": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "16384000"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "I_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "I_tvalid",
                "direction": "O"
              }
            }
          },
          "IQ": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "6",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "16384000"
              },
              "CLK_DOMAIN": {
                "value": "costas_loop_aclk_0"
              },
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                  "maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string",
                  "minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride",
                  "format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic",
                  "dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type",
                  "immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 2} stride {attribs",
                  "{resolve_type generated dependency path_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}}",
                  "bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}}",
                  "value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed",
                  "format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth",
                  "{attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct",
                  "{field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled",
                  "format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated",
                  "dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name",
                  "{attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}}",
                  "value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format",
                  "long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate",
                  "dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs",
                  "{resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value",
                  "{}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long",
                  "minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "IQ_tdata",
                "direction": "I",
                "left": "47",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "IQ_tvalid",
                "direction": "I"
              }
            }
          },
          "Q": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "16384000"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "Q_tdata",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "Q_tvalid",
                "direction": "O"
              }
            }
          }
        }
      },
      "NCO_cos_sin_0": {
        "vlnv": "xilinx.com:module_ref:NCO_cos_sin:1.0",
        "xci_name": "costas_loop_NCO_cos_sin_0_0",
        "xci_path": "ip\\costas_loop_NCO_cos_sin_0_0\\costas_loop_NCO_cos_sin_0_0.xci",
        "inst_hier_path": "NCO_cos_sin_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "NCO_cos_sin",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "NCO": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "16384000"
              },
              "CLK_DOMAIN": {
                "value": "costas_loop_aclk_0"
              },
              "LAYERED_METADATA": {
                "value": [
                  "xilinx.com:interface:datatypes:1.0 {",
                  "TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {}",
                  "maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string",
                  "minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride",
                  "format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic",
                  "dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs",
                  "{resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value",
                  "true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum",
                  "{} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency",
                  "cosine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs",
                  "{resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true}",
                  "datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {}",
                  "maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency",
                  "sine_fractwidth format long minimum {} maximum {}} value 15} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER",
                  "{datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}}",
                  "value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string",
                  "minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate",
                  "dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs",
                  "{resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}",
                  "field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {}",
                  "maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width",
                  "format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0",
                  "}"
                ],
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "NCO_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "NCO_tvalid",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "NCO_cos": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "NCO_sin": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "NCO_M_AXIS_DATA": {
        "interface_ports": [
          "NCO_cos_sin_0/NCO",
          "NCO/M_AXIS_DATA"
        ]
      },
      "Truncate_IQ_0_I_out": {
        "interface_ports": [
          "I_out",
          "Truncate_IQ_0/I"
        ]
      },
      "Truncate_IQ_0_Q_out": {
        "interface_ports": [
          "Q_out",
          "Truncate_IQ_0/Q"
        ]
      },
      "fir_compiler_I_M_AXIS_DATA": {
        "interface_ports": [
          "fir_compiler_0/M_AXIS_DATA",
          "Truncate_IQ_0/IQ"
        ]
      }
    },
    "nets": {
      "NCO_cos_sin_0_NCO_cos": {
        "ports": [
          "NCO_cos_sin_0/NCO_cos",
          "phase_detector_I/B"
        ]
      },
      "NCO_cos_sin_0_NCO_sin": {
        "ports": [
          "NCO_cos_sin_0/NCO_sin",
          "phase_detector_Q/B"
        ]
      },
      "PSK_signal_1": {
        "ports": [
          "PSK_signal",
          "phase_detector_I/A",
          "phase_detector_Q/A"
        ]
      },
      "aclk_0_1": {
        "ports": [
          "clk_16M384",
          "NCO/aclk",
          "phase_detector_I/CLK",
          "phase_detector_Q/CLK",
          "fir_compiler_0/aclk"
        ]
      },
      "phase_detector_I_P": {
        "ports": [
          "phase_detector_I/P",
          "xlconcat_0/In0"
        ]
      },
      "phase_detector_Q_P": {
        "ports": [
          "phase_detector_Q/P",
          "xlconcat_0/In1"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "fir_compiler_0/s_axis_data_tdata"
        ]
      },
      "xlconstant_valid_one_dout": {
        "ports": [
          "xlconstant_valid_one/dout",
          "fir_compiler_0/s_axis_data_tvalid"
        ]
      }
    }
  }
}