Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 20 02:04:15 2022
| Host         : DESKTOP-C4DB52S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file acclerator_control_sets_placed.rpt
| Design       : acclerator
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            1 |
|     14 |            2 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            5 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |              28 |            5 |
| Yes          | No                    | Yes                    |              86 |           17 |
| Yes          | Yes                   | No                     |             458 |           73 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                    | global_rst_IBUF         |                3 |              6 |
|  clk_IBUF_BUFG | conv/col_count_reg[31]             | conv/SR[0]              |                2 |              8 |
|  clk_IBUF_BUFG |                                    |                         |                5 |             14 |
|  clk_IBUF_BUFG | pool/log/load_sr                   | pool/log/genblk1_c      |                2 |             14 |
|  clk_IBUF_BUFG | pool/log/load_sr                   |                         |                4 |             16 |
|  clk_IBUF_BUFG | ce_IBUF                            |                         |                6 |             40 |
|  clk_IBUF_BUFG | pool/log/count[31]_i_1_n_0         | global_rst_IBUF         |               10 |             64 |
|  clk_IBUF_BUFG | pool/log/nbgh_row_count[0]_i_1_n_0 | global_rst_IBUF         |                8 |             64 |
|  clk_IBUF_BUFG | pool/log/row_count                 | conv/row_count_reg[31]  |                8 |             64 |
|  clk_IBUF_BUFG | conv/count20                       | conv/count2[31]_i_1_n_0 |                8 |             64 |
|  clk_IBUF_BUFG | conv/count3[31]_i_2_n_0            | conv/count3[31]_i_1_n_0 |                7 |             64 |
|  clk_IBUF_BUFG | conv/col_count_reg[31]             | global_rst_IBUF         |               16 |             66 |
|  clk_IBUF_BUFG | ce_IBUF                            | global_rst_IBUF         |               29 |            136 |
+----------------+------------------------------------+-------------------------+------------------+----------------+


