$date
	Thu Mar  6 15:53:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module morse_to_ascii_tb $end
$var wire 1 ! valid $end
$var wire 8 " ascii_out [7:0] $end
$var reg 10 # morse_in [9:0] $end
$scope module uut $end
$var wire 10 $ morse_in [9:0] $end
$var reg 8 % ascii_out [7:0] $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000101 %
b1000000000 $
b1000000000 #
b1000101 "
1!
$end
#10000
b1010100 "
b1010100 %
b1100000000 #
b1100000000 $
#20000
b1000001 "
b1000001 %
b1011000000 #
b1011000000 $
#30000
