# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# vsim -voptargs="+acc" work.core_tb 
# Start time: 10:33:07 on Dec 23,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.core_tb(fast)
# Loading work.core_sv_unit(fast)
# Loading work.core(fast)
# Loading work.mux(fast)
# Loading work.PC(fast)
# Loading work.PC_adder(fast)
# Loading work.Instruction_memory(fast)
# Loading work.Regfile(fast)
# Loading work.Imm_Gen(fast)
# Loading work.branch_comp(fast)
# Loading work.ALU(fast)
# Loading work.Data_mem(fast)
# Loading work.mux3(fast)
# Loading work.RV32_Controller(fast)
add wave -position insertpoint sim:/core_tb/dut/*
run -all
# ** Warning: (vsim-PLI-3408) Too few data words read on line 11 of file "small_fibo.hex". Expected 1024, found 9.    : ../src/Instruction_Memory.sv(31)
#    Time: 0 ns  Iteration: 0  Instance: /core_tb/dut/imem
# ** Note: $finish    : ../tests/core_tb.sv(31)
#    Time: 2505 ns  Iteration: 1  Instance: /core_tb
# 1
# Break in Module core_tb at ../tests/core_tb.sv line 31
add wave -position insertpoint sim:/core_tb/dut/alu/*
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.core_tb(fast)
# Loading work.core_sv_unit(fast)
# Loading work.core(fast)
# Loading work.mux(fast)
# Loading work.PC(fast)
# Loading work.PC_adder(fast)
# Loading work.Instruction_memory(fast)
# Loading work.Regfile(fast)
# Loading work.Imm_Gen(fast)
# Loading work.branch_comp(fast)
# Loading work.ALU(fast)
# Loading work.Data_mem(fast)
# Loading work.mux3(fast)
# Loading work.RV32_Controller(fast)
run -all
# ** Warning: (vsim-PLI-3408) Too few data words read on line 11 of file "small_fibo.hex". Expected 1024, found 9.    : ../src/Instruction_Memory.sv(31)
#    Time: 0 ns  Iteration: 0  Instance: /core_tb/dut/imem
# ** Note: $finish    : ../tests/core_tb.sv(31)
#    Time: 2505 ns  Iteration: 1  Instance: /core_tb
# 1
# Break in Module core_tb at ../tests/core_tb.sv line 31
# End time: 10:43:35 on Dec 23,2025, Elapsed time: 0:10:28
# Errors: 0, Warnings: 2
