#---------------------------------------------------------------------
# start session at Tue Jan 3 20:05:49 2023
# Exec path is /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/arch/linux/x86_64/2.12/64/bin
#---------------------------------------------------------------------
----------------------------------------------------------------------------------
|     Nitro-SoC version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019     | 
| Running on localhost.localdomain 4cores 7.3GBytes 2.6GHz 64bits mode pid 18911 | 
|              Copyright (c) 2003-2019 Mentor Graphics Corporation               | 
|                              All Rights Reserved                               | 
|          THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION           | 
|              WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION              | 
|               OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.                | 
----------------------------------------------------------------------------------

Nitro-SoC> setup_nrf
Loading utility util::nrf_utils
NRF info: Copying flow scripts in dir               : ./flow_scripts
NRF info: Copying utilities and templates in dir    : ./scr
NRF info: Please update/review                     : ./scr/ocv.tcl
NRF info: If applicable please provide             : ./scr/reload_constraints_clock.tcl
NRF info: Will not overwrite existing file import_variables.tcl
NRF info: Will not overwrite existing file flow_variables.tcl
NRF info: Will not overwrite existing file floorplan_variables.tcl
NRF info: Existing nrf_customization.tcl not found; copying template.
NRF info: Creating run_nrf.csh which can be used to launch the NRF.
info UI54: redirecting output of 
            puts "#!/bin/csh

set nitro_ver = \"$nitro_ver\" 
set flow_ver = \"[pwd]/flow_scripts\"

######################################
## To append to existing log & jou  ##
## files, set to true               ##
######################################
set append_log = false

###################################### 
## Set the stages to be run to true ##
## To skip a stage, set it to false ##
###################################### 
set import = true
set place  = true
set clock  = true
set route  = true
set export = true

###################################### 
##  Remainder of script should not  ##
##  require modification            ##
###################################### 

set prev_stage = null
set stage_num = 0

foreach stage (import place clock route export)
    set run_stage = `eval echo \\\$\$stage`
    set stage_name = \${stage_num}_\${stage}
    if ( \$run_stage == true ) then
        if ( \$stage != import && \$prev_stage != null ) then
            if (! -d dbs/\${prev_stage}.db ) then
                echo \"\\nNRF_RUN error: Could not find \${prev_stage}.db.  Cannot run \$stage stage.\\n\"
                exit
            endif
        endif
        if ( -d dbs/\${stage}.db ) then
            set dstamp = `eval date -r dbs/\${stage}.db +\%m_\%d_\%Y.\%H_\%M_\%S`
            echo \"NRF_RUN info: Found existing dbs/\${stage}.db.  Moving to dbs/\${stage}_\${dstamp}.db.\"
            /bin/mv dbs/\${stage}.db dbs/\${stage}.\${dstamp}.db
        endif

        if ( \$append_log == false ) then
            if ( -f ./LOGs/\${stage_name}_nitro.log ) then
                set dstamp = `eval date -r ./LOGs/\${stage_name}_nitro.log +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./LOGs/\${stage_name}_nitro.log ./LOGs/\${stage_name}.\${dstamp}.log
            endif
            if ( -f ./JOUs/\${stage_name}.jou ) then
                set dstamp = `eval date -r ./JOUs/\${stage_name}.jou +\%m_\%d_\%Y.\%H_\%M_\%S`
                /bin/mv ./JOUs/\${stage_name}.jou ./JOUs/\${stage_name}.\${dstamp}.jou
            endif
        endif

        \$nitro_ver -source \$flow_ver/\${stage_name}.tcl -log ./LOGs/\${stage_name}_nitro.log -journal ./JOUs/\${stage_name}.jou -app_log \$append_log -app_jou \$append_log
    endif

    set prev_stage = \$stage
    @ stage_num++
end

exit
"
 to run_nrf.csh
NRF info: 
Nitro-SoC> source flow_scripts/0_import.tcl 

#####################################################
## Nitro Reference Flow : Import Stage             ##
## Version : 2019.1.R2                             ##
## Imports technology & design info to prepare     ##
## design for NRF place and route.                 ##
#####################################################

info UI33: performed source of import_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 153M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 153M, CVMEM - 1656M, PVMEM - 1656M)
Loading utility util::nrf_utils
Loading utility util::save_nrf_import_vars
NRF info: Checking import variables
NRF warning: Array variable MGC_aocv_library is not defined. Please review/update import_variables.tcl.
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/tm.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 153M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/8.5/msgcat-1.4.2.tm for 0 sec (CPU time: 0 sec; MEM: RSS - 153M, CVMEM - 1656M, PVMEM - 1656M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/tcl/clock.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 153M, CVMEM - 1656M, PVMEM - 1656M)
Storing TCL variables as db root property
NRF info: MGC_libDbPath :  doesn't exist, Running library setup part of import stage and generate libs.db
NRF info: Since TECHNO RULE File is not provided or does not exist, technology rules must come from tech lef
NRF info: Reading TECH LEF File
info UI35: Reading LEF file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/lib_data/NangateOpenCellLibrary.tech.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.tech' library...
warning SDBLEF112: A manufacturing grid definition in the DB irrelevant to what is defined in the tech LEF for MANUFACTURINGGRID
info SDB2: Layer 'poly' added.
info SDB2: Layer 'active' added.
info SDB2: Layer 'metal1' added.
info SDB2: Layer 'via1' added.
info SDB2: Layer 'metal2' added.
info SDB2: Layer 'via2' added.
info SDB2: Layer 'metal3' added.
info SDB2: Layer 'via3' added.
info SDB2: Layer 'metal4' added.
info SDB2: Layer 'via4' added.
info SDB2: Layer 'metal5' added.
info SDB2: Layer 'via5' added.
info SDB2: Layer 'metal6' added.
info SDB2: Layer 'via6' added.
info SDB2: Layer 'metal7' added.
info SDB2: Layer 'via7' added.
info SDB2: Layer 'metal8' added.
info SDB2: Layer 'via8' added.
info SDB2: Layer 'metal9' added.
info SDB2: Layer 'via9' added.
info SDB2: Layer 'metal10' added.
info SDB2: Layer 'OVERLAP' added.
info SDBLEF15: Via rule 'Via1Array-0' added.
info SDBLEF15: Via rule 'Via1Array-1' added.
info SDBLEF15: Via rule 'Via1Array-2' added.
info SDBLEF15: Via rule 'Via1Array-3' added.
info SDBLEF15: Via rule 'Via1Array-4' added.
info SDBLEF15: Via rule 'Via2Array-0' added.
info SDBLEF15: Via rule 'Via2Array-1' added.
info SDBLEF15: Via rule 'Via2Array-2' added.
info SDBLEF15: Via rule 'Via2Array-3' added.
info SDBLEF15: Via rule 'Via2Array-4' added.
info SDBLEF15: Via rule 'Via3Array-0' added.
info SDBLEF15: Via rule 'Via3Array-1' added.
info SDBLEF15: Via rule 'Via3Array-2' added.
info SDBLEF15: Via rule 'Via4Array-0' added.
info SDBLEF15: Via rule 'Via5Array-0' added.
info SDBLEF15: Via rule 'Via6Array-0' added.
info SDBLEF15: Via rule 'Via7Array-0' added.
info SDBLEF15: Via rule 'Via8Array-0' added.
info SDBLEF15: Via rule 'Via9Array-0' added.
info SDB2: Layer 'CO' added.
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 155M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Reading Cell LEF Files
info UI35: Reading LEF file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/lib_data/NangateOpenCellLibrary.macro.lef'.
info SDBLEF119: Processing 'NangateOpenCellLibrary.macro' library...
info UI33: performed LEF read for 0 sec (CPU time: 0 sec; MEM: RSS - 156M, CVMEM - 1656M, PVMEM - 1656M)
NRF info: Load new_rc technology .PTF
info LIB65: Identified 'ptf' format in file 'NCSU_FreePDK_45nm.ptf'
warning LIB47: Unknown library keyword 'thickness_unit' at line 15.
warning LIB4: Layer 'contact' is not defined in LEF.
warning LIB4: Layer 'diffco' is not defined in LEF.
info LIB40: Library file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/lib_data/NCSU_FreePDK_45nm.ptf' containing library group(s) 'master_techFreePDK45 ' (renamed using prefix: 'new_rc') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 157M, CVMEM - 1656M, PVMEM - 1656M)
info LIB65: Identified 'liberty' format in file 'NangateOpenCellLibrary_typical.lib'
info LIB40: Library file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/lib_data/NangateOpenCellLibrary_typical.lib' containing library group(s) 'NangateOpenCellLibrary ' (renamed using prefix: 'new_pvt') successfully read.
info UI33: performed library read for 0 sec (CPU time: 0 sec; MEM: RSS - 163M, CVMEM - 1656M, PVMEM - 1656M)
warning UI7: Argument '-select' already specified; using last value 'true'.
Routing lib vias have been created
Routing lib vias have been selected
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/dbs/libs.db'.
info Writing libraries...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1687M, PVMEM - 1778M)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reading netlist /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/verilog/demo_fp_mul.syn.v
info VLOG8: Reading verilog file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/verilog/demo_fp_mul.syn.v'.
warning SDB78: Removed 1 floating nets in hier 'unsigned_seq_multiplier'. To keep the floating nets, please use 'read_verilog -keep_floating_nets true'.
warning SDB78: Removed 3 floating nets in hier 'fp_mul'. To keep the floating nets, please use 'read_verilog -keep_floating_nets true'.
info VLOG2: Parsed 3 modules.
info SDB3: Top design set to 'fp_mul'.
warning SDB29: After linking, there are 28 dont_modify and 28 driverless nets.
info UI33: performed verilog read for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1687M, PVMEM - 1778M)
NRF info: Info: Setting delay model to voltage
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl


########################
### FLOORPLAN: Start ###
########################

### FLOORPLAN: Sourcing floorplan variable settings file. ###
info UI33: performed source of floorplan_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 165M, CVMEM - 1687M, PVMEM - 1778M)
Loading utility util::nrf_utils
NRF info: Checking floorplan variables

### FLOORPLAN: Checking technology ###
info UI54: redirecting output of check_technology -check all to reports/check_tech.rpt
info CHK10: Checking technology...
-----------------------------------------------------------------------------------------------------------
|                                            Technology Errors                                            |
|----------------------+-------+--------+-----------------------------------------------------------------|
| Name                 | Count | Status | Description                                                     | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_parasitics        | 0     | Passed | Layer has no corresponding parasitics data                      | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| no_ndr_vias          | 0     | Passed | No vias at all in non default rule.                             | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| partial_ndr_vias     | 0     | Passed | Not all layers have vias in non default rule.                   | 
|                      |       |        | Use default vias                                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| duplicate_lvias      | 0     | Passed | Duplicate name for some lib_vias in non default rule.           | 
|                      |       |        | To avoid unpredictable results please fix the problem by        | 
|                      |       |        | keeping unique names.                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_width      | 0     | Passed | Nondefault rule width is less then default width on the         | 
|                      |       |        | layer                                                           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_space      | 0     | Passed | Nondefault rule spacing is less then required spacing on        | 
|                      |       |        | the layer                                                       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_min_layer  | 0     | Passed | Nondefault rule min layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_ndr_max_layer  | 0     | Passed | Nondefault rule max layer is higher than partition max layer    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| ndr_duplicated       | 0     | Passed | Nondefault rule has duplication in different libraries          | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_min_area       | 0     | Passed | Min area requirement is too big                                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_hole_area      | 0     | Passed | Hole area requirement is too big                                | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_mfgrid         | 0     | Passed | Manufacturing grid is too big                                   | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| not_even_mfgrid      | 0     | Passed | All width and spacing rules on all metal and cut layers must be | 
|                      |       |        | an even multiple of manufacturing grid (2*N*mg)                 | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_dir      | 0     | Passed | Direction of the layer is not reversed to below layer           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_layer_order    | 0     | Passed | Order of layer is wrong, should be metal-cut-metal-...-metal    | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_m1_width       | 0     | Passed | Width of M1 pins is less then minimum width parameter           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_size       | 0     | Passed | Size of cut is not defined and can't be determined              | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_cut_space      | 0     | Passed | Space between cuts is not defined and can't be determined       | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_diff_cut_space | 0     | Passed | Diffnet cut spacing is less then samenet cut spacing            | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| wrong_proj_cut_space | 0     | Passed | Projection cut spacing is less to diffnet cut spacing           | 
|----------------------+-------+--------+-----------------------------------------------------------------|
| max_metal            | 0     | Passed | Top metal is too wide for routing                               | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed technology checks for 0 sec (CPU time: 0 sec; MEM: RSS - 166M, CVMEM - 1687M, PVMEM - 1778M)
info UI54: redirecting output of report_technology -display all to reports/report_tech.rpt
-----------------------------------------------------------------------------------------------------------------
|                                             Metal layers (micro)                                              |
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction          | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT   | HOR    | VERT    | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width              | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Space              | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Offset             | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950 | 0.0700 | 0.0950  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pitch              | 0.1400 | 0.1900 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| DownVia-Wire pitch |        | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 | 1.6000  | 
|--------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| UpVia-Wire   pitch | 0.1350 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 1.6000 |         | 
-----------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------
|                                                          Cut layers (micro)                                                           |
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
|                    | CO     | via1     | via2     | via3          | via4   | via5   | via6          | via7   | via8          | via9   | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Size               | 0.0700 | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Space              | 0.0700 | 0.0800   | 0.0900   | 0.0900        | 0.1600 | 0.1600 | 0.1600        | 0.4400 | 0.4400        | 0.8800 | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Below enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0/0.0350      | 0/0    | 0/0    | 0/0           | 0/0    | 0/0           | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Above enclosure    | 0/0    | 0/0.0350 | 0/0.0350 | 0.0350/0.0350 | 0/0    | 0/0    | 0.1300/0.1300 | 0/0    | 0.2000/0.2000 | 0/0    | 
|--------------------+--------+----------+----------+---------------+--------+--------+---------------+--------+---------------+--------|
| Bar length         | -      | 0.0700   | 0.0700   | 0.0700        | 0.1400 | 0.1400 | 0.1400        | 0.4000 | 0.4000        | 0.8000 | 
-----------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               DRC layer rules (micro)                                               |
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min width           | >= | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| End of line         | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min area (sq-micro) | >= | 0.005  | 0.005  | 0.005  | 0.020  | 0.020  | 0.020  | 0.160  | 0.160  | 0.640  | 0.640   | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min hole (sq-micro) | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min length          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Step                |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat space           |    | -      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Span space          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Pinch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat jog space       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Influence space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Direction space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Dir space           |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Samemask space      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Patterns            | #  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Discrete width      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Protrusion          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Notch space         |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max parallel length | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max width           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                     |    | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min space           | >= |        | 0.0800 | 0.0900 | 0.0900 | 0.1600 | 0.1600 | 0.1600 | 0.4400 | 0.4400 | 0.8800  | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Projection space    | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Array space         | >= |        | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above diff space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above same space    | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Above stackable     |    | true   | true   | true   | true   | true   | true   | true   | true   | true   |         | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Bar/Large space     |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single space        |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cluster array       |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of cuts      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Enclosure           |    | *      | *      | *      | *      | *      | *      | *      | *      | *      | *       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Inner space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Joint space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Corner space        | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Confined space      | >= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Metal space         | >= | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-    | -/-     | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid alignment      |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wide array          |    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|---------------------+----+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Max space           | <= | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
-----------------------------------------------------------------------------------------------------------------------

Info: '-' rule is not defined; '*' rule is defined; '+' center-to-center cut spacing
      'R' dfm-recommended rule is defined
----------------------------------------------------------------------------------------------------
|                                           DRC options                                            |
|-------------------------+-------+----------------------------------------------------------------|
|                         | Value | Description                                                    | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_touch_not_viol  | false | Consider cut touching a fat shape no cut enclosure violation   | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_enc_simple_parallel | false | Simple check for parallel run length in cut enclosure rule     | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_except_samenet | false | Do not check cut projection spacing for same net objects       | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_proj_apply_samenet  | false | Apply cut projection spacing to adjacent vias of same net even | 
|                         |       | if they have common metal shape                                | 
|-------------------------+-------+----------------------------------------------------------------|
| allow_offgrid_ndr       | false | Allow non-default width shapes be offgris                      | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_with_corners  | false | Extend influence halo from fat shape to corners as well        | 
|-------------------------+-------+----------------------------------------------------------------|
| influence_thin_to_fat   | false | Check influence spacing between thin and fat shape             | 
|-------------------------+-------+----------------------------------------------------------------|
| pref_width_as_allowed   | false | Consider preferred widths as only allowed                      | 
|-------------------------+-------+----------------------------------------------------------------|
| cut_sector_relaxed      | false | Relaxed conditions of cut_sector_array spacing                 | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_max_metal        | false | Force router strictly follow max metal                         | 
|-------------------------+-------+----------------------------------------------------------------|
| disjoined_plength       | false | Do not combine run length from different fat shapes            | 
|-------------------------+-------+----------------------------------------------------------------|
| strict_dp_prevention    | false | Enable strict DRC rules in router to prevent DP                | 
|-------------------------+-------+----------------------------------------------------------------|
| static_mask             | false | Check mask violation on static objects                         | 
|-------------------------+-------+----------------------------------------------------------------|
| static_grid             | false | Check grid violation on static objects                         | 
----------------------------------------------------------------------------------------------------

--------------------------------------
|          DRC global rules          |
|---------------------------+--------|
|                           | Value  | 
|---------------------------+--------|
| Metric                    | Euclid | 
|---------------------------+--------|
| Manufacturing grid        | 0.0050 | 
|---------------------------+--------|
| Min obstruction space     | true   | 
|---------------------------+--------|
| Min sub-partition space   | false  | 
|---------------------------+--------|
| No M1 routing             | false  | 
|---------------------------+--------|
| Macro ports double cut    | -      | 
|---------------------------+--------|
| Macro ports strict access | false  | 
|---------------------------+--------|
| Max routing layer         | -      | 
|---------------------------+--------|
| Max via stack             | -      | 
--------------------------------------

---------------------------------------------------------------------------------------------------------
|                                     Metal diagonal rules (micro)                                      |
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|            | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing    | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Min Length | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
---------------------------------------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal2 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

--------------------------------------------------------------------------
|                Metal metal3 fat spacing rules (micro):                 |
|----------+--------+----------+----------+----------+----------+--------|
|          | Length | > 0.3000 | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+----------+--------|
| Width    | 0.0700 | 0.0700   | 0.0700   | 0.0700   | 0.0700   | 0.0700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.0900 | 0.0700 | 0.0900   | 0.0900   | 0.0900   | 0.0900   | 0.0900 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.2700 | 0.0700 | 0.0900   | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 0.9000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+----------+--------|
| > 1.5000 | 0.0700 | 0.0900   | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
--------------------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal4 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal5 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

---------------------------------------------------------------
|           Metal metal6 fat spacing rules (micro):           |
|----------+--------+----------+----------+----------+--------|
|          | Length | > 0.9000 | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+----------+--------|
| Width    | 0.1400 | 0.1400   | 0.1400   | 0.1400   | 0.1400 | 
|----------+--------+----------+----------+----------+--------|
| > 0.2700 | 0.1400 | 0.2700   | 0.2700   | 0.2700   | 0.2700 | 
|----------+--------+----------+----------+----------+--------|
| > 0.5000 | 0.1400 | 0.2700   | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+----------+--------|
| > 0.9000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+----------+--------|
| > 1.5000 | 0.1400 | 0.2700   | 0.5000   | 0.9000   | 1.5000 | 
---------------------------------------------------------------

----------------------------------------------------
|     Metal metal7 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

----------------------------------------------------
|     Metal metal8 fat spacing rules (micro):      |
|----------+--------+----------+----------+--------|
|          | Length | > 1.8000 | > 2.7000 | > 4    | 
|----------+--------+----------+----------+--------|
| Width    | 0.4000 | 0.4000   | 0.4000   | 0.4000 | 
|----------+--------+----------+----------+--------|
| > 0.5000 | 0.4000 | 0.5000   | 0.5000   | 0.5000 | 
|----------+--------+----------+----------+--------|
| > 0.9000 | 0.4000 | 0.5000   | 0.9000   | 0.9000 | 
|----------+--------+----------+----------+--------|
| > 1.5000 | 0.4000 | 0.5000   | 0.9000   | 1.5000 | 
----------------------------------------------------

-------------------------------------------
| Metal metal9 fat spacing rules (micro): |
|----------+--------+----------+----------|
|          | Length | > 2.7000 | > 4      | 
|----------+--------+----------+----------|
| Width    | 0.8000 | 0.8000   | 0.8000   | 
|----------+--------+----------+----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000   | 
|----------+--------+----------+----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000   | 
-------------------------------------------

--------------------------------------------
| Metal metal10 fat spacing rules (micro): |
|----------+--------+----------+-----------|
|          | Length | > 2.7000 | > 4       | 
|----------+--------+----------+-----------|
| Width    | 0.8000 | 0.8000   | 0.8000    | 
|----------+--------+----------+-----------|
| > 0.9000 | 0.8000 | 0.9000   | 0.9000    | 
|----------+--------+----------+-----------|
| > 1.5000 | 0.8000 | 0.9000   | 1.5000    | 
--------------------------------------------

------------------------------------------------------------------------------------------------------------------------------------------------
|                                                      Cut below enclosure rules (micro)                                                       |
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
|           |    | metal1-via1 | metal2-via2 | metal3-via3 | metal4-via4 | metal5-via5 | metal6-via6 | metal7-via7 | metal8-via8 | metal9-via9 | 
|-----------+----+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------|
| Type      |    | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | basic       | 
| Width     | >= | -           | -           | -           | -           | -           | -           | -           | -           | -           | 
| Enclosure | >= | 0.0350/0    | 0.0350/0    | 0.0350/0    | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 0/0         | 
| Via class |    | all         | all         | all         | all         | all         | all         | all         | all         | all         | 
------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                Cut above enclosure rules (micro)                                                                |
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
|           |    | metal1-CO | metal2-via1 | metal3-via2 | metal4-via3   | metal5-via4 | metal6-via5 | metal7-via6   | metal8-via7 | metal9-via8   | metal10-via9 | 
|-----------+----+-----------+-------------+-------------+---------------+-------------+-------------+---------------+-------------+---------------+--------------|
| Type      |    | basic     | basic       | basic       | basic         | basic       | basic       | basic         | basic       | basic         | basic        | 
| Width     | >= | -         | -           | -           | -             | -           | -           | -             | -           | -             | -            | 
| Enclosure | >= | 0/0       | 0.0350/0    | 0.0350/0    | 0.0350/0.0350 | 0/0         | 0/0         | 0.1300/0.1300 | 0/0         | 0.2000/0.2000 | 0/0          | 
| Via class |    | all       | all         | all         | all           | all         | all         | all           | all         | all           | all          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Enclosure metric: '' - opposite, 'S' - square, 'C' - combo
--------------------------------------------------
| Default parameters and high-voltage nets count |
|---------------------+--------------------------|
|                     | value                    | 
|---------------------+--------------------------|
| Min default voltage | -                        | 
|---------------------+--------------------------|
| Max default voltage | -                        | 
--------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------
|                                               Antenna rules (OXIDE1):                                               |
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff area factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial area        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative area     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Thickness                | 0.1300 | 0.1400 | 0.1400 | 0.2800 | 0.2800 | 0.2800 | 0.8000 | 0.8000 | 2      | 2       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff side factor    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1     | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial side        | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative side     | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Cumulative area plus cut | false  | false  | false  | false  | false  | false  | false  | false  | false  | false   | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating area            | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Floating spacing         | -      | -      | -      | -      | -      | -      | -      | -      | -      | -       | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate/Diff cut factor     | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    | 1/1    |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff partial cut         | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diff cumulative cut      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                          | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9   |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area minus diff factor   | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Gate plus diff factor    | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Area diff reduce factor  | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
|--------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Effective gate area      | -      | -      | -      | -      | -      | -      | -      | -      | -      |         | 
-----------------------------------------------------------------------------------------------------------------------

---------------------------------------------
|        Dfm cut weights (defaults)         |
|--------+-------+--------+--------+--------|
|        | 1-cut | 2-cuts | 3-cuts | 4-cuts | 
|--------+-------+--------+--------+--------|
| single | 1     | 10     | 15     | 30     | 
|--------+-------+--------+--------+--------|
| bar    | 5     | 25     | 40     | 60     | 
|--------+-------+--------+--------+--------|
| large  | 20    | 55     | 90     | 125    | 
---------------------------------------------

info UI34: no objects were found for '*'
NRF info: Design is not MV, but reading UPF file for power intent.
info UI420: Supply net 'VDD' inferred as power.
info UI420: Supply net 'VSS' inferred as ground.
info UI419: Adding port 'VDD' to current scope '/'.
info UI33: performed source of /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/constraints/demo_adder.85.upf for 0 sec (CPU time: 0 sec; MEM: RSS - 167M, CVMEM - 1687M, PVMEM - 1778M)

### FLOORPLAN: Creating the chip based on utilization ###
info CSDB79: Snapped chip dimensions to manufacturing grid.
info CSDB75: Core area resized to fit integral number of core row sites.
info CSDB76: Core area resized to fit integral number of core row sites.
info DUM203: create_chip: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.

### FLOORPLAN: Creating rows ###
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 36 objects (out of 36 objects)
info UI49: 34 rows were created

### FLOORPLAN: Creating tracks ###
warning UI137: The precision for 'angstrom' has been set to the minimum of '4'
info UI49: creating 360 horizontal track starting at 0 with step 0.1400
info UI49: creating 260 vertical track starting at 0 with step 0.1900
info UI49: creating 360 horizontal track starting at 0 with step 0.1400
info UI49: creating 176 vertical track starting at 0 with step 0.2800
info UI49: creating 180 horizontal track starting at 0 with step 0.2800
info UI49: creating 176 vertical track starting at 0 with step 0.2800
info UI49: creating 63 horizontal track starting at 0 with step 0.8000
info UI49: creating 62 vertical track starting at 0 with step 0.8000
info UI49: creating 31 horizontal track starting at 0 with step 1.6000
info UI49: creating 31 vertical track starting at 0 with step 1.6000
info UI34: no objects were found for '*'
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal10 | 
|-------------+---------|
| Recommended | metal10 | 
-------------------------

info UI49: updated global design rule(s): max_layer

### FLOORPLAN: Creating the supply network ###
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl
------------------------------------
| Prepared rails for domain PD_TOP |
|-------+--------+-----------------|
|       | metal1 | Total           | 
|-------+--------+-----------------|
| VDD   | 34     | 34              | 
|-------+--------+-----------------|
| VSS   | 34     | 34              | 
|-------+--------+-----------------|
| Total | 68     | 68              | 
------------------------------------

--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VDD   | 17     | 17    | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| Total | 35     | 35    | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| VDD   | 17     | 17    | 
|-------+--------+-------|
| Total | 35     | 35    | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal1 | Total | 
|-------+--------+-------|
| VSS   | 18     | 18    | 
|-------+--------+-------|
| VDD   | 17     | 17    | 
|-------+--------+-------|
| Total | 35     | 35    | 
--------------------------

info UI33: performed Create PG rails for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1687M, PVMEM - 1778M)
warning PGR151: Spacing for net VSS has been set into 1400a.
--------------------------
|      Merged wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VDD   | 176    | 176   | 
|-------+--------+-------|
| VSS   | 174    | 174   | 
|-------+--------+-------|
| Total | 350    | 350   | 
--------------------------

--------------------------
|     Cleared wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VSS   | 87     | 87    | 
|-------+--------+-------|
| VDD   | 88     | 88    | 
|-------+--------+-------|
| Total | 175    | 175   | 
--------------------------

--------------------------
|     Created wires      |
|-------+--------+-------|
|       | metal6 | Total | 
|-------+--------+-------|
| VSS   | 87     | 87    | 
|-------+--------+-------|
| VDD   | 88     | 88    | 
|-------+--------+-------|
| Total | 175    | 175   | 
--------------------------

PGR_WARN: Checked 175 stripe positions, 0 positions have been fully blocked
info UI33: performed Create PG stripes for 0 sec (CPU time: 0 sec; MEM: RSS - 169M, CVMEM - 1687M, PVMEM - 1778M)
Inserting PG vias in partition fp_mul
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 50% 100% 
Processing metal8: 50% 100% 
Processing metal9: 50% 100% 
Processing metal10: 50% 100% 
--------------------------------------------------------------------------------------------------------------------
|                                        PG wire stats in partition fp_mul                                         |
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
|               | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | Total | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Wires         | 35     | 0      | 0      | 0      | 0      | 175    | 0      | 0      | 0      | 0       | 210   | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Overlaps      | 2958   | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 2958  | 
|---------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------+-------|
| Existing vias | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 0     | 
--------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------------
|                                PG via insertion stats in partition fp_mul                                 |
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
|                       | via1 | via2 | via3 | via4 | via5 | via6 | via7 | via8 | via9 | Stack vias | Total | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Successfully inserted | 2958 | 2958 | 2958 | 2958 | 2958 | 0    | 0    | 0    | 0    | 2958       | 14790 | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| Lib via failed        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
|-----------------------+------+------+------+------+------+------+------+------+------+------------+-------|
| DRC failed            | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0          | 0     | 
-------------------------------------------------------------------------------------------------------------

info UI33: performed Insert PG vias for 0 sec (CPU time: 0 sec; MEM: RSS - 173M, CVMEM - 1687M, PVMEM - 1778M)
info PGR187: Wire trimmed.   location: (10000 261150 10900 262850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 261150 483100 262850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 37150 10900 38850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 37150 483100 38850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 65150 10900 66850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 65150 483100 66850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 93150 10900 94850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 93150 483100 94850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 121150 10900 122850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 121150 483100 122850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 149150 10900 150850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 149150 483100 150850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 177150 10900 178850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 177150 483100 178850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 205150 10900 206850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 205150 483100 206850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 233150 10900 234850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 233150 483100 234850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 9150 10900 10850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 9150 483100 10850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 289150 10900 290850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 289150 483100 290850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 317150 10900 318850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 317150 483100 318850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 345150 10900 346850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 345150 483100 346850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 373150 10900 374850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 373150 483100 374850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 401150 10900 402850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 401150 483100 402850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 429150 10900 430850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 429150 483100 430850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 457150 10900 458850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 457150 483100 458850) on layer metal1
info PGR187: Wire trimmed.   location: (10000 485150 10900 486850) on layer metal1
info PGR187: Wire trimmed.   location: (482700 485150 483100 486850) on layer metal1
info PGR187: Wire trimmed.   location: (184500 2000 185900 9150) on layer metal6
info PGR187: Wire trimmed.   location: (184500 486850 185900 502000) on layer metal6
info PGR187: Wire trimmed.   location: (128500 2000 129900 9150) on layer metal6
info PGR187: Wire trimmed.   location: (128500 486850 129900 502000) on layer metal6
info PGR187: Wire trimmed.   location: (134100 2000 135500 9150) on layer metal6
info PGR187: Wire trimmed.   location: (134100 486850 135500 502000) on layer metal6
info PGR187: Wire trimmed.   location: (139700 2000 141100 9150) on layer metal6
info PGR187: Wire trimmed.   location: (139700 486850 141100 502000) on layer metal6
info PGR187: Wire trimmed.   location: (145300 2000 146700 9150) on layer metal6
info PGR187: Wire trimmed.   location: (145300 486850 146700 502000) on layer metal6
info PGR187: Wire trimmed.   location: (150900 2000 152300 9150) on layer metal6
info PGR187: Wire trimmed.   location: (150900 486850 152300 502000) on layer metal6
info PGR187: Wire trimmed.   location: (156500 2000 157900 9150) on layer metal6
info PGR187: Wire trimmed.   location: (156500 486850 157900 502000) on layer metal6
Discovered 2 tail wires and vias in net 'VSS'
Removed 2 tail wires and vias from net 'VSS'
Trimmed 103 wires in net 'VSS'
Discovered 4 tail wires and vias in net 'VDD'
Removed 4 tail wires and vias from net 'VDD'
Trimmed 101 wires in net 'VDD'

Discovered 6 tail wires and vias in PG nets in partition 'fp_mul'
Removed 6 tail wires and vias from PG nets in partition 'fp_mul'
Trimmed 204 PG wires in partition 'fp_mul'

info UI: 100 (out of 828) 'PGR187' messages were written to the session log file
info UI33: performed trim PG routing for 0 sec (CPU time: 0 sec; MEM: RSS - 174M, CVMEM - 1687M, PVMEM - 1778M)
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/power_planning.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 174M, CVMEM - 1687M, PVMEM - 1778M)
warning CSDB87: Property name 'placed' has been deprecated. Use 'placed_state'.

### FLOORPLAN: Quick place of std cells to perform IO placement. ###
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition fp_mul (started at Tue Jan 3 20:06:43 2023)
warning PLC2012: The port 'rst' is not fixed.
warning PLC2012: The port 'clk' is not fixed.
info PLACING CELLS using 2 cores.
info PLX: 10% 30% 50% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
25% 50% 75% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 33% 66% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 20% 40% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 20% 40% 60% 80% 100%
info =================================================================================
info PLACING CELLS using 2 cores.
info PLX: 16% 33% 50% 66% 83% 100%
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
info DUM207: place_timing: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: place_timing: re-initialized cell-density map for partition fp_mul old max-util 100 new max-util 100.
info Total Bounding-Box Half-Perimeter Wirelength  = 2.299896e+07
Report 'placement': Placement Report
Generated on Tue Jan 3 20:06:44 2023
  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  |===== 1
45  |================ 3
50  |======================================================================== 13
55  |============================================ 8
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 0 sec (CPU time: 0 sec; MEM: RSS - 181M, CVMEM - 1687M, PVMEM - 1992M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Tue Jan 3 20:06:44 2023)

All Parameters are Set to Default Values for 'config_place_detail'

Routing Cell Library initialization ...
  Technology offset 700 is not equal to partition offset 200 on metal1 layer. Use partition value.
  Technology offset 950 is not equal to partition offset 500 on metal2 layer. Use partition value.
 core  lib cells:  134 with    134 unique orients.
Calculated access for 533 core library pins:
 Ideal   :    48 pins (via ongrid,  completely inside of pin)
 Good    :   108 pins (via ongrid,  no violations)
 Offgrid :   377 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/500, Y: 1400/200
Done in 0.1 (0.3 CPU) seconds, used 0 MB
info PG blockages 'from_rail_vias' are enabled.
info PG blockages 'from_stripes' are disabled.
Creating lib cell PG blockages: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
-------------------------------------------------------------------------
|                             PG structure                              |
|--------------+------------------+------------------+------------------|
|              | via1/metal1      | via2/metal2      | via3/metal3      | 
|--------------+------------------+------------------+------------------|
| Power vias   | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Power width  | 1700 (100.00%)   | -                | -                | 
|--------------+------------------+------------------+------------------|
| Ground vias  | via1_5 (100.00%) | via2_7 (100.00%) | via3_1 (100.00%) | 
|--------------+------------------+------------------+------------------|
| Ground width | 1700 (100.00%)   | -                | -                | 
-------------------------------------------------------------------------

info UI33: performed Library cell PG blockage preparation for 0 sec (CPU time: 0 sec; MEM: RSS - 184M, CVMEM - 1687M, PVMEM - 1992M)
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 34 cut rows, with average utilization 54.146%, utilization with cell bloats 54.146%.
info DP116: Legalizer has initial 509 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 509 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 509, cells moved: 509, total movement: 369.946, max movement: 2.74229, average movement: 0.726809.
info DP115: Iteration 2 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 2 iterations, all movable and fixed cells are legal.
info Number of moved cells: 509. First few cells with largest displacements:
info DP110: 2.74 rows, from {76068 187376, N} to {42300 192000, FS}, cell unsigned_seq_multiplier_dut/Accumulator_reg[9].
info DP110: 2.74 rows, from {124687 190416, N} to {87900 192000, FS}, cell unsigned_seq_multiplier_dut/Accumulator_reg[10].
info DP110: 2.69 rows, from {290145 16228, N} to {321600 10000, N}, cell b_reg[25].
info DP110: 2.67 rows, from {261255 17452, N} to {230400 24000, FS}, cell a_reg[25].
info DP110: 2.64 rows, from {342363 465610, N} to {372900 472000, FS}, cell b_reg[7].
info DP111: Legalization summary: total movable cells: 509, cells moved: 509, total movement: 369.946, max movement: 2.74229, average movement: 0.726809.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 509                 | 509         | 369.946                | 2.74229      | 0.726809         | 
------------------------------------------------------------------------------------------------

info DUM207: place_detail: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 186M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Placing ports/pins ###
info using min_layer = metal2
info using max_layer = metal10
info Collected pin constraints
info Placing scalar pins ...
info Placed 99 pins (out of 99).
info UI33: performed fast pin placer for 0 sec (CPU time: 0 sec; MEM: RSS - 187M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Checking pin placement ###
info UI54: redirecting output of check_pin_placement -report_clean true to reports/check_pin.rpt
info Check pin constraints
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 260
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 180
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 63
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 62
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 31
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 31
info Checking partition 'fp_mul' ...
info Constraint definition check completed.
    total infos: 0
    total warnings: 0
    total errors: 0

PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout

Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 260
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 360
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 180
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 176
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 63
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 62
Sdb track: Routing Layer  9 (Horizontal) = start    0, step 16000, number 31
Sdb track: Routing Layer 10 (Vertical)   = start    0, step 16000, number 31
info Check pin placement
    Total pins: 99
info Check completed.
    Total violations: 4
PASSED: exact location off grid
PASSED: exact location off edge
PASSED: exact location mismatch edge
PASSED: exact location in group
PASSED: exact location mismatch range
PASSED: layers
PASSED: pin layer direction mismatch edge
PASSED: invalid design keepout
PASSED: on PG net
PASSED: not placed
PASSED: not placed PG
PASSED: not placed multi ports
PASSED: not placed no connection
PASSED: not placed no external connection
PASSED: no edge
PASSED: no driver
PASSED: not connected
PASSED: connected only internally
PASSED: multi port
PASSED: wrong edge
PASSED: mismatch layer
PASSED: exact location not obeyed
PASSED: not in range
PASSED: not ordered
PASSED: wrong pitch
PASSED: in pin group keepout
PASSED: abut fixed/macro pin in pin group keepout
PASSED: in edge keepout
PASSED: abut fixed/macro pin in edge keepout
PASSED: not abutted
PASSED: not abutted no connection
PASSED: not abutted no external connection
PASSED: not abutted other unplaced
PASSED: not abutted multi component
PASSED: not abutted re-entry
PASSED: not abutted macro
PASSED: macro pin not abutted
PASSED: connect multi macro pins
PASSED: incorrect abutment
PASSED: incorrect abutment no connection
PASSED: incorrect abutment no external connection
PASSED: alignment broken
PASSED: width too small
PASSED: area too small
PASSED: ndr width not obeyed
PASSED: ndr layer not obeyed
PASSED: abut fixed/macro pin ndr layer not obeyed
PASSED: height too small
PASSED: off mfg
PASSED: off track
PASSED: abut fixed/macro pin off track
PASSED: layer above max layer
PASSED: multi components
PASSED: re_entry
PASSED: pin no internal leaf pin

-----------------------------------------------------------------------------------------------------------
|                                      Pin Placement Checker Report                                       |
|-----------------------------+-------+---------+---------------------------------------------------------|
| Name                        | Count | Status  | Description                                             | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside local bounding box  | 2     | Warning | pin is placed outside of local connection boundary box  | 
|-----------------------------+-------+---------+---------------------------------------------------------|
| outside global bounding box | 2     | Warning | pin is placed outside of global connection boundary box | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed pin placement checker for 0 sec (CPU time: 0 sec; MEM: RSS - 187M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Checking floorplan ###
info UI54: redirecting output of check_floorplan -check all to reports/check_floorplan.rpt
info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
-------------------------------------------------------------------------------------------------------------------------------
|                                                      Floorplan Errors                                                       |
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| Name                                 | Count | Status  | Description                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_tracks                            | 0     | Passed  | No preferred direction routing tracks on the layer.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_small                 | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| track_step_too_big                   | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_track_step                      | 0     | Passed  | Different step of preferred direction routing tracks.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_cover_pin                 | 0     | Passed  | Routing tracks do not cover pin.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_not_masked                    | 0     | Passed  | Routing tracks shall have mask on masked layer.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_incorrectly_masked            | 0     | Passed  | Routing tracks masks shall interlace.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| tracks_misalign                      | 0     | Passed  | Partition routing tracks do not align with top partition.          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_pin_access                  | 0     | Passed  | Macro pin doesn't have routing access.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_pin_blocked                    | 0     | Passed  | Macro pin may be blocked by nearby objects.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_access                       | 0     | Passed  | Partition port doesn't have routing access.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| not_aligned_pin                      | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| offgrid_core_access                  | 75    | Warning | Library core pin has only offgird routing access.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_core_access                       | 0     | Passed  | Library core pin doesn't have routing access.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_halo                        | 0     | Passed  | Macro is missing a macro halo definition.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_blockage                    | 0     | Passed  | Macro is missing a cell-based blockage.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_macro_bloat                       | 0     | Passed  | Macro is missing a bloat definition.                               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unaligned_power_stripes              | 0     | Passed  | Top-level PG stripe doesn't align with partition PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_power_stripes              | 0     | Passed  | Block-level PG stripes don't abut to a top-level PG stripe.        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_port_geometry                     | 0     | Passed  | Port doesn't have geometry or not placed.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_leaf_pin_geometry                 | 3     | Warning | Leaf pin doesn't have geometry or not placed.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_outside_partition               | 0     | Passed  | Port is placed outside partition.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_inside_partition                | 0     | Passed  | Port is placed inside partition.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_min_area                        | 0     | Passed  | Port has insufficient minimum area.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_short                           | 0     | Passed  | Port has intersection with other one.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_spacing                         | 0     | Passed  | Port has insufficient spacing with other one.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_above_max_layer                 | 0     | Passed  | Port is above of max layer.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_overlaps                      | 0     | Passed  | Region overlaps other region.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_region                  | 0     | Passed  | Cell outside of region with member_hard requirement. Will          | 
|                                      |       |         | cause pin assignment to fail.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_region                   | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement.    | 
|                                      |       |         | Will cause pin assignment to fail                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_mfg_grid                  | 0     | Passed  | Region is not on manufacturing grid                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_off_fp_grid                   | 0     | Passed  | Region is not on floorplan grid.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| excessive_region_blockage            | 0     | Passed  | Placement blockages cover more than 70% of region. Run             | 
|                                      |       |         | report_region_utilization to verify placeability.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_mfg                        | 0     | Passed  | Macro off manufacturing grid.                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_off_fp_grid                    | 0     | Passed  | Macro is not on floorplan grid.                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_height_multiple                | 0     | Passed  | Macro height is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_channel_check                  | 0     | Passed  | Channels between macros or from macros to partition/region         | 
|                                      |       |         | edges is less than the user defined distance.                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_cell_rows                    | 0     | Passed  | No cell rows are found in the design. Placer will fail             | 
|                                      |       |         | without rows.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_overlap                    | 0     | Passed  | Partition overlaps other partition.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_fp_grid                | 0     | Passed  | Partition is not on floorplan grid.                                | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| endcap_alignment                     | 0     | Passed  | Cell is not aligned with the cell row.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| undefined_endcap                     | 1     | Warning | No library cells of type endcap are defined.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_without_endcaps                  | 68    | Warning | Row has no endcap cells at ends.                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pin_off_track_center                 | 0     | Passed  | Port shape of macro or partition pin, on masked layer, is off      | 
|                                      |       |         | track center.                                                      | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pin_mask                          | 0     | Passed  | Port shape does not have a mask on a masked layer.                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| narrow_pin_misalignment              | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match             | 
|                                      |       |         | track mask.                                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| wide_pin_misalignment                | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate      | 
|                                      |       |         | mask to reduce routing congestion.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| short_placement_width                | 0     | Passed  | The width of the placement rectangle is short.                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_width_multiple                | 0     | Passed  | Region width is not a multiple of user defined value.              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_height_multiple               | 0     | Passed  | Region height is not a multiple of user defined value.             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_halo_overlap                   | 0     | Passed  | Standard cells overlap user defined macro halo.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m1_rail                  | 34    | Warning | Cell row is missing M1 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_missing_m2_rail                  | 34    | Warning | Cell row is missing M2 rail.                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| large_std_cell                       | 0     | Passed  | Macro may be marked as standard cell.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| macro_overlap                        | 0     | Passed  | Macro overlaps other macro.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| partition_off_mfg_grid               | 0     | Passed  | Partition is not on manufacturing grid.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| non_abutted_pin_group                | 0     | Passed  | Abutted pins are in non-abutting pin groups.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_internally          | 0     | Passed  | Port is not connected internally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| port_unconnected_externally          | 0     | Passed  | Port is not connected externally.                                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unmatched_cellrow_sites              | 0     | Passed  | Cell row sites do not match library cell sites. Placer will        | 
|                                      |       |         | fail since row site must match cell site.                          | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| diff_site_cellrow_overlap            | 0     | Passed  | Cell rows with different sites overlap.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| same_site_cellrow_overlap            | 0     | Passed  | Cell rows with same sites overlap.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row_sites                        | 0     | Passed  | The row does not contain an odd number of sites, or it extends     | 
|                                      |       |         | beyond an adjacent row an odd number of sites. Every row must      | 
|                                      |       |         | have an odd number of sites, and when they extend beyond an        | 
|                                      |       |         | adjacent row, it must be an even number of sites.                  | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row_sites                       | 34    | Warning | The row does not contain an even number of sites, or it extends    | 
|                                      |       |         | beyond an adjacent row an even number of sites. Every row must     | 
|                                      |       |         | have an even number of sites, and when they extend beyond          | 
|                                      |       |         | an adjacent row, it must be an even number of sites.               | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| odd_row                              | 1     | Warning | The opposite horizontal core edges which have even number          | 
|                                      |       |         | of rows between each other.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| even_row                             | 0     | Passed  | The opposite horizontal core edges which have odd number of        | 
|                                      |       |         | rows between each other.                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_outside_partition               | 0     | Passed  | Cell outside of parent partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| cell_inside_partition                | 0     | Passed  | Foreign cell inside of partition. Will cause pin assignment        | 
|                                      |       |         | to fail.                                                           | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| pg_nets                              | 2     | Warning | Defined power and ground nets.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_nets                           | 0     | Passed  | No power and ground nets defined. Use create_supply_net to         | 
|                                      |       |         | define them.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_vias                          | 0     | Passed  | No library vias found in the design. May not be able to            | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_lib_via_rule                      | 0     | Passed  | No libary via rules found in the design. May not be able to        | 
|                                      |       |         | insert vias.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_region_edge                | 0     | Passed  | Floorplan region edge does not abut another floorplan region edge. | 
|                                      |       |         | Abutted pin assignment will fail for pins on this edge.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_region_edge                  | 0     | Passed  | Floorplan region edge abuts another floorplan region edge.         | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_partition_edge             | 0     | Passed  | Partition edge does not abut another partition edge. Abutted pin   | 
|                                      |       |         | assignment will fail for pins on this edge.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| abutted_partition_edge               | 0     | Passed  | Partition edge abuts another partition edge.                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| region_utilization                   | 0     | Passed  | Region utilization is greater than 95%. Placement will likely      | 
|                                      |       |         | fail. Check for available rows and placement blockages.            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unplaced_pads                        | 0     | Passed  | Unplaced pads will cause the global placer to fail. Place          | 
|                                      |       |         | it or remove it.                                                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unconnected_pads                     | 0     | Passed  | Unconnected pads placed in the design.                             | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_pads                       | 0     | Passed  | Pad does not abut to a signal pad, filler pad, or corner           | 
|                                      |       |         | cell.                                                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| unabutted_corner                     | 0     | Passed  | Corner cell does not abut to a signal pad, filler pad, or          | 
|                                      |       |         | corner cell.                                                       | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| missing_sequential_cells             | 0     | Passed  | No sequential cells found in the design. This will cause macro     | 
|                                      |       |         | connectivity analysis to fail.                                     | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_pg_domains                        | 0     | Passed  | No power domains defined in the design. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_top_pg_domain                     | 0     | Passed  | No PG domain defined for top hierarchy. Recommend using            | 
|                                      |       |         | create_power_domain to define one.                                 | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_domain_cells                      | 0     | Passed  | Cells not assigned to a power domain.                              | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_power_net                    | 2     | Warning | Cell is not connected to a power net. Use set_domain_supply_net    | 
|                                      |       |         | to associate a power net with a power domain and all of its        | 
|                                      |       |         | cells. Or use connect_supply_net to directly connect a power pin   | 
|                                      |       |         | to a power net.                                                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_cell_ground_net                   | 2     | Warning | Cell is not connected to a ground net. Use set_domain_supply_net   | 
|                                      |       |         | to associate a ground net with a power domain and all of           | 
|                                      |       |         | its cells. Or use connect_supply_net to directly connect a         | 
|                                      |       |         | ground pin to a ground net.                                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_power_net                 | 0     | Passed  | No primary power net is associated to primary PG domain.           | 
|                                      |       |         | Use set_domain_supply_net to associate one.                        | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| no_primary_ground_net                | 0     | Passed  | No primary ground net is associated to primary PG domain. Use      | 
|                                      |       |         | set_domain_supply_net to associate one.                            | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| core_area_outside_partition_boundary | 0     | Passed  | Core area protrudes outside partition boundary.                    | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| row_orient_vs_pg_rails               | 0     | Passed  | The row orientation does not match the PG rails.                   | 
|--------------------------------------+-------+---------+--------------------------------------------------------------------|
| object_off_floorplan_grid            | 0     | Passed  | Objects are off floorplan grid.                                    | 
-------------------------------------------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 188M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Saving database: dbs/floorplan.db   ###
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/dbs/floorplan.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 188M, CVMEM - 1687M, PVMEM - 1992M)

### FLOORPLAN: Reporting Errors ###
Report 'messages': Messages Report
Generated on Tue Jan 3 20:06:44 2023
Total number of error messages:  0

########################
### FLOORPLAN: End ###
########################
info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/floorplan.tcl for 1 sec (CPU time: 1 sec; MEM: RSS - 188M, CVMEM - 1687M, PVMEM - 1992M)
info CHK10: Checking cells...
--------------------------------------------------------------------------------------
|                                    Cell Errors                                     |
|-------------+-------+--------+-----------------------------------------------------|
| Name        | Count | Status | Description                                         | 
|-------------+-------+--------+-----------------------------------------------------|
| no_lib_cell | 0     | Passed | Cell has no corresponding library cell              | 
|-------------+-------+--------+-----------------------------------------------------|
| unresolved  | 0     | Passed | Cell is not linked against any defined library cell | 
--------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 189M, CVMEM - 1687M, PVMEM - 1992M)
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
NRF info: Creating new tracks on all layers
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 10 objects (out of 10 objects)
info UI49: creating 360 horizontal track starting at 900 with step 1400
info UI49: creating 260 vertical track starting at 1450 with step 1900
info UI49: creating 360 horizontal track starting at 900 with step 1400
info UI49: creating 176 vertical track starting at 2550 with step 2800
info UI49: creating 180 horizontal track starting at 2300 with step 2800
info UI49: creating 176 vertical track starting at 2550 with step 2800
info UI49: creating 63 horizontal track starting at 2700 with step 8000
info UI49: creating 62 vertical track starting at 2950 with step 8000
info UI49: creating 31 horizontal track starting at 10700 with step 16000
info UI49: creating 31 vertical track starting at 10950 with step 16000
NRF info: Reading constraints
NRF info: Loading new_mode Constraints
NRF info: PT file path /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/constraints/demo_adder_func.sdc
NRF info: Reading Constraints from SDC for Mode new_mode
info Reading constraint file /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/constraints/demo_adder_func.sdc
info Applicable mode(s) : { new_mode }
info Applicable corner(s) : All
info Clock suffix : _new_mode
info UI34: no objects were found for 'reset'
error TA_CMDS1611: No valid start-points are specified for the -from argument.
error UI26: Script file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/constraints/demo_adder_func.sdc' execution failed (and stopped) at line 25 (can't read "transition": no such variable).
warning TA_CMDS34: Reading the constraint file stopped prematurely on an error. Some legal constraints may have been skipped.
info UI33: performed read constraints of /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/constraints/demo_adder_func.sdc for 0 sec (CPU time: 0 sec; MEM: RSS - 189M, CVMEM - 1687M, PVMEM - 1992M)
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 189M, CVMEM - 1687M, PVMEM - 1992M)
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/dbs/import.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 189M, CVMEM - 1687M, PVMEM - 1992M)
NRF info: Sourcing standard NRF script /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl

 
    ###################################################################################################################  
                         PERFORMING DESIGN CHECKS PLEASE REVIEW THESE BEFORE PROCEEDING FURTHER  
    ################################################################################################################### 

info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
                                                                  Net Errors                                                                  
 Name                        Count Status  Description 
 floating                    56    Warning Net is not connected to a driver pin 
 floating_power              0     Passed  Power net is not connected to a driver pin 
 floating_ground             0     Passed  Ground net is not connected to a driver pin 
 multiple_drivers            0     Passed  Net has more than one driver 
 multiple_drivers_inout      0     Passed  Net has multiple inout only drivers 
 many_multiple_drivers_inout 0     Passed  Net has more than 128 inout drivers, which may cause excessive run time. Please investigate and fix. 
 loop                        0     Passed  Net has a loop 
 flat_net_error              0     Passed  Flat net internal error 
 no_supply_net               0     Passed  No supply net for logic pin 
 bad_supply_net              0     Passed  Supply net is not power/ground or wrong polarity 
 unnamed_nets                0     Passed  Unnamed nets count. 
 no_type_nets                0     Passed  Net is not a power/ground or signal net. 

                                   Pin Errors                                    
 Name                 Count Status  Description 
 not_connected        173   Warning Pin is not connected to any net 
 pg_not_connected     0     Passed  PG core pin is not connected to any supply net 
 no_leaf_pin_geometry 3     Warning Leaf pin doesn't have geometry or not placed. 

                                                                Floorplan Errors                                                                
 Name                      Count Status  Description 
 no_tracks                 0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small      0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big        0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step           0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin      0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked         0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked 0     Passed  Routing tracks masks shall interlace. 
 no_macro_pin_access       0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked         0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access            0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin           0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access       0     Passed  Library core pin has only offgird routing access. 
 no_core_access            0     Passed  Library core pin doesn't have routing access. 
 no_port_geometry          0     Passed  Port doesn't have geometry or not placed. 
 port_outside_partition    0     Passed  Port is placed outside partition. 
 port_min_area             0     Passed  Port has insufficient minimum area. 
 port_short                0     Passed  Port has intersection with other one. 
 port_spacing              0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer      0     Passed  Port is above of max layer. 
 region_overlaps           0     Passed  Region overlaps other region. 
 cell_outside_region       0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region        0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid       0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid        0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage 0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg             0     Passed  Macro off manufacturing grid. 
 missing_cell_rows         0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap         0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid     0     Passed  Partition is not on floorplan grid. 
 endcap_alignment          0     Passed  Cell is not aligned with the cell row. 
 row_without_endcaps       68    Warning Row has no endcap cells at ends. 
 no_pin_mask               0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment   0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment     0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width     0     Passed  The width of the placement rectangle is short. 
 object_off_floorplan_grid 0     Passed  Objects are off floorplan grid. 

info CHK10: Checking floorplan...
warning CHK321: Check 'tracks_misalign' will not flag errors, as the top partition has been specified.
warning CHK320: The default value '1' is used for 'multiple' option of 'macro_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_width_multiple' check. No errors will be flagged.
warning CHK320: The default value '1' is used for 'multiple' option of 'region_height_multiple' check. No errors will be flagged.
warning CHK320: The default value '0' is used for 'height' option of 'large_std_cell' check. No errors will be flagged.
warning CHK321: Check 'cell_inside_partition' will not flag errors, as the top partition has been specified.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
                                                                                                                                        Floorplan Errors                                                                                                                                        
 Name                                 Count Status  Description 
 no_tracks                            0     Passed  No preferred direction routing tracks on the layer. 
 track_step_too_small                 0     Passed  Step of routing tracks is smaller then via-wire spacing. 
 track_step_too_big                   0     Passed  Step of routing tracks is bigger then via-wire spacing. 
 diff_track_step                      0     Passed  Different step of preferred direction routing tracks. 
 tracks_not_cover_pin                 0     Passed  Routing tracks do not cover pin. 
 tracks_not_masked                    0     Passed  Routing tracks shall have mask on masked layer. 
 tracks_incorrectly_masked            0     Passed  Routing tracks masks shall interlace. 
 tracks_misalign                      0     Passed  Partition routing tracks do not align with top partition. 
 no_macro_pin_access                  0     Passed  Macro pin doesn't have routing access. 
 macro_pin_blocked                    0     Passed  Macro pin may be blocked by nearby objects. 
 no_port_access                       0     Passed  Partition port doesn't have routing access. 
 not_aligned_pin                      0     Passed  Macro/top pin is not aligned to manufacturing grid. 
 offgrid_core_access                  0     Passed  Library core pin has only offgird routing access. 
 no_core_access                       0     Passed  Library core pin doesn't have routing access. 
 no_macro_halo                        0     Passed  Macro is missing a macro halo definition. 
 no_macro_blockage                    0     Passed  Macro is missing a cell-based blockage. 
 no_macro_bloat                       0     Passed  Macro is missing a bloat definition. 
 unaligned_power_stripes              0     Passed  Top-level PG stripe doesn't align with partition PG stripe. 
 unabutted_power_stripes              0     Passed  Block-level PG stripes don't abut to a top-level PG stripe. 
 no_port_geometry                     0     Passed  Port doesn't have geometry or not placed. 
 no_leaf_pin_geometry                 3     Warning Leaf pin doesn't have geometry or not placed. 
 port_outside_partition               0     Passed  Port is placed outside partition. 
 port_inside_partition                0     Passed  Port is placed inside partition. 
 port_min_area                        0     Passed  Port has insufficient minimum area. 
 port_short                           0     Passed  Port has intersection with other one. 
 port_spacing                         0     Passed  Port has insufficient spacing with other one. 
 port_above_max_layer                 0     Passed  Port is above of max layer. 
 region_overlaps                      0     Passed  Region overlaps other region. 
 cell_outside_region                  0     Passed  Cell outside of region with member_hard requirement. Will cause pin assignment to fail. 
 cell_inside_region                   0     Passed  Foreign cell is inside region with non_member_hard requirement. Will cause pin assignment to fail 
 region_off_mfg_grid                  0     Passed  Region is not on manufacturing grid 
 region_off_fp_grid                   0     Passed  Region is not on floorplan grid. 
 excessive_region_blockage            0     Passed  Placement blockages cover more than 70% of region. Run report_region_utilization to verify placeability. 
 macro_off_mfg                        0     Passed  Macro off manufacturing grid. 
 macro_off_fp_grid                    0     Passed  Macro is not on floorplan grid. 
 macro_height_multiple                0     Passed  Macro height is not a multiple of user defined value. 
 macro_channel_check                  0     Passed  Channels between macros or from macros to partition/region edges is less than the user defined distance. 
 missing_cell_rows                    0     Passed  No cell rows are found in the design. Placer will fail without rows. 
 partition_overlap                    0     Passed  Partition overlaps other partition. 
 partition_off_fp_grid                0     Passed  Partition is not on floorplan grid. 
 endcap_alignment                     0     Passed  Cell is not aligned with the cell row. 
 undefined_endcap                     1     Warning No library cells of type endcap are defined. 
 row_without_endcaps                  68    Warning Row has no endcap cells at ends. 
 pin_off_track_center                 0     Passed  Port shape of macro or partition pin, on masked layer, is off track center. 
 no_pin_mask                          0     Passed  Port shape does not have a mask on a masked layer. 
 narrow_pin_misalignment              0     Passed  Narrow port shape mask, on masked layer, doesn't match track mask. 
 wide_pin_misalignment                0     Passed  Wide port shape mask, on masked layer, should be on alternate mask to reduce routing congestion. 
 short_placement_width                0     Passed  The width of the placement rectangle is short. 
 region_width_multiple                0     Passed  Region width is not a multiple of user defined value. 
 region_height_multiple               0     Passed  Region height is not a multiple of user defined value. 
 macro_halo_overlap                   0     Passed  Standard cells overlap user defined macro halo. 
 row_missing_m1_rail                  34    Warning Cell row is missing M1 rail. 
 row_missing_m2_rail                  34    Warning Cell row is missing M2 rail. 
 large_std_cell                       0     Passed  Macro may be marked as standard cell. 
 macro_overlap                        0     Passed  Macro overlaps other macro. 
 partition_off_mfg_grid               0     Passed  Partition is not on manufacturing grid. 
 non_abutted_pin_group                0     Passed  Abutted pins are in non-abutting pin groups. 
 port_unconnected_internally          0     Passed  Port is not connected internally. 
 port_unconnected_externally          0     Passed  Port is not connected externally. 
 unmatched_cellrow_sites              0     Passed  Cell row sites do not match library cell sites. Placer will fail since row site must match cell site. 
 diff_site_cellrow_overlap            0     Passed  Cell rows with different sites overlap. 
 same_site_cellrow_overlap            0     Passed  Cell rows with same sites overlap. 
 odd_row_sites                        0     Passed  The row does not contain an odd number of sites, or it extends beyond an adjacent row an odd number of sites. Every row must have an odd number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 even_row_sites                       34    Warning The row does not contain an even number of sites, or it extends beyond an adjacent row an even number of sites. Every row must have an even number of sites, and when they extend beyond an adjacent row, it must be an even number of sites. 
 odd_row                              1     Warning The opposite horizontal core edges which have even number of rows between each other. 
 even_row                             0     Passed  The opposite horizontal core edges which have odd number of rows between each other. 
 cell_outside_partition               0     Passed  Cell outside of parent partition. Will cause pin assignment to fail. 
 cell_inside_partition                0     Passed  Foreign cell inside of partition. Will cause pin assignment to fail. 
 pg_nets                              2     Warning Defined power and ground nets. 
 no_pg_nets                           0     Passed  No power and ground nets defined. Use create_supply_net to define them. 
 no_lib_vias                          0     Passed  No library vias found in the design. May not be able to insert vias. 
 no_lib_via_rule                      0     Passed  No libary via rules found in the design. May not be able to insert vias. 
 unabutted_region_edge                0     Passed  Floorplan region edge does not abut another floorplan region edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_region_edge                  0     Passed  Floorplan region edge abuts another floorplan region edge. 
 unabutted_partition_edge             0     Passed  Partition edge does not abut another partition edge. Abutted pin assignment will fail for pins on this edge. 
 abutted_partition_edge               0     Passed  Partition edge abuts another partition edge. 
 region_utilization                   0     Passed  Region utilization is greater than 95%. Placement will likely fail. Check for available rows and placement blockages. 
 unplaced_pads                        0     Passed  Unplaced pads will cause the global placer to fail. Place it or remove it. 
 unconnected_pads                     0     Passed  Unconnected pads placed in the design. 
 unabutted_pads                       0     Passed  Pad does not abut to a signal pad, filler pad, or corner cell. 
 unabutted_corner                     0     Passed  Corner cell does not abut to a signal pad, filler pad, or corner cell. 
 missing_sequential_cells             0     Passed  No sequential cells found in the design. This will cause macro connectivity analysis to fail. 
 no_pg_domains                        0     Passed  No power domains defined in the design. Recommend using create_power_domain to define one. 
 no_top_pg_domain                     0     Passed  No PG domain defined for top hierarchy. Recommend using create_power_domain to define one. 
 no_domain_cells                      0     Passed  Cells not assigned to a power domain. 
 no_cell_power_net                    2     Warning Cell is not connected to a power net. Use set_domain_supply_net to associate a power net with a power domain and all of its cells. Or use connect_supply_net to directly connect a power pin to a power net. 
 no_cell_ground_net                   2     Warning Cell is not connected to a ground net. Use set_domain_supply_net to associate a ground net with a power domain and all of its cells. Or use connect_supply_net to directly connect a ground pin to a ground net. 
 no_primary_power_net                 0     Passed  No primary power net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 no_primary_ground_net                0     Passed  No primary ground net is associated to primary PG domain. Use set_domain_supply_net to associate one. 
 core_area_outside_partition_boundary 0     Passed  Core area protrudes outside partition boundary. 
 row_orient_vs_pg_rails               0     Passed  The row orientation does not match the PG rails. 
 object_off_floorplan_grid            0     Passed  Objects are off floorplan grid. 

info CHK10: Checking technology...
                                                                Technology Errors                                                                
 Name                 Count Status Description 
 no_parasitics        0     Passed Layer has no corresponding parasitics data 
 no_ndr_vias          0     Passed No vias at all in non default rule. 
                                   Use default vias 
 partial_ndr_vias     0     Passed Not all layers have vias in non default rule. 
                                   Use default vias 
 duplicate_lvias      0     Passed Duplicate name for some lib_vias in non default rule. 
                                   To avoid unpredictable results please fix the problem by keeping unique names. 
 wrong_ndr_width      0     Passed Nondefault rule width is less then default width on the layer 
 wrong_ndr_space      0     Passed Nondefault rule spacing is less then required spacing on the layer 
 wrong_ndr_min_layer  0     Passed Nondefault rule min layer is higher than partition max layer 
 wrong_ndr_max_layer  0     Passed Nondefault rule max layer is higher than partition max layer 
 ndr_duplicated       0     Passed Nondefault rule has duplication in different libraries 
 wrong_min_area       0     Passed Min area requirement is too big 
 wrong_hole_area      0     Passed Hole area requirement is too big 
 wrong_mfgrid         0     Passed Manufacturing grid is too big 
 not_even_mfgrid      0     Passed All width and spacing rules on all metal and cut layers must be an even multiple of manufacturing grid (2*N*mg) 
 wrong_layer_dir      0     Passed Direction of the layer is not reversed to below layer 
 wrong_layer_order    0     Passed Order of layer is wrong, should be metal-cut-metal-...-metal 
 wrong_m1_width       0     Passed Width of M1 pins is less then minimum width parameter 
 wrong_cut_size       0     Passed Size of cut is not defined and can't be determined 
 wrong_cut_space      0     Passed Space between cuts is not defined and can't be determined 
 wrong_diff_cut_space 0     Passed Diffnet cut spacing is less then samenet cut spacing 
 wrong_proj_cut_space 0     Passed Projection cut spacing is less to diffnet cut spacing 
 max_metal            0     Passed Top metal is too wide for routing 

info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp_rru': Region Utilization Report
Generated on Tue Jan 3 20:06:44 2023
  
                                         Report Region Utilization                                         
   Partition/Region MH NMH Cell Area Placeable Area Useable Area Placer Utilization(%) Silicon Utilization(%) 
 0 fp_mul           -  -   1219.34   2251.96        1219.34      54.146                49.0 

NRF info: Please check the number of associated libraries in table below, each corners should have same number of associated libs
                       Corner_Summary                       
 Corner     #Max_Libs #Min_Libs #Proc_Libs Setup Hold  Enable 
 slow       0         0         1          true  false false 
 fast       0         0         1          false true  false 
 corner_0_0 1         1         1          true  true  true 

NRF info: Please review layer resistance and capacitance values in tables below
Report 'capacitance': Capacitance Report
Generated on Tue Jan 3 20:06:44 2023
  
                                                                Layer Capacitance                                                                 
                            metal1      metal2      metal3    metal4     metal5     metal6     metal7    metal8     metal9     metal10    poly 
 new_rcmaster_techFreePDK45 1.48296e-05 1.09236e-05 1.521e-05 1.5446e-05 1.5236e-05 1.5127e-05 1.539e-05 1.4979e-05 1.7227e-05 1.6977e-05 1.4766e-05 

Report 'resistance': Resistance Report
Generated on Tue Jan 3 20:06:44 2023
  
                                                                               Layer Resistance                                                                                
                                     metal1  metal2  metal3  metal4  metal5  metal6  metal7  metal8  metal9 metal10 via1  via2  via3  via4  via5  via6  via7  via8  via9   poly 
 <new_rcmaster_techFreePDK45 25.00C> 0.00038 0.00025 0.00025 0.00021 0.00021 0.00021 7.5e-05 7.5e-05 3e-05  3e-05   0.005 0.005 0.005 0.003 0.003 0.003 0.001 0.001 0.0005 0.0078 

NRF info: Please check timing constraints summary in table below
Report 'report_read_constraints': User Constraints
Generated on Tue Jan 3 20:06:44 2023
  
              USER CONSTRAINTS              
              MODE default MODE new_mode Total 
 create_clock 0            1             1 
 set_load     0            1             1 
 Total        0            2             2 

NRF warning: There are 28 dont_modify nets and they won't be optimized
NRF info: Design has 54.146 initial placement utilization.
---------------------------------------------------------------------------
|                         Current Units Settings                          |
|-------------------------------------------------------------------------|
| Value type  Unit name Input settings  Output settings Precision Format  | 
|-------------------------------------------------------------------------|
| time        second    nano (e-9)      nano (e-9)      4         decimal | 
| frequency   hertz     giga (e+9)      giga (e+9)      4         decimal | 
| distance    meter     angstrom (e-10) angstrom (e-10) 4         decimal | 
| capacitance farad     femto (e-15)    femto (e-15)    1         float   | 
| resistance  ohm       kilo (e+3)      kilo (e+3)      4         float   | 
| inductance  henry     nano (e-9)      nano (e-9)      1         decimal | 
| current     ampere    milli (e-3)     milli (e-3)     4         decimal | 
| power       watt      nano (e-9)      nano (e-9)      0         decimal | 
| voltage     volt      one             one             2         decimal | 
| temperature celsius   one             one             2         decimal | 
| area        sq-meter  sq-micro (e-12) sq-micro (e-12) 3         decimal | 
---------------------------------------------------------------------------


 
    ######################################################################################################################  
                         FINISHED IMPORT DESIGN CHECKS PLEASE REVIEW ABOVE BEFORE PROCEEDING FURTHER  
    ###################################################################################################################### 

info UI33: performed source of /home/vlsi/Installation/Nitro/nitroPack-2019.1.R2a/nitro/ref_flows/tcl/scr/import_checks.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 189M, CVMEM - 1687M, PVMEM - 1992M)
Report 'messages': Messages Report
Generated on Tue Jan 3 20:06:44 2023
  
------------------------------------------------------------------------------------------------------
|                                           Error Messages                                           |
|-------------+--------------------+-----------------------------------------------------------------|
| Message ID  | Number of messages | Message text (of first message)                                 | 
|-------------+--------------------+-----------------------------------------------------------------|
| TA_CMDS1611 | 1                  | No valid start-points are specified for the -from argument.     | 
|-------------+--------------------+-----------------------------------------------------------------|
| UI26        | 1                  | Script file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/ | 
|             |                    | Nitro/constraints/demo_adder_func.sdc' execution failed         | 
|             |                    | (and stopped) at line 25 (can't read "transition": no such      | 
|             |                    | variable).                                                      | 
------------------------------------------------------------------------------------------------------

Total number of error messages:  2
  
-------------------------------------------------------------------------------------------------------
|                                          Warning Messages                                           |
|------------+--------------------+-------------------------------------------------------------------|
| Message ID | Number of messages | Message text (of first message)                                   | 
|------------+--------------------+-------------------------------------------------------------------|
| UI705      | 2                  | 'create_argument -value_type' specified value was ignored.        | 
|------------+--------------------+-------------------------------------------------------------------|
| UI54       | 10                 | UI54: redirecting output of %1 to %2                              | 
|------------+--------------------+-------------------------------------------------------------------|
| SDBLEF112  | 1                  | A manufacturing grid definition in the DB irrelevant to what is   | 
|            |                    | defined in the tech LEF for MANUFACTURINGGRID                     | 
|------------+--------------------+-------------------------------------------------------------------|
| LIB47      | 1                  | Unknown library keyword 'thickness_unit' at line 15.              | 
|------------+--------------------+-------------------------------------------------------------------|
| LIB4       | 2                  | Layer 'contact' is not defined in LEF.                            | 
|------------+--------------------+-------------------------------------------------------------------|
| UI7        | 1                  | Argument '-select' already specified; using last value            | 
|            |                    | 'true'.                                                           | 
|------------+--------------------+-------------------------------------------------------------------|
| SDB78      | 2                  | Removed 1 floating nets in hier 'unsigned_seq_multiplier'. To     | 
|            |                    | keep the floating nets, please use 'read_verilog -keep_float      | 
|            |                    | ing_nets true'.                                                   | 
|------------+--------------------+-------------------------------------------------------------------|
| SDB29      | 1                  | After linking, there are 28 dont_modify and 28 driverless         | 
|            |                    | nets.                                                             | 
|------------+--------------------+-------------------------------------------------------------------|
| UI160      | 2                  | Clear all variables that may contain removed objects.             | 
|------------+--------------------+-------------------------------------------------------------------|
| UI137      | 1                  | The precision for 'angstrom' has been set to the minimum of       | 
|            |                    | '4'                                                               | 
|------------+--------------------+-------------------------------------------------------------------|
| PGR151     | 1                  | Spacing for net VSS has been set into 1400a.                      | 
|------------+--------------------+-------------------------------------------------------------------|
| CSDB87     | 1                  | Property name 'placed' has been deprecated. Use 'placed_state'.   | 
|------------+--------------------+-------------------------------------------------------------------|
| PLC2012    | 2                  | The port 'rst' is not fixed.                                      | 
|------------+--------------------+-------------------------------------------------------------------|
| CHK321     | 4                  | Check 'tracks_misalign' will not flag errors, as the top          | 
|            |                    | partition has been specified.                                     | 
|------------+--------------------+-------------------------------------------------------------------|
| CHK320     | 8                  | The default value '1' is used for 'multiple' option of            | 
|            |                    | 'macro_height_multiple' check. No errors will be flagged.         | 
|------------+--------------------+-------------------------------------------------------------------|
| TA_CMDS34  | 1                  | Reading the constraint file stopped prematurely on an error. Some | 
|            |                    | legal constraints may have been skipped.                          | 
-------------------------------------------------------------------------------------------------------

Total number of warning messages:  40
info UI33: performed source of flow_scripts/0_import.tcl for 2 sec (CPU time: 2 sec; MEM: RSS - 189M, CVMEM - 1687M, PVMEM - 1992M)
Nitro-SoC> start
Nitro-SoC> source flow_scripts/1_place.tcl 

#####################################################
## Nitro Reference Flow : Place Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from import stage, prepares for    ##
## and then runs run_place_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 209M, CVMEM - 1691M, PVMEM - 1992M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 209M, CVMEM - 1691M, PVMEM - 1992M)
Loading utility util::nrf_utils
Loading utility util::save_vars
Loading utility util::db_utils
NRF info: Checking flow variables for place
NRF warning: Variable 'MGC_customNdrFile' is no longer used. Please review/update to latest flow_variables.tcl
NRF info: Verifying user input for place
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
------------------------------------------------------------------------------------------------------------------
|                                                   Net Errors                                                   |
|-----------------------------+-------+---------+----------------------------------------------------------------|
| Name                        | Count | Status  | Description                                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating                    | 56    | Warning | Net is not connected to a driver pin                           | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_power              | 0     | Passed  | Power net is not connected to a driver pin                     | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| floating_ground             | 0     | Passed  | Ground net is not connected to a driver pin                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers            | 0     | Passed  | Net has more than one driver                                   | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| multiple_drivers_inout      | 0     | Passed  | Net has multiple inout only drivers                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| many_multiple_drivers_inout | 0     | Passed  | Net has more than 128 inout drivers, which may cause excessive | 
|                             |       |         | run time. Please investigate and fix.                          | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| loop                        | 0     | Passed  | Net has a loop                                                 | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| flat_net_error              | 0     | Passed  | Flat net internal error                                        | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_supply_net               | 0     | Passed  | No supply net for logic pin                                    | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| bad_supply_net              | 0     | Passed  | Supply net is not power/ground or wrong polarity               | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| unnamed_nets                | 0     | Passed  | Unnamed nets count.                                            | 
|-----------------------------+-------+---------+----------------------------------------------------------------|
| no_type_nets                | 0     | Passed  | Net is not a power/ground or signal net.                       | 
------------------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 173   | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 3     | Warning | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 0     | Passed  | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 68    | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------

info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 210M, CVMEM - 1691M, PVMEM - 1992M)
Nitro-SoC> # config_shell -echo false
NRF info: Saving design MCMM scenarios
-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for place
NRF info: In place hold corners will be used in clock optimization. Disabling hold corner: corner_0_0
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for place
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_shell -echo false
NRF info: Configuring routing layers
info UI49: updated global design rule(s): max_layer
NRF info: Top and bottom CTS layers are not set. Selecting CTS layers based on RC
info Use corner 'corner_0_0'
---------------------------------------------------------------
|                        Layer ranges                         |
|---------+-----------+-----------+-------------+-------------|
|         | Bot metal | Top metal | Bot res     | Top res     | 
|---------+-----------+-----------+-------------+-------------|
| Range 1 | metal1    | metal3    | 5.42857e-07 | 3.57143e-07 | 
|---------+-----------+-----------+-------------+-------------|
| Range 2 | metal4    | metal6    | 1.5e-07     | 1.5e-07     | 
|---------+-----------+-----------+-------------+-------------|
| Range 3 | metal7    | metal8    | 1.875e-08   | 1.875e-08   | 
|---------+-----------+-----------+-------------+-------------|
| Range 4 | metal9    | metal10   | 3.75e-09    | 3.75e-09    | 
---------------------------------------------------------------

---------------------------------------
|            Clock layers             |
|--------+------------+-------+-------|
| Layer  | Direction  | Width | Pitch | 
|--------+------------+-------+-------|
| metal7 | horizontal | 4000  | 8000  | 
|--------+------------+-------+-------|
| metal8 | vertical   | 4000  | 8000  | 
---------------------------------------

Nitro-SoC> # set_crpr_spec -method margin_based
Nitro-SoC> # config_default_value -command compile_scan -argument cross_chain_optimization -value false
Nitro-SoC> # config_place_detail -name min_filler_space -value $MGC_min_filler_space
Nitro-SoC> # fk_msg -type info Reading OCV from scr/ocv.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading OCV from scr/ocv.tcl
Nitro-SoC> # config_shell -echo false
info UI33: performed source of scr/ocv.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 211M, CVMEM - 1691M, PVMEM - 1992M)
Nitro-SoC> # config_shell -table_lines vertical_lines
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI34: no objects were found for '*'
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
Nitro-SoC> # config_optimize -dont_create_assign
Nitro-SoC> # fk_msg -type info "Deriving Clock NDR from technology."
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Deriving Clock NDR from technology.
Nitro-SoC> # get_layers -type metal
Nitro-SoC> # fk_msg Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up NDR: setup_clock_ndr_shield {-ndr_width_multiplier 1  -ndr_space_multiplier 2  -ndr_layers {metal7 metal8}  -top_route_layer metal8}
Nitro-SoC> # setup_clock_ndr_shield -ndr_width_multiplier 1 -ndr_space_multiplier 2 -ndr_layers metal7 metal8 -top_route_layer metal8
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_shell -echo false
NRF info: Cts Top Layer Already Specified
------------------------
| Clock Routing Layers |
|--------+-------------|
| Bottom | Top         | 
|--------+-------------|
| metal7 | metal8      | 
------------------------

NRF info: Applying non-default rules on the clock routes
warning UI160: Clear all variables that may contain removed objects.
info UI40: removed 0 objects (out of 0 objects)
NRF info: Created non-default rule MGC_CLK_NDR_1.0w2.0s for the  trunk clock nets.
NRF info: Configured nondefault rule MGC_CLK_NDR_1.0w2.0s from height 2 up to height
-----------------------------------------------------------------------------------------------
|              trunk Clock Nets NDR MGC_CLK_NDR_1.0w2.0s  Configuration (micro)               |
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| layer  | pitch  | min_width | ndr_width | min_spacing | requested_spacing | applied_spacing | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal7 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
|--------+--------+-----------+-----------+-------------+-------------------+-----------------|
| metal8 | 0.8000 | 0.4000    | 0.4000    | 0.4000      | 0.8000            | 1.2000          | 
-----------------------------------------------------------------------------------------------

info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 227M, CVMEM - 1721M, PVMEM - 1992M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 227M, CVMEM - 1721M, PVMEM - 1992M)
NRF info: Assigned non-default rule MGC_CLK_NDR_1.0w2.0s on 0 clock nets.
-----------------------------------------------------------------------------------------------------------------
|                                      Ndr 'MGC_CLK_NDR_1.0w2.0s' lib vias                                      |
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
|                      | via1 | via2            | via3 | via4            | via5          | via6 | via7          | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Total NDR vias       | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Illegal NDR vias     | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR vias         | -    | -               | -    | -               | -             | -    | -             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing vias         | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal vias           | 4    | 3               | 2    | 1               | 1             | 1    | 1             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| New NDR minarea vias | -    | north,south,ver | -    | north,south,ver | west,east,hor | -    | west,east,hor | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Routing minarea vias | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
|----------------------+------+-----------------+------+-----------------+---------------+------+---------------|
| Legal minarea vias   | 0    | 0               | 0    | 0               | 0             | 0    | 0             | 
-----------------------------------------------------------------------------------------------------------------

Report 'MGC_CLK_NDR_1.0w2.0s': Nondefault rule: MGC_CLK_NDR_1.0w2.0s
Generated on Tue Jan 3 20:07:03 2023
  
---------------------------------------------------------------------------------------------------------------------------
|                                       Ndr layer properties: MGC_CLK_NDR_1.0w2.0s                                        |
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                              | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                        | 0.0700 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 0.4000 | 0.4000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing (hard)               | 0.0650 | 0.0700 | 0.0700 | 0.1400 | 0.1400 | 0.1400 | 1.2000 | 1.2000 | 0.8000 | 0.8000  | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire spacing to              | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire   | wire    | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Via  spacing to              |        |        |        |        |        |        |        |        |        |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Spacing threshold (angstrom) | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000  | 20000   | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Use layer                    | 0      | 0      | 0      | 0      | 0      | 0      | 1      | 1      | 0      | 0       | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Single vias                  | 0      | 3      | 0      | 3      | 3      | 0      | 3      | 0      | 0      |         | 
|------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Multi  vias                  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |         | 
---------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # set_rcd_models -stage pre_cts
Nitro-SoC> # config_shell -echo false
#################################################################################################################
INFO: Resetting the config_extraction to default.
#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Delay models:
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # fk_msg -type info Reading configs from scr/config.tcl
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Reading configs from scr/config.tcl
Nitro-SoC> # config_shell -echo false
warning EXTR600: Extraction configuration 'search_distance_multiple' value is changed from '6' to '15'.
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'false' to 'true'.
warning EXTR600: Extraction configuration 'coupling_abs_threshold' value is changed from '3' to '0.1'.
warning EXTR600: Extraction configuration 'coupling_rel_threshold' value is changed from '0.03' to '1'.
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 210M, CVMEM - 1721M, PVMEM - 1992M)
Nitro-SoC> # config_optimize -allow_reroute true -nondef_rule "" 
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_clockdata_optimize -name hold_corners -value corner_0_0
Nitro-SoC> # config_flows -preserve_rcd true
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # set_max_length -length_threshold $MGC_maxLengthParam 
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg "Max Length Set to [report_max_length]"
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 10000000
Nitro-SoC> # config_shell -echo false
NRF info: Setting max transition constraint as 0.2 of clock period
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1721M, PVMEM - 1992M)
NRF info: Setting max tran in mode new_mode on clock vsysclk_new_mode (period - 2000 ps) data paths to 400.0 ps.
Nitro-SoC> # fk_msg -type warning Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: Please provide SAIF file when running low power flow. Power analysis will be inaccurate otherwise.
Nitro-SoC> # fk_msg -type warning MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF warning: MGC_cts_repeater_pruning_objective is not defined. Setting it to default value 'delay'. Please review/update flow_variables.tcl to latest version.
Nitro-SoC> # config_cts -corner corner_0_0 -min_route_layer metal7 -max_route_layer metal8 -max_transition 0.25n -max_leaf_transition 0.3n -max_skew 0.5n -max_length 400u -enable_port_clock_leaves false
Nitro-SoC> # config_cts -use_inverters false -buffers CLKBUF_* -inverters 
Nitro-SoC> # config_shell -echo false
lib_cell              ideal_transition (n)   in corner corner_0_0
CLKBUF_X3             0.2310                
CLKBUF_X2             0.2460                
CLKBUF_X1             0.2480                
info UI33: performed Get informations about the repeaters used in CTS for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1721M, PVMEM - 1992M)
info UI33: performed report_clock for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1721M, PVMEM - 1992M)
NRF info: Collecting Ideal Clock Transition data...
NRF info: Analyzing Ideal Clock Transition data...
NRF info: 	"CTS Repeaters" mode: true
NRF info: 	Default ideal clock transition: 248.0p
NRF warning: No data for combination Clock:vsysclk_new_mode  Mode:new_mode  Corner:corner_0_0
NRF info: Setting 248.0p default ideal clock transition
Nitro-SoC> # fk_msg Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Delay, Timing, Parasitic, CRPR Configs Report
Nitro-SoC> # config_timing -report
-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
|-------------------------------------------------------------+------------+------------|
| create_io_path_groups                                       | true       | false      | 
|-------------------------------------------------------------+------------+------------|
| create_clock_check_path_group                               | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| derate_annotated_delays                                     | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| disable_auto_clock_gating_checks                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_case_analysis                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_clock_gating_checks                                 | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_recovery_removal_checks                             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_seq_case_analysis                                   | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_gating_propagate                               | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| early_launch_at_borrowing_latches                           | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_for_cond_arcs                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_default_input_delays                                 | false      | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_non_unate_clock_paths                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_path_segmentation                                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_port_clock_leaves                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_preset_clear_arcs                                    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_setup_independent_hold_checks                        | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| estimated_delays                                            | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_includes_si_delays                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| report_unconstrained_path                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_si_slew_for_max_transition                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| zero_rc_delays                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_annotated_cts_offsets                                   | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_skew_estimation                                      | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| valid_skew_estimation                                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_ideal_clock_data_tags                                | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| capacitance_violation_threshold                             | 0          | -2         | 
|-------------------------------------------------------------+------------+------------|
| derate_output_delay                                         | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| clock_source_use_driver_arc                                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| sdf_is_derated                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
|-------------------------------------------------------------+------------+------------|
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
|-------------------------------------------------------------+------------+------------|
| alpine_timing_mode                                          | -1         | -1         | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv                                              | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
|-------------------------------------------------------------+------------+------------|
| enforce_explicit_library_association_to_corners             | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| enable_slew_variation                                       | true       | true       | 
|-------------------------------------------------------------+------------+------------|
| low_geometry                                                | false      | false      | 
|-------------------------------------------------------------+------------+------------|
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------

Nitro-SoC> # config_extraction -report
------------------------------------------------------------------------
| Name                                     | Value       | Default     | 
|------------------------------------------+-------------+-------------|
| max_segment_length                       | 1000000     | 1000000     | 
|------------------------------------------+-------------+-------------|
| virtual_max_segment_length               | 200000      | 200000      | 
|------------------------------------------+-------------+-------------|
| min_segment_resistance                   | 0           | 0           | 
|------------------------------------------+-------------+-------------|
| shrink_factor                            | 1           | 1           | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_res          | true        | false       | 
|------------------------------------------+-------------+-------------|
| use_thickness_variation_for_cap          | false       | false       | 
|------------------------------------------+-------------+-------------|
| coupling_abs_threshold                   | 0.1         | 3           | 
|------------------------------------------+-------------+-------------|
| coupling_rel_threshold                   | 1           | 0.03        | 
|------------------------------------------+-------------+-------------|
| coupling_avg_threshold                   | 3.40282e+38 | 3.40282e+38 | 
|------------------------------------------+-------------+-------------|
| persistent_internal_parasitic_extraction | true        | true        | 
|------------------------------------------+-------------+-------------|
| gr_use_coaxial_shielding_for_clks        | false       | false       | 
|------------------------------------------+-------------+-------------|
| color_awareness                          | no_coloring | no_coloring | 
|------------------------------------------+-------------+-------------|
| ideal_net_cap                            | 10          | 10          | 
|------------------------------------------+-------------+-------------|
| skip_tcs_for_resistance                  | false       | false       | 
|------------------------------------------+-------------+-------------|
| use_new_extractor                        | false       | false       | 
|------------------------------------------+-------------+-------------|
| break_shorts                             | false       | false       | 
------------------------------------------------------------------------

Nitro-SoC> # report_delay_model
------------------------------
| Name  | Model | Base Model | 
|-------+-------+------------|
| Data  | fast  | voltage    | 
|-------+-------+------------|
| Clock | fast  | voltage    | 
------------------------------

Nitro-SoC> # report_parasitic_model
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Nitro-SoC> # set_crpr_spec -report
------------------------------------------------------------
| Name                   | Value          | Default        | 
|------------------------+----------------+----------------|
| transition             | any_transition | any_transition | 
|------------------------+----------------+----------------|
| xtalk_cycle            | zero_cycle     | zero_cycle     | 
|------------------------+----------------+----------------|
| setup_slack_cutoff     | 100            | 100            | 
|------------------------+----------------+----------------|
| hold_slack_cutoff      | 100            | 100            | 
|------------------------+----------------+----------------|
| stage_threshold        | 0              | 0              | 
|------------------------+----------------+----------------|
| method                 | margin_based   | margin_based   | 
|------------------------+----------------+----------------|
| trim_effort            | none           | none           | 
|------------------------+----------------+----------------|
| crpr_backward_grouping | false          | false          | 
|------------------------+----------------+----------------|
| crpr_min_threshold     | 20             | 20             | 
|------------------------+----------------+----------------|
| crpr_max_threshold     | 20             | 20             | 
------------------------------------------------------------

Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 235M, CVMEM - 1721M, PVMEM - 1992M)
Nitro-SoC> # run_place_timing -effort $MGC_flow_effort  -skip_precondition $MGC_skip_precondition -messages verbose 
Nitro-SoC> # create_property -name rpt_flow_args -object_type root -storage sparse -data_type string -hidden true -persistent true -init false >> /dev/null
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # get_root
Nitro-SoC> # set_property -name rpt_flow_args -object root -value {2 effort medium} {6 messages verbose} {11 skip_preconditioning true}
Nitro-SoC> # config_flows -action is_user_defined -optimize_layers
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_application -cpus 4


info RPT: Running run_place_timing with the following parameters
incremental        : false
flow               : ipo
effort             : medium
preconditioning    : skipped
reorder_scan       : true
iplace_max_util    : 70
area_opt           : false
tns_local_opt      : false
optimize_layers    : false
cpus               : 4
messages           : verbose
Nitro-SoC> # config_shell -echo_script false
info RPT: 4 threads will be used by run_place_timing
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # get_top_partition
info RPT: design variable does not exist, using top_partition fp_mul
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo_script false
info RPT: Init started Tue Jan 03 20:07:03 EET 2023

info RPT: Running init
Nitro-SoC> # config_place_timing -category user_defined
----------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                   Current Parameter Values for 'config_place_timing'                                                   |
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| Name             | Description                                               | Value   | Default | Modified | Value_type | Enum                        | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| messages         | Verbosity of placer output: debug, normal, quiet, verbose | verbose | normal  | true     | N/A        | debug normal quiet verbose  | 
|------------------+-----------------------------------------------------------+---------+---------+----------+------------+-----------------------------|
| low_power_effort | Effort for power: high, low, medium, none                 | low     | none    | true     | N/A        | high low medium none        | 
----------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_place_detail -category user_defined
--------------------------------------------------------------------------------------------------------------------
|                             User-Defined Parameter Values for 'config_place_detail'                              |
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| Name              | Description                                                 | Value | Default | User Defined | 
|-------------------+-------------------------------------------------------------+-------+---------+--------------|
| min_filler_space* | If 2 adjacent cells are on the same row and do not abut,    | 1     | 1       | true         | 
|                   | the gap between them must be more than or equal this value. |       |         |              | 
|                   | The unit is site. The valid values are 1, 2, 3, or 4.       |       |         |              | 
--------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_route_global -category user_defined

No User-Defined Parameters are Set for 'config_route_global'

Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Flow is adjusted for LOW-POWER
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name enable_remap_optimization
Nitro-SoC> # config_place_timing -name pass2_optimization_effort
Nitro-SoC> # config_place_timing -name turbo2
Nitro-SoC> # config_place_timing -name congestion_effort
info RPT: IPO: Congestion effort is set to low
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats false
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # config_place_timing -name combined_multi_objective
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_prects_corners -mode set
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power   | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+---------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | none    | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_nitro_flow -name power_corner
Nitro-SoC> # get_config -name ref_flows/power_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # config_clock_timing -name dont_prune_corners -value corner_0_0
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # fk_msg -type info Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
Nitro-SoC> # set_analysis_corner -corner corner_0_0 -enable true -setup true -power all
Nitro-SoC> # config_nitro_flow -name leakage_corner
Nitro-SoC> # get_config -name ref_flows/leakage_corner
Nitro-SoC> # fk_msg -set_prompt NRF
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value NRF -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_shell -max_output_line_len 2048
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | false | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # config_timing -create_io_path_groups true
Nitro-SoC> # config_shell -echo false
info RPT: Saving properties of path groups
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
Nitro-SoC> # config_timing -estimated_delay false
info RPT: Preserving rcd models settings (set before invoking the flow using set_rcd_models)
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # check_floorplan -check row_orient_vs_pg_rails
info CHK10: Checking floorplan...
----------------------------------------------------------------------------------------------
|                                      Floorplan Errors                                      |
|------------------------+-------+--------+--------------------------------------------------|
| Name                   | Count | Status | Description                                      | 
|------------------------+-------+--------+--------------------------------------------------|
| row_orient_vs_pg_rails | 0     | Passed | The row orientation does not match the PG rails. | 
----------------------------------------------------------------------------------------------

info UI33: performed floorplan checks for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1782M, PVMEM - 1992M)
Nitro-SoC> # get_objects -type error -filter @name==row_orient_vs_pg_rails
Nitro-SoC> # factorize_pin_offsets -monitor true
Monitoring of offsets is now enabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 335M, CVMEM - 1782M, PVMEM - 1992M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: init complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Seed placement started Tue Jan 03 20:07:03 EET 2023

info RPT: Running seed
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
info RPT: Running preplace
Nitro-SoC> # config_scan_chains -enable false
Nitro-SoC> # get_objects scan_spec
Nitro-SoC> # config_scan_chains -enable true
warning RPT-SCAN_SPEC_CHECK: Scan spec was not found. Scan chains will be preserved

Nitro-SoC> # remove_routing -route_type detail_route -net_type clock signal
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # ipo_vt_expert -create
info UI32: performing ipo vt expert  (started at Tue Jan 3 20:07:03 2023)
info IPO: Collecting all lib cells
info IPO: Selected 128 lib cells
info IPO: Using corner_0_0 for leakage power estimation
info IPO: Reference lib cell is XOR2_X2 with leakage power 7.25935e-05
info IPO: Using leakage times driver resistance product normalized by pin count for classification
info IPO: Total number of points is 125 with log-value ranging from -1.6367 to 0.48801
info IPO: Average density of points is 58.8316
info IPO: Number of unclassified lib cells is 3
info IPO: Unsupervised clustering: Agglomerative clustering by value and size
info IPO: Proximity clustering with contrast factor 2
info IPO: Difference in values of neighboring points is ranging from 5.45445e-05 to 0.15654
info IPO: Max contrast factor is 64.4536
info IPO: Using contrast factor 2. Value range for repeaters is 0.301161. Threshold difference is 0.00485744
info IPO: Target number of clusters is 1000
info IPO: Number of remaining clusters is 66
info IPO: Total 66 groups. The smallest has 1 members and the largest has 12
info IPO: Satisfy repeater inclusion requirement for bottom groups 
info IPO: Total 34 groups. The smallest has 1 members and the largest has 48
info IPO: Satisfy min separation constraint of 1
info IPO: Total 4 groups. The smallest has 1 members and the largest has 74
info IPO: Marge smallest clusters with contrast factor 2
info IPO: Number of remaining groups 4, Average group size is 31.25. Group size threshold is 15.625
info IPO: Number of remaining groups 3, Average group size is 41.6667. Group size threshold is 20.8333
info IPO: Number of remaining groups 2, Average group size is 62.5. Group size threshold is 31.25
info IPO: Total 2 groups. The smallest has 48 members and the largest has 77
info IPO: Created 2 leakage groups
info IPO: Cluster#0 (0, 47) has 48 elements.
info IPO: Cluster#1 (48, 124) has 77 elements.
info IPO: Leakage density threshold  0<->1 is 2.74523e-05
info IPO: Created VT class 0 with 48 elements
info IPO: Created VT class 1 with 77 elements
info UI33: performed ipo vt expert for 0 sec (CPU time: 0 sec; MEM: RSS - 336M, CVMEM - 1813M, PVMEM - 1992M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control -value true
Nitro-SoC> # set_config -name ref_flows/enable_leakage_control -value true
info RPT: Pre-conditioning mode is 'none' 
info RPT: No netlist pre-conditioning
info RPT: preplace complete
info RPT: Running seedplace
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -val 128 root
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info RPT: LCP: Found no large cells in this design.
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Seed placement mode is 'ipo' 
Nitro-SoC> # unplace_objects -cell_types std_cells -skip_physical true
Unplaced 509 cell(s) (out of 509 cell(s)) in partition fp_mul
info RPT: SeedPlaceIpo
Nitro-SoC> # get_objects root
Nitro-SoC> # get_property -name auto_ideal_fanout_threshold root
Nitro-SoC> # config_place_timing -name fanout_limit
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 1024 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Tue Jan 3 20:07:03 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1219.34   | 2251.96        | 1219.34      | 54.146                | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 334M, CVMEM - 1813M, PVMEM - 1992M)
Nitro-SoC> # config_place_timing -name max_utilization -value 55
Nitro-SoC> # place_timing -effort none
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                     Current Parameter Values for 'config_place_timing'                                                                      |
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| Name                                          | Description                                                 | Value     | Default     | Modified | Value_type | Enum                        | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| max_utilization                               | Max cell utilization for placement in percent               | 55.000000 | -100.000000 | true     | N/A        |                             | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose   | normal      | true     | N/A        | debug normal quiet verbose  | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low       | none        | true     | N/A        | high low medium none        | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false     | false       | true     | N/A        |                             | 
|-----------------------------------------------+-------------------------------------------------------------+-----------+-------------+----------+------------+-----------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true      | false       | true     | N/A        |                             | 
|                                               | nets only, in order to avoid nondeterminism associated with |           |             |          |            |                             | 
|                                               | ta version of wire cap                                      |           |             |          |            |                             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is TURBO_WL_SPREAD (turbo)
PLX-INFO: Maximum utilization is 55%
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Removing route channels
PLX-INFO: Cell bloat attributes have been reset
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition fp_mul (started at Tue Jan 3 20:07:03 2023)
info PLC1: Partition rectangle for fp_mul: 0 0 494000 504000
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 34        | 8466       | 0            | 0           | 509            | 
-----------------------------------------------------------------------------------------------------------

info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 483100 486000
info PLC5: Placement Row-cut box: 10000 10000 483100 486000
info PLC6: Number of rows: 34
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------

info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 483100 486000
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

INFO: computing region placeable area centroids.
info =================================================================================
info PLACING CELLS using 4 cores  for 509 cells.
info PLX: 100%
info PLX: WMetric=19.369064 #=15 RunTime=0 
info PLX: WMetric=18.580472 #=29 RunTime=0 
info PLX: WMetric=18.253306 #=50 RunTime=0 
info PLX: WMetric=17.492861 #=73 RunTime=0 
info PLX: WMetric=16.941726 #=86 RunTime=0 
info PLX: WMetric=16.469349 #=99 RunTime=0 
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 118 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.159 WMetric=20.9 #=347 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.113 WMetric=20.0 #=575 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.119 WMetric=18.3 #=655 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.162 WMetric=16.8 #=762 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.408 WMetric=16.2 #=830 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.405 WMetric=16.4 #=846 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.426 WMetric=16.8 #=863 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.428 WMetric=17.2 #=889 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.335 WMetric=17.7 #=899 RunTime=0 Mem=[ 2G 131M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 118 cells.
info PLX: 100%
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.344 WMetric=17.5 #=31 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.283 WMetric=18.6 #=97 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.139 WMetric=18.9 #=156 RunTime=0 Mem=[ 2G 131M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.931945e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 207 cells.
info PLX: 100%
info PLX: FGS (  10.0,  11.0, 2.0) SMetric=0.127 WMetric=16.8 #=35 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.616 WMetric=17.2 #=62 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.352 WMetric=19.0 #=128 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.145 WMetric=19.5 #=145 RunTime=0 Mem=[ 2G 131M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.973005e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 509 cells.
info PLX: 100%
info PLX: FGS (  10.0,  11.0, 2.0) SMetric=0.135 WMetric=18.4 #=31 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.516 WMetric=19.0 #=55 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.376 WMetric=20.2 #=104 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.343 WMetric=21.1 #=148 RunTime=0 Mem=[ 2G 131M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.132 WMetric=21.8 #=230 RunTime=0 Mem=[ 2G 131M]
info UNBLOATED SPREAD RMS ON 2x2  = 7.875235e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Tue Jan 3 20:07:04 2023
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [fp_mul] length units: angstrom    |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 52200.9094  | 585            | 30537532.0000 | 90374.4766  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 37202.1433  | 363            | 13504378.0000 | 29444.8183  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 47456.0952  | 147            | 6976046.0000  | 27327.1435  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 42689.0175  | 57             | 2433274.0000  | 21472.9128  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 60932.0000  | 5              | 304660.0000   | 24022.4673  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 563013.3846 | 13             | 7319174.0000  | 263983.0444 | 
--------------------------------------------------------------------------

  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  |====== 1
45  |============ 2
50  |======================================================================== 12
55  |====================================================== 9
60  |====== 1
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1813M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name max_utilization -value -100.000000
Nitro-SoC> # config_place_timing -name congestion_effort -value low
info RPT: seedplace complete
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: seed complete
Nitro-SoC> # get_config -name config_auto_learning -param apply_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_config -name config_auto_learning -param apply_density_screens
Nitro-SoC> # config_shell -echo_script false
info RPT: Global placement started Tue Jan 03 20:07:04 EET 2023

info RPT: Running gplace
Nitro-SoC> # redirect -variable report_delay_model -commands report_delay_model
info RPT: Setting input delay model base model for data to voltage
info RPT: Setting input delay model base model for clock to voltage
info RPT: Delay model base model already set to nldm
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -value true
Nitro-SoC> # config_place_timing -name congestion_effort -reset
info RPT: Global placement mode is 'ipo' 
info RPT: PlaceIpo
info RPT: IPO: In-place optimization
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Tue Jan 3 20:07:04 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1219.34   | 2251.96        | 1219.34      | 54.146                | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 337M, CVMEM - 1813M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization
Nitro-SoC> # config_place_timing -name ipo_target_utilization -value 59.5606
info RPT: IPO: Target design utilization is 59.5606 %
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -value true
info RPT: Running gdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Tue Jan 3 20:07:04 2023)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Added buffers 1
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:758m:740k] @ TA update
		Sized cells 3
		Moved cells 2
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1782M, PVMEM - 2179M)
info RPT: gdrc complete
Nitro-SoC> # config_place_timing -name ipo_drc_use_placement_regions -reset
Nitro-SoC> # ipo_sweep_boundary
info UI32: performing ipo conditioning of boundary nets  (started at Tue Jan 3 20:07:04 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo conditioning of boundary nets for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1782M, PVMEM - 2179M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Tue Jan 3 20:07:04 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1782M, PVMEM - 2179M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Tue Jan 3 20:07:04 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1223.33   | 2251.96        | 1223.33      | 54.3232               | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1782M, PVMEM - 2179M)
info RPT: IPO: Drc fixed. Design utilization is 54.3232 %
info RPT: Running gplace_size
Nitro-SoC> # ipo_sweep_size -target 0.01
info UI32: performing ipo global sizing  (started at Tue Jan 3 20:07:04 2023)
		Sized cells 5
		Moved cells 4
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1782M, PVMEM - 2179M)
info RPT: gplace_size complete
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1782M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:04 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 297M, CVMEM - 1813M, PVMEM - 2179M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
-----------------------
CTS Offset Manager Info
-----------------------
Reference Corner corner_0_0 Step 34
Scaling Factors : corner_0_0:1 
-----------------------
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1813M, PVMEM - 2179M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:04 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1813M, PVMEM - 2179M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running gplace_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 0
info UI33: performed analytical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1813M, PVMEM - 2179M)
info RPT: gplace_size_dt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Tue Jan 3 20:07:04 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1813M, PVMEM - 2179M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Tue Jan 3 20:07:04 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1223.33   | 2251.96        | 1223.33      | 54.3232               | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1813M, PVMEM - 2179M)
info RPT: IPO: Placement utilization at gplace is 54.3232 %
Nitro-SoC> # create_property -name rpt_gplace_plc_util -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_gplace_plc_util -object fp_mul -value 54.3232
Nitro-SoC> # config_place_timing -name max_utilization
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -obj fp_mul -name max_layer
Nitro-SoC> # get_objects tech
Nitro-SoC> # get_property -obj {} -name max_layer
Nitro-SoC> # get_layers -type metal
info RPT: IPO: Timing driven placement
Nitro-SoC> # config_place_timing -name from_state -value seed
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -value true
Nitro-SoC> # place_timing -turbo true
info place_timing meta-config "turbo_spread" automatically DISABLED for this run.
place_timing thread pool created with 4 cores.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_place_timing'                                                                           |
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| Name                                          | Description                                                 | Value       | Default     | Modified | Value_type | Enum                                 | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| max_utilization                               | Max cell utilization for placement in percent               | -100.000000 | -100.000000 | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| messages                                      | Verbosity of placer output: debug, normal, quiet, verbose   | verbose     | normal      | true     | N/A        | debug normal quiet verbose           | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| from_state                                    | Placement states: seed, response                            | seed        | initial     | true     | N/A        | cluster final initial response seed  | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| low_power_effort                              | Effort for power: high, low, medium, none                   | low         | none        | true     | N/A        | high low medium none                 | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| do_large_cell_halo_policy                     | implement large cell halo                                   | false       | false       | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| ipo_target_utilization                        | Target utilization of rpt-flow                              | 59.560600   | -1.000000   | true     | N/A        |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| soft_max_timer_use_plx_for_const_net_wire_cap | Soft max timer will use plx version of wire cap, for const  | true        | false       | true     | N/A        |                                      | 
|                                               | nets only, in order to avoid nondeterminism associated with |             |             |          |            |                                      | 
|                                               | ta version of wire cap                                      |             |             |          |            |                                      | 
|-----------------------------------------------+-------------------------------------------------------------+-------------+-------------+----------+------------+--------------------------------------|
| use_high_spread_effort_for_response           | High spread effort during response placement                | true        | false       | true     | N/A        |                                      | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

PLX-INFO: Verbosity is verbose
PLX-INFO: Formulation is MIN_TNS2_WL_SPREAD_FAST (turbo)
PLX-INFO: Congestion response with 1 pass
info CHK10: Checking technology...
info CHK10: Checking placement...
info CHK10: Checking routing...
PLX-INFO: Found 0 cells with is_fixed_origin() true. 0 of these cells were not fixed. These have been made fixed for the duration of global placement.
PLX-INFO: Detect 0 soft placement blockages and fix 0 cells under
PLX-INFO: Evaluating region utilizations.
info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
info UI30: performing global placement on partition fp_mul (started at Tue Jan 3 20:07:05 2023)
info PLC1: Partition rectangle for fp_mul: 0 0 494000 504000
Row and Site Statistics:
-----------------------------------------------------------------------------------------------------------
| Site                             | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 34        | 8466       | 510          | 0           | 0              | 
-----------------------------------------------------------------------------------------------------------

info PLC:  This design has one basic site.
info PLC: Basic site: FreePDK45_38x28_10R_NP_162NW_34O, height (A) = 14000
info PLC4: Standard cell height: 14000
info PLC5: Placement Row box: 10000 10000 483100 486000
info PLC5: Placement Row-cut box: 10000 10000 483100 486000
info PLC6: Number of rows: 34
info info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info Layer rule technology data:
----------------------------------------------------------
|  | Name    | Dir | Pitch | Width | Spacing | SchTracks | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal1  | H   | 1400  | 700   | 650     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal2  | V   | 1900  | 700   | 700     | 7         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal3  | H   | 1400  | 700   | 700     | 10        | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal4  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal5  | H   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal6  | V   | 2800  | 1400  | 1400    | 5         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal7  | H   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal8  | V   | 8000  | 4000  | 4000    | 1         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal9  | H   | 16000 | 8000  | 8000    | 0         | 
|--+---------+-----+-------+-------+---------+-----------|
|  | metal10 | V   | 16000 | 8000  | 8000    | 0         | 
----------------------------------------------------------

info PLC23: Site FreePDK45_38x28_10R_NP_162NW_34O: rectangle 10000 10000 483100 486000
info Number of regions: 1
info Region specification is acceptable
info Perimeter_Ratio_Time:  [ 0h:0m:0s ]
info Boundary-poly perimeter ratio to bbox perimeter: 
    0             PLC-REGION  :  1

info PLC: Creating region constraints ... 
PLC: Regionless design0
info PLC: Filling plane with row info for site FreePDK45_38x28_10R_NP_162NW_34O, height = 14000

info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 0 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 121 cells.
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.148 WMetric=21.4 TMetric=1.018e+00 #=449 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.131 WMetric=20.0 TMetric=8.720e-01 #=542 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   4.0,   4.0, 1.0) SMetric=0.168 WMetric=18.5 TMetric=8.159e-01 #=651 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 1.0) SMetric=0.159 WMetric=17.6 TMetric=7.376e-01 #=721 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.517 WMetric=17.2 TMetric=5.059e-01 #=939 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.529 WMetric=17.3 TMetric=5.369e-01 #=995 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.456 WMetric=17.5 TMetric=6.331e-01 #=1029 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.424 WMetric=17.7 TMetric=6.724e-01 #=1056 RunTime=0 Mem=[ 2G 467M]
info PLX: FGS (   8.0,   8.0, 2.0) SMetric=0.412 WMetric=17.9 TMetric=6.671e-01 #=1077 RunTime=0 Mem=[ 2G 467M]
100%
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 121 cells.
info PLX: 100%
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.391 WMetric=18.8 TMetric=7.673e-01 #=199 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.273 WMetric=19.2 TMetric=1.127e+00 #=386 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.120 WMetric=19.6 TMetric=9.476e-01 #=597 RunTime=0 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.524202e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 213 cells.
info PLX: 100%
info PLX: FGS (  10.0,  11.0, 2.0) SMetric=1.380 WMetric=20.6 TMetric=3.327e-01 #=149 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.498 WMetric=20.4 TMetric=4.350e-01 #=244 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.309 WMetric=22.2 TMetric=4.400e-01 #=399 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.117 WMetric=22.0 TMetric=4.074e-01 #=534 RunTime=0 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.359355e-01
info =================================================================================
info =================================================================================
info PLACING CELLS using 4 cores  for 510 cells.
info PLX: 100%
info PLX: FGS (  10.0,  11.0, 2.0) SMetric=0.721 WMetric=23.4 TMetric=2.859e-01 #=94 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.447 WMetric=20.9 TMetric=3.135e-01 #=172 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.405 WMetric=21.5 TMetric=3.219e-01 #=264 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 1.0) SMetric=0.155 WMetric=21.3 TMetric=3.005e-01 #=364 RunTime=0 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 1.080460e-01
info =================================================================================
Small partition; changing hier depth to 1


GRCB: Performing global routing and computing cell bloats

GRCB STEP 1: Length
GRCB: Run time 0  seconds

GRCB STEP 2: Congestion

GRCB: Total routable nets: 349
GRCB: Run time 0  seconds

GRCB STEP 3: Cell Bloats
GRCB: Maximum utilization is 0.9
GRCB: GR Congestion 0 | 0
GRCB: e-Congestion 0 (0) @ 0.9
GRCB: n-Congestion 0 (0) @ 0.9
GRCB: Utilization 54%; Placeable area 2252; Cell area 1223.3; Area available for bloating 803.43
GRCB: Congested area 0% 
GRCB: Total number of local terms 857 (0, 0)
GRCB: No congestion found. No bloating will be done
GRCB: Run time 0  seconds

info PLC37: Congestion analysis took 0h:0m:0s.
info There are no cell bloat attributes. No cell bloating will be done
info PLX: Single corner placement using corner: corner_0_0
info PLX: Init timing is done in 0 sec
info =================================================================================
info PLACING CELLS using 4 cores  for 510 cells.
info PLX: 100%
info PLX: FGS (   5.0,   5.0, 2.0) SMetric=0.409 WMetric=21.1 TMetric=3.137e-01 #=74 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   2.0,   2.0, 2.0) SMetric=0.421 WMetric=21.4 TMetric=3.226e-01 #=171 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 2.0) SMetric=0.389 WMetric=21.8 TMetric=3.068e-01 #=304 RunTime=0 Mem=[ 2G 497M]
info PLX: FGS (   1.0,   1.0, 1.0) SMetric=0.108 WMetric=22.8 TMetric=2.991e-01 #=454 RunTime=0 Mem=[ 2G 497M]
info UNBLOATED SPREAD RMS ON 2x2  = 3.307120e-02
info =================================================================================
info PLX: Placer total heap increase: [0G:30M:536K]
PLX-INFO: Reset placed state of 0 cells with is_fixed_origin() true to its original value. 
Report 'placement': Placement Report
Generated on Tue Jan 3 20:07:07 2023
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [fp_mul] length units: angstrom    |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 54542.0341  | 586            | 31961632.0000 | 90852.7618  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 39206.0826  | 363            | 14231808.0000 | 29448.0453  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 51217.9662  | 148            | 7580259.0000  | 30326.0064  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 43050.5965  | 57             | 2453884.0000  | 22465.3636  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 68179.4000  | 5              | 340897.0000   | 18349.2269  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 565752.6154 | 13             | 7354784.0000  | 267264.0349 | 
--------------------------------------------------------------------------

  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  | 0
45  | 0
50  |======================================================================== 18
55  |============================ 7
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed global placement for 2 sec (CPU time: 3 sec; MEM: RSS - 304M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name use_high_spread_effort_for_response -reset
Nitro-SoC> # config_place_timing -name from_state -reset
Nitro-SoC> # config_place_timing -name congestion_effort -value low
Nitro-SoC> # config_place_timing -name do_large_cell_halo_policy
info RPT: Restoring input delay model base model for data to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data true -clock false
info RPT: Restoring input delay model base model for clock to voltage
Nitro-SoC> # set_delay_model -base_model voltage -data false -clock true
Nitro-SoC> # config_place_timing -name soft_max_timer_use_plx_for_const_net_wire_cap -reset
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info RPT: gplace complete
Nitro-SoC> # config_shell -echo_script false
info RPT: HFNS started Tue Jan 03 20:07:07 EET 2023

info RPT: Running hfns
info RPT: Hfns mode is 'ipo' 
info RPT: HfnsIpo
info RPT: Running hfns_delete
Nitro-SoC> # ipo_delete_repeaters
info UI32: performing ipo deleting repeaters  (started at Tue Jan 3 20:07:07 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Deleted buffers 1
		Deleted inverters 1
info UI33: performed ipo deleting repeaters for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1782M, PVMEM - 2637M)
info RPT: hfns_delete complete
info RPT: Running hdrc
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing  (started at Tue Jan 3 20:07:07 2023)
Small partition; changing hier depth to 1

info IPO: Procesing high fanout nets
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
		Added buffers 1
info IPO: Fixing drc
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:758m:740k] @ TA update
		Sized cells 2
		Moved cells 1
info UI33: performed ipo drc fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1782M, PVMEM - 2637M)
info RPT: hdrc complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Tue Jan 3 20:07:07 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1782M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Tue Jan 3 20:07:07 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1223.87   | 2251.96        | 1223.87      | 54.3468               | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1782M, PVMEM - 2637M)
info RPT: IPO: Drc fixed. Design utilization is 54.3468 %
Nitro-SoC> # config_place_timing -name ipo_target_utilization
info RPT: Running hfns_size
Nitro-SoC> # ipo_sweep_size -target 0.04213799999999999
info UI32: performing ipo global sizing  (started at Tue Jan 3 20:07:07 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo global sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1782M, PVMEM - 2637M)
info RPT: hfns_size complete
info RPT: IPO: Starting VR engine to activate VR-timer
Nitro-SoC> # ipo_vr_server -start true
info UI32: performing setting vr server  (started at Tue Jan 3 20:07:07 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 305M, CVMEM - 1782M, PVMEM - 2637M)
Nitro-SoC> # update_timing
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1782M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name clock_tree_latency_estimation
info RPT: Clock Latency Estimation Enabled
info RPT: Path Group Report Before Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:07 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # cg_annotate_clock_latencies add_latencies
Initializing Post-Place Latency Estimator for mode new_mode
NDR DEFAULT lcell INV_X32 cell/wire delays 21/13 distance 7518797 dist2delay ratio 4.522e-06
NDR MGC_CLK_NDR_1.0w2.0s lcell INV_X32 cell/wire delays 20/16 distance 10526316 dist2delay ratio 3.42e-06
info CTS643: No Virtual Clocks Constraining IO Ports Found
info UI33: performed CG Annotate Clock Latencies for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: Path Group Report After Latency Estimation
Nitro-SoC> # report_path_group -viol -sort wns
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:08 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name clock_tree_uncertainty_estimation
info RPT: Running hfns_size_dt
Nitro-SoC> # ipo_size_timing -target 0.01
		Sized cells 0
info UI33: performed analytical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: hfns_size_dt complete
Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:08 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: Running hfns_pipelines
info RPT: Running Pipeline optimization
Nitro-SoC> # ipo_optimize -tns -convergent f -clock f -pipelines t -add f -move f -size f
info UI32: performing ipo tns pipeline optimization  (started at Tue Jan 3 20:07:08 2023)
info IPO: Running IPO optimization with 1 loop, 1 sweep, and 60000 max targets
info UI33: performed ipo tns pipeline optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: hfns_pipelines complete
Nitro-SoC> # ipo_sweep_size -critical
info UI32: performing ipo critical sizing  (started at Tue Jan 3 20:07:08 2023)
info UI33: performed ipo critical sizing for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:08 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
info running report region utilization in global placement context: 
    - utilization = (mobile_cell_area/(row_area - obstruction_area)).
    - obstruction area include hard and soft blockages, fixed std cells, fixed macros and pads.
    - by default, cell area include all bloats associated with the cells. 


info  report_region_utilization is restricted to regions with property member_hard set to TRUE. 
Report 'temp': Region Utilization Report
Generated on Tue Jan 3 20:07:08 2023
  
--------------------------------------------------------------------------------------------------------------------------------
|                                                  Report Region Utilization                                                   |
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
|   | Partition/Region | MH | NMH | Cell Area | Placeable Area | Useable Area | Placer Utilization(%) | Silicon Utilization(%) | 
|---+------------------+----+-----+-----------+----------------+--------------+-----------------------+------------------------|
| 0 | fp_mul           | -  | -   | 1223.87   | 2251.96        | 1223.87      | 54.3468               | 49.0                   | 
--------------------------------------------------------------------------------------------------------------------------------

info UI33: performed report region utilization for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: IPO: Design utilization at hfns stage is 54.3468 %
Nitro-SoC> # get_objects root
Nitro-SoC> # set_property -name auto_ideal_fanout_threshold -value 128 root
Nitro-SoC> # update_property -name is_auto_ideal -object_type net
Nitro-SoC> # get_nets -flat -filter @is_auto_ideal && !@is_clock && @is_signal && !@is_user_ideal && !@is_dont_modify
Nitro-SoC> # place_detail -follow_drc_for 
info CHK10: Checking placement...
info UI30: performing detailed placement on partition fp_mul (started at Tue Jan 3 20:07:08 2023)

All Parameters are Set to Default Values for 'config_place_detail'

---------------------------------------------------------------------------------------------------------------------------
|                                     Non-default Parameter Values for 'place_detail'                                     |
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| Name           | Description                                                     | Value | Default       | User Defined | 
|----------------+-----------------------------------------------------------------+-------+---------------+--------------|
| follow_drc_for | Indicates that DRC with the specified routes should be followed | { }   | { pre_route } | true         | 
|                | during detailed placement. legal values (zero or more):         |       |               |              | 
|                | {detail_route, pre_route} default value: { pre_route }          |       |               |              | 
---------------------------------------------------------------------------------------------------------------------------

follow_drc_for 
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 34 cut rows, with average utilization 54.3468%, utilization with cell bloats 54.3468%.
info DP116: Legalizer has initial 509 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 509 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 0 illegal movable cells.
info Optimize displacement: 508 (99.8%) cells are moved and 0 (0.0%) cells are flipped.
info DP113: Finished legalization after 1 iterations, all movable and fixed cells are legal.
info Number of moved cells: 508. First few cells with largest displacements:
info DP110: 2.98 rows, from {184553 139926, N} to {146800 136000, FS}, cell unsigned_seq_multiplier_dut/Accumulator_reg[15].
info DP110: 2.70 rows, from {337412 338760, FS} to {306400 332000, FS}, cell unsigned_seq_multiplier_dut/B_r_reg[22].
info DP110: 2.65 rows, from {290611 85347, FS} to {258900 80000, FS}, cell a_reg[23].
info DP110: 2.63 rows, from {40501 213735, N} to {10000 220000, FS}, cell a_reg[9].
info DP110: 2.49 rows, from {145380 434910, N} to {175300 430000, N}, cell a_reg[2].
info DP111: Legalization summary: total movable cells: 509, cells moved: 508, total movement: 346.913, max movement: 2.97707, average movement: 0.682899.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 509                 | 508         | 346.913                | 2.97707      | 0.682899         | 
------------------------------------------------------------------------------------------------

info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Tue Jan 3 20:07:08 2023)
IPO-INFO: VR-server is running. Stopping VR-server
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name ipo_target_utilization -reset
info RPT: Running scan1
info RPT: Running groute1
Nitro-SoC> # ipo_flip_cell
info UI32: performing ipo flipping cells  (started at Tue Jan 3 20:07:08 2023)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info UI33: performed ipo flipping cells for 0 sec (CPU time: 0 sec; MEM: RSS - 354M, CVMEM - 1782M, PVMEM - 2637M)
Nitro-SoC> # route_global -flow turbo
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking routing...
info CHK10: Checking floorplan...
info UI30: performing global routing on partition fp_mul (started at Tue Jan 3 20:07:08 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


All Parameters are Set to Default Values for 'config_route_global'

Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start  900, step 1400, number 360
Sdb track: Routing Layer  2 (Vertical)   = start 1450, step 1900, number 260
Sdb track: Routing Layer  3 (Horizontal) = start  900, step 1400, number 360
Sdb track: Routing Layer  4 (Vertical)   = start 2550, step 2800, number 176
Sdb track: Routing Layer  5 (Horizontal) = start 2300, step 2800, number 180
Sdb track: Routing Layer  6 (Vertical)   = start 2550, step 2800, number 176
Sdb track: Routing Layer  7 (Horizontal) = start 2700, step 8000, number 63
Sdb track: Routing Layer  8 (Vertical)   = start 2950, step 8000, number 62
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99.2521 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = medium
Timing effort     = medium

Start global routing with  4  CPUs 

Built 381 nets   (0 seconds elapsed)

Initial Routing ...
At routing level  0, did     381 of     381 assigned nets;  100.0 percent of length   (0 seconds elapsed)
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Report 'route_congestion': Route Congestion Report
Generated on Tue Jan 3 20:07:08 2023
  
----------------------------------------------------------------------
|                       Congestion Statistics                        |
|----------------+-------------+-----------+-----------+-------------|
|                | X           | Y         | Via       | Total       | 
|----------------+-------------+-----------+-----------+-------------|
| Edge Count     | 416         | 432       | 819       | 1667        | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Edges | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow as %  | 0           | 0         | 0         | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Worst          | 0.75        | 0.8       | 0.210526  | 0.8         | 
|----------------+-------------+-----------+-----------+-------------|
| Average        | 0.0866337   | 0.0439856 | 0.0319876 | 0.0430037   | 
|----------------+-------------+-----------+-----------+-------------|
| Overflow Nodes | 0           | 0         | -1        | 0           | 
|----------------+-------------+-----------+-----------+-------------|
| Wire Length    | 1.99976e+07 | 1.827e+07 | 1382      | 3.82676e+07 | 
----------------------------------------------------------------------

Report 'routing': Global Routing Report
Generated on Tue Jan 3 20:07:08 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 3.83   | 0.41   | 1.81   | 1.59   | 0.01   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 10.77  | 47.41  | 41.48  | 0.33   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires               | 706.00 | 73.00  | 391.00 | 240.00 | 2.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------

  
--------------------------------------------------------------------------------------------------
|                                        Vias statistics                                         |
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
|                 | TOTAL   | via1   | via2   | via3   | via4 | via5 | via6 | via7 | via8 | via9 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Number of vias  | 1382.00 | 888.00 | 490.00 | 4.00   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Vias (%)        | 100.00  | 64.25  | 35.46  | 0.29   | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Single vias (%) | 100.00  | 100.00 | 100.00 | 100.00 | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Double vias (%) | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
|-----------------+---------+--------+--------+--------+------+------+------+------+------+------|
| Multi vias (%)  | 0.00    | 0.00   | 0.00   | 0.00   | 0    | 0    | 0    | 0    | 0    | 0    | 
--------------------------------------------------------------------------------------------------

info UI30: performing congestion analysis on partition fp_mul (started at Tue Jan 3 20:07:08 2023)

Congestion ratio stats: min = 0.03, max = 0.22, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed global routing for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: groute1 complete
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:08 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # get_tdro_congestion_score
Nitro-SoC> # analyze_congestion
info UI30: performing congestion analysis on partition fp_mul (started at Tue Jan 3 20:07:08 2023)

Congestion ratio stats: min = 0.03, max = 0.22, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 356M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Congestion metric is 0.0
Nitro-SoC> # create_property -name rpt_hfns_grp4 -object_type partition -storage sparse -data_type double -hidden true -persistent true -init 0
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name rpt_hfns_grp4 -object fp_mul -value 0.0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
info UI30: performing congestion analysis on partition fp_mul (started at Tue Jan 3 20:07:08 2023)

Congestion ratio stats: min = 0.03, max = 0.22, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: hfns complete
Nitro-SoC> # config_shell -echo_script false
info RPT: Optimization1 started Tue Jan 03 20:07:08 EET 2023

info RPT: Running pass1
info RPT: Pass1 optimization mode is 'ipo' 
info RPT: Pass1OptIpo
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # get_top_partition
Nitro-SoC> # set_property -name optimize_max_util -value 100 -objects fp_mul
Nitro-SoC> # update_cell_density_map -rect_size 16
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
info RPT: Running drc1
Nitro-SoC> # ipo_sweep_drc -max_slew 5000 -max_radius 1000u -max_cap 500 -max_fanout 48
info UI32: performing ipo drc fixing with timer  (started at Tue Jan 3 20:07:08 2023)
info IPO: Procesing high fanout nets
info IPO: Fixing drc
info UI33: performed ipo drc fixing with timer for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: drc1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Tue Jan 3 20:07:08 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1813M, PVMEM - 2637M)
info RPT: Running gtns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes  wns tns drc hold 
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode global -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info OPT260: Coarse-grain VT control is enabled in optimization for these objectives: WNS TNS DRC HOLD
info CHK10: Checking placement...
info UI32: performing optimize in global mode  (started at Tue Jan 3 20:07:08 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:07:08 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1223.87                | 54.34           | 
| Buffers, Inverters | 23.674                 | 1.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Tue Jan 3 20:07:08 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |================== 1
45  |================== 1
50  |========================================================================= 4
55  |================== 1
60  | 0
65  |================== 1
70  |================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87


info OPT18: Initial optimization with objectives: WNS TNS MAX_SLEW MAX_CAP
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep I step in 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1813M, PVMEM - 2637M)
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
Targets evaluated: 0, optimized: 0
info OPT225: Completed optimization in global mode with combined WNS and TNS objective and Sweep II step in 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1813M, PVMEM - 2637M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:789m:252k]
info OPT225: Completed optimization in global mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1813M, PVMEM - 2637M)
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:07:08 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1223.87                | 54.34           | 
| Buffers, Inverters | 23.674                 | 1.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |================== 1
45  |================== 1
50  |========================================================================= 4
55  |================== 1
60  | 0
65  |================== 1
70  |================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed optimize in global mode for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_power_optimize -coarse_vt_control_modes 
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: gtns1 complete
Nitro-SoC> # config_place_timing -name enable_feedthrough_buffering_mode
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1813M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:08 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # debug_opt -enable_prects_usq_for_tns true
info RPT: Running ltns1
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # get_config -name config_auto_learning -param enable_wns_local_optimize
Nitro-SoC> # get_config -name config_optimize -param multi_process_count
Nitro-SoC> # get_config -name config_optimize -param enable_mx
Nitro-SoC> # optimize -mode local -effort medium -objective wns tns drc
Nitro-SoC> # config_shell -echo false
info CHK10: Checking placement...
info UI32: performing optimize in local mode  (started at Tue Jan 3 20:07:08 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:07:08 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1223.87                | 54.34           | 
| Buffers, Inverters | 23.674                 | 1.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Tue Jan 3 20:07:09 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |================== 1
45  |================== 1
50  |========================================================================= 4
55  |================== 1
60  | 0
65  |================== 1
70  |================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87

INFO :: Running optimization in MEDIUM effort level

info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
info DDR: Performing initial density recovery
info DDR: Performed initial density recovery in 0 seconds (CPU: 0 seconds)
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87
info OPT226: Running optimization with 4 processes.
info OPT4: Total 0 nets evaluated, 0 optimized.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:789m:252k]
info OPT225: Completed optimization in local mode with MAX CAP objective and MAX CAP step in 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1813M, PVMEM - 2637M)
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:07:09 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1223.87                | 54.34           | 
| Buffers, Inverters | 23.674                 | 1.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |================== 1
45  |================== 1
50  |========================================================================= 4
55  |================== 1
60  | 0
65  |================== 1
70  |================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI33: performed optimize in local mode for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1813M, PVMEM - 2637M)
Nitro-SoC> # config_nitro_flow -name enable_leakage_control
Nitro-SoC> # get_config -name ref_flows/enable_leakage_control
Nitro-SoC> # config_optimize -enable_mx true -multi_process_count 4
info RPT: ltns1 complete
info RPT: Effort for area reduction is set by PLX::_area_opt_effort_pass1_ variable (high)
Nitro-SoC> # config_place_timing -name low_power_effort
info RPT: Running area1
info RPT: Running power optimization power_opt1
Nitro-SoC> # config_place_timing -name low_power_effort
Nitro-SoC> # config_shell -echo false
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 1123200
info LP: The total power for corner_0_0 corner: 1123200
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Tue Jan 3 20:07:09 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   879623 |    220415 |  | 1100037 |   23162 |  | 1123200 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   879623 |    151091 |  | 1030714 |   23162 |  | 1053876 |   93.83 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    24168 |      3303 |  |   27471 |     178 |  |   27648 |    2.46 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   855455 |    147788 |  | 1003243 |   22985 |  | 1026228 |   91.37 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   109763 |     95652 |  |  205415 |    9154 |  |  214569 |   19.10 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   745692 |     52136 |  |  797828 |   13831 |  |  811658 |   72.26 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     69324 |  |   69324 |         |  |   69324 |    6.17 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     30627 |  |   30627 |         |  |   30627 |    2.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     30627 |  |   30627 |         |  |   30627 |    2.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     38696 |  |   38696 |         |  |   38696 |    3.45 | 
-------------------------------------------------------------------------------------------

info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Tue Jan 3 20:07:09 2023)
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:07:09 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1223.87                | 54.34           | 
| Buffers, Inverters | 23.674                 | 1.05            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

Report 'gr_config': GR Config Report
Generated on Tue Jan 3 20:07:09 2023
  
------------------------------------------------------
|                  GR Configuration                  |
|--------+----------+--------+-----------+-----------|
|        | Mode     | Tracks | Min Layer | Max Layer | 
|--------+----------+--------+-----------+-----------|
| fp_mul | unfolded | 30     | 1         | 8         | 
------------------------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Predictive     | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Predictive     | Predictive     | 
--------------------------------------------------

Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |================== 1
45  |================== 1
50  |========================================================================= 4
55  |================== 1
60  | 0
65  |================== 1
70  |================== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info OPT1: Analyzing design fp_mul.
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87


info OPT7: Setting timing endpoints with negative slack (TPNS) to zero slack to allow optimization to use timing slack on sub-critical timing paths.
info OPT226: Running optimization with 4 processes.
info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:-139.1 LEAKAGE:0.023162 DYNAMIC:1.100037 AREA:1223.87

info OPT10: optimized 3 targets
SLEW:0 CAP:-139.1 LEAKAGE:0.023112 DYNAMIC:1.099929 AREA:1223.33

info OPT9: total 3 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:758m:756k]
SLEW:0 CAP:-139.1 LEAKAGE:0.023112 DYNAMIC:1.099929 AREA:1223.33

info OPT10: optimized 4 targets
SLEW:0 CAP:-139.1 LEAKAGE:0.023008 DYNAMIC:1.099865 AREA:1220.67

info OPT9: total 4 nets optimized
info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).

info OPT6: cpu [0h:0m:0s] memory [1g:758m:760k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 0 sec (CPU time: 0 sec; MEM: RSS - 365M, CVMEM - 1818M, PVMEM - 2637M)
info OPT8: Restoring correct timing at timing endpoints with negative slack (TPNS).
WNS:0 TNS:0 SLEW:0 CAP:-139.1 LEAKAGE:0.023008 DYNAMIC:1.099865 AREA:1220.67

info OPT24: optimize_max_util is set to 100% in partition fp_mul (0 density boxes are currently over utilized: max=75%).


info DUM207: optimize: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 16x16 rows.
info DUM203: optimize: created cell-density map for partition fp_mul with max-util 100 and bin-size 16x16 rows.
Report 'fp_mul': Design Report
Generated on Tue Jan 3 20:07:09 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 2     | 
| Constant Cells | 2     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 509   | 
| Unplaced Cells | 0     | 
--------------------------

  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 1     | 0.19       | 
| Inverters      | 41    | 8.05       | 
| Registers      | 176   | 34.57      | 
| Latches        | 0     | 0          | 
| Complex Cells  | 143   | 28.09      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 509   | 100        | 
---------------------------------------

  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 1220.67                | 54.2            | 
| Buffers, Inverters | 23.142                 | 1.02            | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 2251.96                | 100             | 
-----------------------------------------------------------------

  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 611   | 100        | 
| Orphaned        | 30    | 4.9        | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 362   | 59.24      | 
| 2 Fanouts       | 148   | 24.22      | 
| 3-30 Fanouts    | 70    | 11.45      | 
| 30-127 Fanouts  | 1     | 0.16       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------

info OPT221: The optimizer only reports negative slack path groups (SETUP)
Cell Density Map Utilization - 9 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  | 0
40  |============== 1
45  |============== 1
50  |========================================================================= 5
55  | 0
60  | 0
65  |============== 1
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1849M, PVMEM - 2637M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Tue Jan 3 20:07:09 2023
  
-------------------------------------------------------------------------------------------
|                                Power Summary (nanowatt)                                 |
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total   | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Entire design      |   879929 |    219936 |  | 1099865 |   23008 |  | 1122873 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all cells |   879929 |    150580 |  | 1030510 |   23008 |  | 1053518 |   93.82 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock cells      |    24168 |      3303 |  |   27471 |     178 |  |   27648 |    2.46 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data cells       |   855761 |    147277 |  | 1003039 |   22831 |  | 1025870 |   91.36 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Combinational  |   110078 |     95141 |  |  205220 |    9000 |  |  214220 |   19.08 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Registers      |   745683 |     52136 |  |  797819 |   13831 |  |  811650 |   72.28 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |       0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|                    |          |           |  |         |         |  |         |         | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
| Power of all nets  |          |     69355 |  |   69355 |         |  |   69355 |    6.18 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Clock nets       |          |     30627 |  |   30627 |         |  |   30627 |    2.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|     Clock leaves   |          |     30627 |  |   30627 |         |  |   30627 |    2.73 | 
|--------------------+----------+-----------+--+---------+---------+--+---------+---------|
|   Data nets        |          |     38728 |  |   38728 |         |  |   38728 |    3.45 | 
-------------------------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 357M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name apply_clock_offsets_for_power
info RPT: area1 complete
info RPT: Running lwns1
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets true -congestion true -messages verbose
info UI32: performing ipo wns optimization  (started at Tue Jan 3 20:07:09 2023)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 2 loops, 10 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is no-DP | GR-sever
info IPO: IpoStrategy Convergent mode is ON
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
Min length for  	layer 2		layer 3		layer 4		layer 5		layer 6		layer 7		layer 8	
				0		0		12		8	
Layer	Utilization 
2	0
3	13
4	0
5	0
6	0
7	0
8	0

edge length distribution:
layer	<2	| <4	| <6	| <8	| <10	| <12	| <14	| <16	| 
2	175	| 40	| 0	| 0	| 0	| 0	| 0	| 
3	107	| 26	| 8	| 0	| 0	| 
4	0	| 1	| 0	| 0	| 0	| 0	| 0	| 
5	0	| 0	| 0	| 0	| 0	| 
6	0	| 0	| 0	| 0	| 0	| 0	| 0	| 
7	0	| 0	| 0	| 0	| 0	| 
8	0	| 0	| 0	| 0	| 0	| 0	| 0	| 
info IPO: Created IPO_NDR_metal4_
info IPO: Best repeater per layer
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Created IPO_NDR_metal4_DOUBLE_PITCH
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Instantiated routing nodes at 929 of 936 (99.2521 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 384 nets   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ GR optimize
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Optimization
info IPO: Legalization 1
info IPO: Stopping GR-server

info IPO: GR optimize
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Instantiated routing nodes at 929 of 936 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = low
Timing effort     = low

Start refine global routing with  4  CPUs 

Built 384 nets   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ GR optimize
info IPO: Starting new GR-server

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ IPO strategy
info UI33: performed ipo wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:09 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
info RPT: lwns1 complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Tue Jan 3 20:07:09 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo true
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:09 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report 'temp' was removed
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition fp_mul (started at Tue Jan 3 20:07:09 2023)

Congestion ratio stats: min = 0.03, max = 0.22, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
info RPT: pass1 complete
Nitro-SoC> # get_top_partition
Nitro-SoC> # get_property -name rpt_hfns_grp4 -object fp_mul
info RPT: Congestion metric at hfns stage was 0.0. It will be used for convergence decision.
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo_script false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
info RPT: Target level for core timing (0p >= -50p) is satisfied.
Nitro-SoC> # config_place_timing -name high_congestion_threshold
info RPT: Target level for congestion ( NEGLIGIBLE ) is satisfied.
Nitro-SoC> # config_place_timing -name group_registers
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
info RPT: Final started Tue Jan 03 20:07:09 EET 2023

info RPT: Running final
Nitro-SoC> # ipo_vr_server -advanced_cdm true
info UI32: performing setting vr server  (started at Tue Jan 3 20:07:09 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # config_place_timing -name low_effort_io_optimization
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:09 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
info RPT: Running iowns
Nitro-SoC> # ipo_optimize -convergent false -clock_offsets false -congestion false -messages verbose
info UI32: performing ipo wns optimization  (started at Tue Jan 3 20:07:09 2023)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 1 loop, 20 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: No timing violations
info UI33: performed ipo wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:09 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
info RPT: iowns complete
info RPT: Adjusting slack margin for IO path groups to avoid more optimization
Nitro-SoC> # config_shell -echo false
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:09 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 358M, CVMEM - 1849M, PVMEM - 2637M)
info RPT: Running copt
Nitro-SoC> # get_path_groups -filter @is_special==false && @is_active==true && @is_visible==true && @weight>0 && @is_qor==true
Nitro-SoC> # config_messages -message_id UI33 -max_message 0
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_messages -message_id UI33 -max_message 0 -reset
Nitro-SoC> # ipo_optimize -convergent true -clock_offsets true -congestion false -messages verbose
info UI32: performing ipo convergent wns optimization  (started at Tue Jan 3 20:07:09 2023)
info IPO: Using GR-server mode
info IPO: Running IPO optimization with 4 loops, 5 sweeps, and 100000 max targets
info IPO: Timer is valid
info IPO: WNS = 0
info IPO: Using GR
info IPO: Feedthrough buffering is disabled
Info IPO-advanced CDM: Utilization is adjusted in 25 bins (with avg = 0.0093 and max = 0.01)
info IPO: Feedback from CDM to VR is enabled
info IPO: Minimum slack gain is set to 1.0 
info IPO: WNS optimization mode
info IPO: IpoDataTechniques technique with 
info IPO:      IpoSizeCellCriticalWithSideSlew->Pin
info IPO:      IpoMoveCell->Pin
info IPO:      IpoFitDriverTechnique
info IPO: IpoClockTechniques technique with 
info IPO:      IpoFixPipeline->Pin
info IPO:      IpoUsefulSkewTechnique
info IPO: IpoClockTechniquesUltra technique with 
info IPO:      IpoUsefulSkewPipelineTechnique
info IPO: ServerRepairMode is DP-server-preserved-wires | GR-sever-repair
info IPO: IpoStrategy Convergent mode is ON
info IPO: Changed maximum utilization to 95 %
info IPO: Relaxing convergence criteria
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Convergent mode is ON
info IPO: IpoEngineSweepPinsCriticalClockDataUltraBwd Added congestion objective
info IPO: IpoStrategy Prepare TA
info IPO: IpoStrategy TA is valid
info IPO: IpoStrategy TA is in incremental mode
info IPO: Selected default inverter INV_X8 
info IPO: Selected default buffer BUF_X8 
info IPO: Best repeater per layer
info IPO: delay         {L/D= 4.670 um/ps, C=  42.2 (  6.6) fF, T=  70.8 ps, E=  25.1 ps, L= 284 um @ metal2 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 4.039 um/ps, C=  52.5 (  6.6) fF, T=  85.6 ps, E=  30.8 ps, L= 283 um @ metal3 A=3.46 um2, BUF_X8}
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Corner corner_0_0 with RC constant: 0.000260272 @ metal4
info IPO: delay         {L/D= 5.919 um/ps, C=  85.6 ( 12.4) fF, T=  88.0 ps, E=  33.2 ps, L= 421 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: length        {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: Drc buffer:   {L/D= 4.962 um/ps, C= 183.5 ( 12.4) fF, T= 341.7 ps, E= 149.2 ps, L= 985 um @ metal4 A=6.65 um2, BUF_X16}
info IPO: delay         {L/D= 6.507 um/ps, C=  77.3 ( 25.2) fF, T=  75.3 ps, E=  25.4 ps, L= 299 um @ metal4 A=4.52 um2, INV_X16}
info IPO: DRC corner corner_0_0
info IPO: DP server is enabled
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info Found 509 movable and 0 fixed cells in partition fp_mul
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 34 cut rows, with average utilization 54.2051%, utilization with cell bloats 54.2051%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 509, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 509                 | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------

info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Legalize placement
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99.3 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = low
Timing effort     = low

Start repair & refine global routing with  4  CPUs 

Built 384 nets   (0 seconds elapsed)

Will perform 'repair' routing on 7 nets: 
          7 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 7 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Starting new GR-server

info IPO: IpoStrategy Run 1
info IPO: Run IpoEngineSweepPinsCriticalClockDataUltraBwd
info IPO: Sweep 1
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Optimization converged at [0, cg=0.00000]
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Optimization
info IPO: Legalization 1
info IPO: Placement legalization
info IPO-CDM: Monitoring 1 CDMs
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Legalize placement
info IPO: Routing legalization
info IPO: ServerRepair: Using VR-Agent to get dirty nets
info IPO: ServerRepair: Received 0 nets
INFO: Removed stale global wiring from 0 nets 
INFO: Will repair route 0 nets: 
	0 without global wiring
	0 with open pins
	0 with superflous wiring
	0 with wiring crossing blocked gcell edges
INFO: GR Server found no nets needing repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Legalize routing
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Legalization
info IPO: IpoStrategy Optimization converged at [0, wns=0, twns=0, cg=0.00000] (started at [0, wns=0, twns=0, cg=0.00000])
info IPO: IpoStrategy Optimization target is met at [0, wns=0, twns=0, cg=0.00000]
info IPO: t:e:o 0:0:0
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: IpoDataTechniques t:e:o 0:0:0
info IPO: IpoSizeCellCriticalWithSideSlew->Pin t:e:o 0:0:0
info IPO: IpoMoveCell->Pin t:e:o 0:0:0
info IPO: IpoFitDriverTechnique t:e:o 0:0:0
info IPO: IpoClockTechniques t:e:o 0:0:0
info IPO: IpoFixPipeline->Pin t:e:o 0:0:0
info IPO: IpoUsefulSkewTechnique t:e:o 0:0:0
info IPO: IpoClockTechniquesUltra t:e:o 0:0:0
info IPO: IpoUsefulSkewPipelineTechnique t:e:o 0:0:0
info IPO: Stopping GR-server

info IPO: Final legalization
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Final legalization
info IPO: Congestion is 0.00000
info IPO: GR repair
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------

Setting up data structures; grid size small
Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 929 of 936 (99 %) potential locations.
Completed initial data structure setup   (0 seconds elapsed)
 xOrig 0 xHi 494004 xStep 57000 colHi 9
 yOrig 0 yHi 504004 yStep 42000 rowHi 13

Congestion effort = medium
Timing effort     = medium

Start repair & refine global routing with  4  CPUs 

Built 384 nets   (0 seconds elapsed)

Will perform 'repair' routing on 4 nets: 
          4 without global routing
          0 with open pins  
          0 with antenna wires
          0 with blocked gcell edges 
          0 corrupted
.
Cleaned up Congestion Map loads   (0 seconds elapsed)

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (0 seconds elapsed)

Repair Routed 4 nets       (0 seconds elapsed)
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ GR repair
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ Update timing
info IPO: SETUP WNS:0 TWNS:0
info IPO: Total [0h:0m:0s], cpu [0h:0m:0s], memory [1g:789m:272k] @ IPO strategy
info UI33: performed ipo convergent wns optimization for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # get_path_groups _self_loop_ -quiet
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:09 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1849M, PVMEM - 2637M)
info RPT: copt complete
Nitro-SoC> # ipo_vr_server -purge true
info UI32: performing setting vr server  (started at Tue Jan 3 20:07:09 2023)
info UI33: performed setting vr server for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:10 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # report_path_group -violators_only -sort wns
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:10 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
info UI54: redirecting output of create_property to /dev/null
Nitro-SoC> # config_shell -echo false
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1849M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1849M, PVMEM - 2637M)
info UI78: report 'tmp' was removed
info UI78: report 'temp' was removed
info UI30: performing congestion analysis on partition fp_mul (started at Tue Jan 3 20:07:10 2023)

Congestion ratio stats: min = 0.03, max = 0.22, mean = 0.12 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI33: performed congestion analysis for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1849M, PVMEM - 2637M)
info RPT: final complete
info RPT: Stopping after final
Nitro-SoC> # get_config -name config_auto_learning -param apply_setup_slack_margins
Nitro-SoC> # get_root
Nitro-SoC> # get_property -name mxdb.design_state.netlist -object root
Nitro-SoC> # config_cell_density_map_colors -ignore_bloats true
Nitro-SoC> # factorize_pin_offsets -monitor false
Monitoring of offsets is now disabled
info UI33: performed cts pin offset factorize for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
info RPT: Restoring properties of path groups
info RPT: Number of path groups 9
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:10 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 361M, CVMEM - 1849M, PVMEM - 2637M)
info RPT: Restoring corners
Nitro-SoC> # config_prects_corners -mode reset
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # report_analysis_corner
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> # report_path_group -violators_only -sort wns
info TA_CMDS6300: Running Multi-Core Timing Analysis using 4 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:10 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (nano)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo_script false
info UI78: report '_app_info_' was removed
Nitro-SoC> # config_shell -echo_script false
info RPT: SUMMARY
STAGE                          ELAPSED %  UTIL %     WNS|COREWNS ps  CORETNS ns GRWL       CONG      
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Init                           0          54.1      
Seed placement                 17         54.1      
Global placement               58         54.3      
HFNS                           8          54.3             0|0       0          3.83       0.00000   
Optimization1                  17         54.2             0|0       0          3.83       0.00000   
Final                          0          54.2             0|0       0          3.84       NEGLIGIBLE
------------------------------ ---------- ---------- --------------- ---------- ---------- ----------
Total time                     0:0:7
Normalized cpu (3.0GHz)        0:0:5
warning    SCAN_SPEC_CHECK
Nitro-SoC> # config_shell -echo_script false
Nitro-SoC> # config_place_timing -name net_delay_model
Nitro-SoC> # config_shell -echo_script true
Nitro-SoC> # write_db -data design -file dbs/place.db
Nitro-SoC> # save_db -directory dbs/place.db -overwrite true -data design -cpus 4 -description 
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/dbs/place.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Tue Jan 03 20:07:10 EET 2023
Report 'application': Application Report
Generated on Tue Jan 3 20:07:10 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1849                                                         | 
| Heap memory (MBytes)     | 1306                                                         | 
| Resident memory (MBytes) | 362                                                          | 
| CPU time (minutes)       | 0.18                                                         | 
| Elapsed time (minutes)   | 1.35                                                         | 
| Load Averages            | 0.95 0.80 0.44                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 18911                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/     | 
|                          work/.nitro_tmp_localhost.localdomain_18911                  | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Tue Jan 03 20:07:10 EET 2023
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/place_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Tue Jan 3 20:07:10 2023
  
------------------------------------------------------
| MCMM variability report for design 'fp_mul' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1849M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:10 2023
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1849M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1849M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:10 2023
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1849M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 109       109             | 
| 0.2500 - 0.4990 2         111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 362M, CVMEM - 1849M, PVMEM - 2637M)
NRF info: Writing Detailed Setup Timing Path Reports Tue Jan 03 20:07:10 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/place_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Tue Jan 03 20:07:10 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/place_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Tue Jan 03 20:07:10 EET 2023
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/place_timing_drc.rpt
NRF info: Writing Physical Reports Tue Jan 03 20:07:10 EET 2023
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/place_physical.rpt
NRF info: Writing Power Reports Tue Jan 03 20:07:11 EET 2023
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/place_power.rpt
Report 'report_power_summary': Power
Generated on Tue Jan 3 20:07:11 2023
  
---------------------------------------------------------------------------
|                        Power Summary (nanowatt)                         |
|-------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total   Percent | 
|-------------------------------------------------------------------------|
| Entire design        880022    219963  1099985   23008  1122994  100.00 | 
|                                                                         | 
| Power of all cells   880022    150580  1030603   23008  1053611   93.82 | 
|   Clock cells         24168      3303    27471     178    27648    2.46 | 
|   Data cells         855835    147277  1003112   22831  1025943   91.36 | 
|     Combinational    110079     95141   205220    9000   214220   19.08 | 
|     Registers        745683     52136   797819   13831   811650   72.28 | 
|     Macros                0         0        0       0        0    0.00 | 
|     Physical              0         0        0       0        0    0.00 | 
|                                                                         | 
| Power of all nets               69382    69382            69382    6.18 | 
|   Clock nets                    30628    30628            30628    2.73 | 
|     Clock leaves                30628    30628            30628    2.73 | 
|   Data nets                     38754    38754            38754    3.45 | 
---------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 364M, CVMEM - 1849M, PVMEM - 2637M)
-----------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI   Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold none leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Tue Jan 03 20:07:11 EET 2023
Nitro-SoC> # get_config -name config_auto_learning -param store_place_locations
Nitro-SoC> # get_config -name config_auto_learning -param store_setup_violations
info UI33: performed source of flow_scripts/1_place.tcl for 8 sec (CPU time: 7 sec; MEM: RSS - 364M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> 
report_placement
write_db -file db/place.db

Report 'placement': Placement Report
Generated on Tue Jan 3 20:07:37 2023
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [fp_mul] length units: angstrom    |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 58084.6581  | 585            | 33979525.0000 | 91658.1799  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 41352.6243  | 362            | 14969650.0000 | 29524.8384  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 56232.4324  | 148            | 8322400.0000  | 31461.4747  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 49874.1228  | 57             | 2842825.0000  | 22032.0510  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 75000.0000  | 4              | 300000.0000   | 33117.0462  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 538903.5714 | 14             | 7544650.0000  | 287186.6756 | 
--------------------------------------------------------------------------

Pin Count Statistics, Min:  2
Pin Count Statistics, Max:  65
Pin Count Statistics, Avg:  3.07692
Pin Count Statistics, Sum:  1800
  
--------------------------------------------------
|           Placement Area Statistics            |
|--------------------------------------+---------|
|                                      | Value   | 
|--------------------------------------+---------|
| Total Instance count                 | 511     | 
|--------------------------------------+---------|
| Total Leaf-cells in the netlist      | 509     | 
|--------------------------------------+---------|
| Total Number of Buf+Inv              | 42      | 
|--------------------------------------+---------|
| Total Number of Macros               | 0       | 
|--------------------------------------+---------|
| Total Number of Pads                 | 0       | 
|--------------------------------------+---------|
| Total Utilized Area (sq micron)      | 1220.67 | 
|--------------------------------------+---------|
| Total Macro+Pad Area (sq micron)     | 0       | 
|--------------------------------------+---------|
| Total Logic Area (sq micron)         | 1220.67 | 
|--------------------------------------+---------|
| Total Physical-Only Area (sq micron) | 0       | 
|--------------------------------------+---------|
| Total Buf+Inv Area (sq micron)       | 23.142  | 
|--------------------------------------+---------|
| Total Placeable Row Area (sq micron) | 2251.96 | 
|--------------------------------------+---------|
| Logic Cell Utilization (%)           | 54.2    | 
|--------------------------------------+---------|
| Silicon Area Utilization (%)         | 49.02   | 
--------------------------------------------------

  
-----------------------------------------------------------------------------------------------------------
|                                      Cell and Row Site Statistics                                       |
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| Site Name                        | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 34        | 8466       | 509          | 0           | 0              | 
-----------------------------------------------------------------------------------------------------------

  
Cell Density Map Utilization - 9 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  | 0
40  |============== 1
45  |============== 1
50  |========================================================================= 5
55  | 0
60  | 0
65  |============== 1
70  |============== 1
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/db/place.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1849M, PVMEM - 2637M)
Nitro-SoC> create_pg_ports -net {VDD VSS}
source flow_scripts/2_clock.tcl > LOGs/clock.log

info UI33: performed Create PG ports for 0 sec (CPU time: 0 sec; MEM: RSS - 368M, CVMEM - 1849M, PVMEM - 2637M)
info UI54: redirecting output of source to LOGs/clock.log
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/clock_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Tue Jan 3 20:07:59 2023
  
------------------------------------------------------
| MCMM variability report for design 'fp_mul' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1788M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:59 2023
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1788M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1788M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:07:59 2023
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1788M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 351M, CVMEM - 1788M, PVMEM - 2637M)
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/clock_max_timing_paths.rpt
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/clock_min_timing_paths.rpt
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/clock_timing_drc.rpt
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/clock_physical.rpt
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/clock_power.rpt
Report 'report_power_summary': Power
Generated on Tue Jan 3 20:07:59 2023
  
---------------------------------------------------------------------------
|                        Power Summary (nanowatt)                         |
|-------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total   Percent | 
|-------------------------------------------------------------------------|
| Entire design        731620    263497   995117   23759  1018876  100.00 | 
|                                                                         | 
| Power of all cells   731620    162640   894260   23759   918019   90.10 | 
|   Clock cells         50666     14577    65243     665    65908    6.47 | 
|   Data cells         680950    148063   829013   23094   852107   83.63 | 
|     Combinational    113247     95927   209174    9264   218437   21.44 | 
|     Registers        567694     52136   619831   13831   633661   62.19 | 
|     Macros                0         0        0       0        0    0.00 | 
|     Physical              0         0        0       0        0    0.00 | 
|                                                                         | 
| Power of all nets              100856   100856           100856    9.90 | 
|   Clock nets                    61086    61086            61086    6.00 | 
|     Clock leaves                60040    60040            60040    5.89 | 
|   Data nets                     39771    39771            39771    3.90 | 
---------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 353M, CVMEM - 1788M, PVMEM - 2637M)
-----------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI   Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold none leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> write_db -file db/clock.db

info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/db/clock.db'.
info Writing libraries...
info Writing design...
info Writing partitions...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 355M, CVMEM - 1788M, PVMEM - 2637M)

Reporting modified CTS Tcl variables 
---------------------------------------------------------------------------------------------
 Name                                       | Value      | Default    | Type    | Description
---------------------------------------------------------------------------------------------
 cts_intrinsic_repeater_delay_new           | true       | true       | Boolean | Compute intrinsic repeater delay using the same method than the ideal slew routine
*cts_vr_cdm_overlap_free                    | true       | false      | Boolean | Enable the Overlap-Free feature of VR::CDM to avoid overlaps between CTS cells
---------------------------------------------------------------------------------------------
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info TA_CMDS6300: Running Multi-Core Timing Analysis using 2 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info CTS303: A 99um clock net has a latency lower bound of 11ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:CLKBUF_X3 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS303: A 99um clock net has a latency lower bound of 3ps in mode new_mode corner corner_0_0 using NangateOpenCellLibrary.macro:INV_X32 library cell and MGC_CLK_NDR_1.0w2.0s NDR.
info CTS297: Initialization: CPU time(0 seconds)  Heap(1782M)
info CTS567: Creating Clock Tree Analyzer Cockpit Table.
info CTS574: Processing root pins.
info CTS575: Found 1 root pins.
info CTS568: 1 clock source(s) found.
info CTS576: Found 1 clock source pins.
info CTS564: Loading data for clocks.
Nitro-SoC> source flow_scripts/3_route.tcl > LOGs/route.log
info UI54: redirecting output of source to LOGs/route.log
info UI54: redirecting output of report_route_nets to /dev/null
info UI54: redirecting output of check_lvs -nets $tdro::env::data_nets -name gr_lvs -global -quiet to /dev/null
info UI54: redirecting output of report_route_nets to /dev/null
info UI54: redirecting output of report_route_nets to /dev/null
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/route_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Tue Jan 3 20:10:17 2023
  
------------------------------------------------------
| MCMM variability report for design 'fp_mul' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:17 2023
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:10:17 2023
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 386M, CVMEM - 1788M, PVMEM - 2637M)
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/route_max_timing_paths.rpt
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/route_min_timing_paths.rpt
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/route_timing_drc.rpt
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/route_physical.rpt
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/route_power.rpt
Report 'report_power_summary': Power
Generated on Tue Jan 3 20:10:18 2023
  
--------------------------------------------------------------------------
|                        Power Summary (nanowatt)                        |
|------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total  Percent | 
|------------------------------------------------------------------------|
| Entire design        719718    237698   957415   23759  981174  100.00 | 
|                                                                        | 
| Power of all cells   719718    162640   882358   23759  906117   92.35 | 
|   Clock cells         49814     14577    64391     665   65056    6.63 | 
|   Data cells         669888    148063   817952   23094  841046   85.72 | 
|     Combinational    113345     95927   209272    9264  218535   22.27 | 
|     Registers        556533     52136   608670   13831  622500   63.44 | 
|     Macros                0         0        0       0       0    0.00 | 
|     Physical              0         0        0       0       0    0.00 | 
|                                                                        | 
| Power of all nets               75058    75058           75058    7.65 | 
|   Clock nets                    40353    40353           40353    4.11 | 
|     Clock leaves                39767    39767           39767    4.05 | 
|   Data nets                     34705    34705           34705    3.54 | 
--------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 387M, CVMEM - 1788M, PVMEM - 2637M)
------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI    Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold delay leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
------------------------------------------------------------------------------------------------------------------------------------------------

Nitro-SoC> report_timing
 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[22]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[22] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  | Cell      | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                                               |           | Rise |  0.0000 | 0.0000 | 0.0000 | 0.129434 | 1.42116  | 1.5506    |         | 1       | 64.1964  | c    | K        | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/A                       | CLKBUF_X3 | Rise |  0.0000 | 0.0000 | 0.0000 |          | 1.42116  |           |         |         |          | F    |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/Z                       | CLKBUF_X3 | Rise |  0.0630 | 0.0630 | 0.0420 | 22.5802  | 26.6267  | 49.2069   |         | 17      | 64.1964  | F    | K        | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_tid1__c3_tid1__c88/A                       | CLKBUF_X1 | Rise |  0.0660 | 0.0030 | 0.0420 |          | 0.77983  |           |         |         |          | F    |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_tid1__c3_tid1__c88/Z                       | CLKBUF_X1 | Rise |  0.1540 | 0.0880 | 0.0530 | 4.71741  | 16.6139  | 21.3313   |         | 10      | 59.2969  | F    | K        | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| Data Path:                                           |           |      |         |        |        |          |          |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    mul_start_reg/CK                                  | DFF_X1    | Rise |  0.1550 | 0.0010 | 0.0530 |          | 0.949653 |           |         |         |          | F    |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    mul_start_reg/Q                                   | DFF_X1    | Rise |  0.2570 | 0.1020 | 0.0100 | 0.380816 | 2.36758  | 2.7484    |         | 2       | 53.5491  | F    |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/start_s               |           | Rise |  0.2570 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          | CLKBUF_X3 | Rise |  0.2570 | 0.0000 | 0.0100 |          | 1.42116  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          | CLKBUF_X3 | Rise |  0.3850 | 0.1280 | 0.0970 | 33.7663  | 89.9626  | 123.729   |         | 48      | 53.5491  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_119/A             | INV_X1    | Rise |  0.3960 | 0.0110 | 0.0980 |          | 1.70023  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_119/ZN            | INV_X1    | Fall |  0.4850 | 0.0890 | 0.0550 | 17.1341  | 22.0355  | 39.1696   |         | 24      | 53.1473  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_24/A1             | AND2_X1   | Fall |  0.4860 | 0.0010 | 0.0550 |          | 0.874832 |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_24/ZN             | AND2_X1   | Fall |  0.6070 | 0.1210 | 0.0630 | 18.6655  | 38.9811  | 57.6466   |         | 24      | 62.0536  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_25/B2             | AOI22_X1  | Fall |  0.6100 | 0.0030 | 0.0630 |          | 1.52031  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_25/ZN             | AOI22_X1  | Rise |  0.6780 | 0.0680 | 0.0310 | 0.239344 | 1.70023  | 1.93957   |         | 1       | 62.0536  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_26/A              | INV_X1    | Rise |  0.6780 | 0.0000 | 0.0310 |          | 1.70023  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_26/ZN             | INV_X1    | Fall |  0.6930 | 0.0150 | 0.0110 | 0.482897 | 3.26108  | 3.74398   |         | 2       | 62.0536  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/p_0[0]            |           | Fall |  0.6930 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          | NAND2_X1  | Fall |  0.6930 | 0.0000 | 0.0110 |          | 1.5292   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          | NAND2_X1  | Rise |  0.7210 | 0.0280 | 0.0200 | 1.06041  | 5.54986  | 6.61027   |         | 3       | 60.7254  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          | AOI21_X1  | Rise |  0.7210 | 0.0000 | 0.0200 |          | 1.647    |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          | AOI21_X1  | Fall |  0.7460 | 0.0250 | 0.0140 | 1.03354  | 3.90347  | 4.93701   |         | 2       | 60.7254  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_119/A           | OAI21_X1  | Fall |  0.7460 | 0.0000 | 0.0140 |          | 1.51857  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          | OAI21_X1  | Rise |  0.7690 | 0.0230 | 0.0200 | 0.34282  | 1.6642   | 2.00702   |         | 1       | 53.1473  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          | NAND2_X1  | Rise |  0.7690 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          | NAND2_X1  | Fall |  0.7920 | 0.0230 | 0.0130 | 0.987364 | 3.84775  | 4.83512   |         | 2       | 59.9442  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          | OAI22_X1  | Fall |  0.7920 | 0.0000 | 0.0130 |          | 1.55047  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          | OAI22_X1  | Rise |  0.8610 | 0.0690 | 0.0530 | 1.07678  | 5.49545  | 6.57222   |         | 3       | 59.9442  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          | NOR3_X1   | Rise |  0.8610 | 0.0000 | 0.0530 |          | 1.6163   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          | NOR3_X1   | Fall |  0.8780 | 0.0170 | 0.0150 | 0.197244 | 1.60595  | 1.80319   |         | 1       | 59.9442  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          | NOR4_X1   | Fall |  0.8780 | 0.0000 | 0.0150 |          | 1.55423  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          | NOR4_X1   | Rise |  1.0240 | 0.1460 | 0.1000 | 2.29366  | 5.49606  | 7.78971   |         | 3       | 59.9442  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           | NOR3_X1   | Rise |  1.0250 | 0.0010 | 0.1000 |          | 1.6163   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           | NOR3_X1   | Fall |  1.0420 | 0.0170 | 0.0230 | 0.317673 | 1.60595  | 1.92362   |         | 1       | 53.1473  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           | NOR4_X1   | Fall |  1.0420 | 0.0000 | 0.0230 |          | 1.55423  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           | NOR4_X1   | Rise |  1.1800 | 0.1380 | 0.0910 | 1.26153  | 5.49545  | 6.75697   |         | 3       | 53.1473  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_83/A3           | NOR3_X1   | Rise |  1.1800 | 0.0000 | 0.0910 |          | 1.6163   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_83/ZN           | NOR3_X1   | Fall |  1.2000 | 0.0200 | 0.0230 | 0.981264 | 1.60595  | 2.58721   |         | 1       | 50.8705  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_75/A4           | NOR4_X1   | Fall |  1.2000 | 0.0000 | 0.0230 |          | 1.55423  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_75/ZN           | NOR4_X1   | Rise |  1.3580 | 0.1580 | 0.1080 | 3.00252  | 5.60923  | 8.61175   |         | 3       | 50.8705  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_74/A            | INV_X1    | Rise |  1.3590 | 0.0010 | 0.1080 |          | 1.70023  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_74/ZN           | INV_X1    | Fall |  1.3670 | 0.0080 | 0.0210 | 0.372882 | 1.63225  | 2.00513   |         | 1       | 55.0781  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_71/C1           | AOI221_X1 | Fall |  1.3670 | 0.0000 | 0.0210 |          | 1.38349  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_71/ZN           | AOI221_X1 | Rise |  1.4450 | 0.0780 | 0.0660 | 1.22656  | 3.90286  | 5.12942   |         | 2       | 55.0781  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_70/A            | OAI21_X1  | Rise |  1.4450 | 0.0000 | 0.0660 |          | 1.67072  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_70/ZN           | OAI21_X1  | Fall |  1.4760 | 0.0310 | 0.0170 | 0.94571  | 1.70023  | 2.64594   |         | 1       | 64.1964  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_69/A            | INV_X1    | Fall |  1.4760 | 0.0000 | 0.0170 |          | 1.54936  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_69/ZN           | INV_X1    | Rise |  1.5030 | 0.0270 | 0.0160 | 0.880742 | 4.83954  | 5.72028   |         | 3       | 64.1964  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_68/A3           | NOR3_X1   | Rise |  1.5030 | 0.0000 | 0.0160 |          | 1.6163   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_68/ZN           | NOR3_X1   | Fall |  1.5170 | 0.0140 | 0.0100 | 0.428094 | 1.65842  | 2.08652   |         | 1       | 64.1964  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_65/B            | AOI211_X1 | Fall |  1.5170 | 0.0000 | 0.0100 |          | 1.47055  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_65/ZN           | AOI211_X1 | Rise |  1.5910 | 0.0740 | 0.0460 | 0.439833 | 2.57361  | 3.01344   |         | 1       | 64.1964  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_64/B            | XNOR2_X1  | Rise |  1.5910 | 0.0000 | 0.0460 |          | 2.57361  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_64/ZN           | XNOR2_X1  | Rise |  1.6370 | 0.0460 | 0.0180 | 0.332672 | 1.12828  | 1.46095   |         | 1       | 64.1964  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[23]  |           | Rise |  1.6370 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/Accumulator_reg[22]/D | DFFR_X1   | Rise |  1.6370 | 0.0000 | 0.0180 |          | 1.12828  |           |         |         |          | F    |          | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[22]/CK 

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   | Cell      | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|-------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                                                |           | Rise |  0.0000 | 0.0000 | 0.0000 | 0.129434 | 1.24879  | 1.37822   |         | 1       | 64.1964  | c    | K        | 
|-------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/A                        | CLKBUF_X3 | Rise |  0.0000 | 0.0000 | 0.0000 |          | 1.42116  |           |         |         |          | F    |          | 
|-------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/Z                        | CLKBUF_X3 | Rise |  0.0610 | 0.0610 | 0.0400 | 22.5802  | 24.0289  | 46.6092   |         | 17      | 64.1964  | F    | K        | 
|-------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0  |           | Rise |  0.0610 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/Accumulator_reg[22]/CK | DFFR_X1   | Rise |  0.0620 | 0.0010 | 0.0400 |          | 0.976605 |           |         |         |          | F    |          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------
|                                           | Time    | Total  | 
|-------------------------------------------+---------+--------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|-------------------------------------------+---------+--------|
| target clock cycle shift                  |  2.0000 | 2.0000 | 
|-------------------------------------------+---------+--------|
| target clock propagated network latency   |  0.0620 | 2.0620 | 
|-------------------------------------------+---------+--------|
| library setup check                       | -0.0310 | 2.0310 | 
|-------------------------------------------+---------+--------|
| data required time                        |  2.0310 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| data required time                        |  2.0310 |        | 
|-------------------------------------------+---------+--------|
| data arrival time                         | -1.6370 |        | 
|-------------------------------------------+---------+--------|
| pessimism                                 |  0.0020 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| slack                                     |  0.3960 |        | 
----------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1789M, PVMEM - 2637M)
Nitro-SoC> write_db -file db/route.db
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/db/route.db'.
info Writing libraries...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1789M, PVMEM - 2637M)
Nitro-SoC> report_timing -max_delay

report_timing -min_delay

report_power
report_placement

 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[22]/D 
  
 Path Start Point : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[22] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  | Cell      | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                                               |           | Rise |  0.0000 | 0.0000 | 0.0000 | 0.129434 | 1.42116  | 1.5506    |         | 1       | 64.1964  | c    | K        | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/A                       | CLKBUF_X3 | Rise |  0.0000 | 0.0000 | 0.0000 |          | 1.42116  |           |         |         |          | F    |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/Z                       | CLKBUF_X3 | Rise |  0.0630 | 0.0630 | 0.0420 | 22.5802  | 26.6267  | 49.2069   |         | 17      | 64.1964  | F    | K        | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_tid1__c3_tid1__c88/A                       | CLKBUF_X1 | Rise |  0.0660 | 0.0030 | 0.0420 |          | 0.77983  |           |         |         |          | F    |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_tid1__c3_tid1__c88/Z                       | CLKBUF_X1 | Rise |  0.1540 | 0.0880 | 0.0530 | 4.71741  | 16.6139  | 21.3313   |         | 10      | 59.2969  | F    | K        | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| Data Path:                                           |           |      |         |        |        |          |          |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    mul_start_reg/CK                                  | DFF_X1    | Rise |  0.1550 | 0.0010 | 0.0530 |          | 0.949653 |           |         |         |          | F    |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    mul_start_reg/Q                                   | DFF_X1    | Rise |  0.2570 | 0.1020 | 0.0100 | 0.380816 | 2.36758  | 2.7484    |         | 2       | 53.5491  | F    |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/start_s               |           | Rise |  0.2570 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/A          | CLKBUF_X3 | Rise |  0.2570 | 0.0000 | 0.0100 |          | 1.42116  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/hfn_ipo_c3/Z          | CLKBUF_X3 | Rise |  0.3850 | 0.1280 | 0.0970 | 33.7663  | 89.9626  | 123.729   |         | 48      | 53.5491  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_119/A             | INV_X1    | Rise |  0.3960 | 0.0110 | 0.0980 |          | 1.70023  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_119/ZN            | INV_X1    | Fall |  0.4850 | 0.0890 | 0.0550 | 17.1341  | 22.0355  | 39.1696   |         | 24      | 53.1473  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_24/A1             | AND2_X1   | Fall |  0.4860 | 0.0010 | 0.0550 |          | 0.874832 |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_24/ZN             | AND2_X1   | Fall |  0.6070 | 0.1210 | 0.0630 | 18.6655  | 38.9811  | 57.6466   |         | 24      | 62.0536  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_25/B2             | AOI22_X1  | Fall |  0.6100 | 0.0030 | 0.0630 |          | 1.52031  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_25/ZN             | AOI22_X1  | Rise |  0.6780 | 0.0680 | 0.0310 | 0.239344 | 1.70023  | 1.93957   |         | 1       | 62.0536  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_26/A              | INV_X1    | Rise |  0.6780 | 0.0000 | 0.0310 |          | 1.70023  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_1_26/ZN             | INV_X1    | Fall |  0.6930 | 0.0150 | 0.0110 | 0.482897 | 3.26108  | 3.74398   |         | 2       | 62.0536  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/p_0[0]            |           | Fall |  0.6930 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_122/A1          | NAND2_X1  | Fall |  0.6930 | 0.0000 | 0.0110 |          | 1.5292   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_122/ZN          | NAND2_X1  | Rise |  0.7210 | 0.0280 | 0.0200 | 1.06041  | 5.54986  | 6.61027   |         | 3       | 60.7254  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_120/B1          | AOI21_X1  | Rise |  0.7210 | 0.0000 | 0.0200 |          | 1.647    |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_120/ZN          | AOI21_X1  | Fall |  0.7460 | 0.0250 | 0.0140 | 1.03354  | 3.90347  | 4.93701   |         | 2       | 60.7254  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_119/A           | OAI21_X1  | Fall |  0.7460 | 0.0000 | 0.0140 |          | 1.51857  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_119/ZN          | OAI21_X1  | Rise |  0.7690 | 0.0230 | 0.0200 | 0.34282  | 1.6642   | 2.00702   |         | 1       | 53.1473  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_118/A2          | NAND2_X1  | Rise |  0.7690 | 0.0000 | 0.0200 |          | 1.6642   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_118/ZN          | NAND2_X1  | Fall |  0.7920 | 0.0230 | 0.0130 | 0.987364 | 3.84775  | 4.83512   |         | 2       | 59.9442  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_117/B2          | OAI22_X1  | Fall |  0.7920 | 0.0000 | 0.0130 |          | 1.55047  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_117/ZN          | OAI22_X1  | Rise |  0.8610 | 0.0690 | 0.0530 | 1.07678  | 5.49545  | 6.57222   |         | 3       | 59.9442  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_111/A3          | NOR3_X1   | Rise |  0.8610 | 0.0000 | 0.0530 |          | 1.6163   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_111/ZN          | NOR3_X1   | Fall |  0.8780 | 0.0170 | 0.0150 | 0.197244 | 1.60595  | 1.80319   |         | 1       | 59.9442  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_103/A4          | NOR4_X1   | Fall |  0.8780 | 0.0000 | 0.0150 |          | 1.55423  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          | NOR4_X1   | Rise |  1.0240 | 0.1460 | 0.1000 | 2.29366  | 5.49606  | 7.78971   |         | 3       | 59.9442  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_97/A3           | NOR3_X1   | Rise |  1.0250 | 0.0010 | 0.1000 |          | 1.6163   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_97/ZN           | NOR3_X1   | Fall |  1.0420 | 0.0170 | 0.0230 | 0.317673 | 1.60595  | 1.92362   |         | 1       | 53.1473  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_89/A4           | NOR4_X1   | Fall |  1.0420 | 0.0000 | 0.0230 |          | 1.55423  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN           | NOR4_X1   | Rise |  1.1800 | 0.1380 | 0.0910 | 1.26153  | 5.49545  | 6.75697   |         | 3       | 53.1473  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_83/A3           | NOR3_X1   | Rise |  1.1800 | 0.0000 | 0.0910 |          | 1.6163   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_83/ZN           | NOR3_X1   | Fall |  1.2000 | 0.0200 | 0.0230 | 0.981264 | 1.60595  | 2.58721   |         | 1       | 50.8705  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_75/A4           | NOR4_X1   | Fall |  1.2000 | 0.0000 | 0.0230 |          | 1.55423  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_75/ZN           | NOR4_X1   | Rise |  1.3580 | 0.1580 | 0.1080 | 3.00252  | 5.60923  | 8.61175   |         | 3       | 50.8705  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_74/A            | INV_X1    | Rise |  1.3590 | 0.0010 | 0.1080 |          | 1.70023  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_74/ZN           | INV_X1    | Fall |  1.3670 | 0.0080 | 0.0210 | 0.372882 | 1.63225  | 2.00513   |         | 1       | 55.0781  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_71/C1           | AOI221_X1 | Fall |  1.3670 | 0.0000 | 0.0210 |          | 1.38349  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_71/ZN           | AOI221_X1 | Rise |  1.4450 | 0.0780 | 0.0660 | 1.22656  | 3.90286  | 5.12942   |         | 2       | 55.0781  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_70/A            | OAI21_X1  | Rise |  1.4450 | 0.0000 | 0.0660 |          | 1.67072  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_70/ZN           | OAI21_X1  | Fall |  1.4760 | 0.0310 | 0.0170 | 0.94571  | 1.70023  | 2.64594   |         | 1       | 64.1964  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_69/A            | INV_X1    | Fall |  1.4760 | 0.0000 | 0.0170 |          | 1.54936  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_69/ZN           | INV_X1    | Rise |  1.5030 | 0.0270 | 0.0160 | 0.880742 | 4.83954  | 5.72028   |         | 3       | 64.1964  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_68/A3           | NOR3_X1   | Rise |  1.5030 | 0.0000 | 0.0160 |          | 1.6163   |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_68/ZN           | NOR3_X1   | Fall |  1.5170 | 0.0140 | 0.0100 | 0.428094 | 1.65842  | 2.08652   |         | 1       | 64.1964  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_65/B            | AOI211_X1 | Fall |  1.5170 | 0.0000 | 0.0100 |          | 1.47055  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_65/ZN           | AOI211_X1 | Rise |  1.5910 | 0.0740 | 0.0460 | 0.439833 | 2.57361  | 3.01344   |         | 1       | 64.1964  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_64/B            | XNOR2_X1  | Rise |  1.5910 | 0.0000 | 0.0460 |          | 2.57361  |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/i_64/ZN           | XNOR2_X1  | Rise |  1.6370 | 0.0460 | 0.0180 | 0.332672 | 1.12828  | 1.46095   |         | 1       | 64.1964  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[23]  |           | Rise |  1.6370 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/Accumulator_reg[22]/D | DFFR_X1   | Rise |  1.6370 | 0.0000 | 0.0180 |          | 1.12828  |           |         |         |          | F    |          | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[22]/CK 

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   | Cell      | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|-------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                                                |           | Rise |  0.0000 | 0.0000 | 0.0000 | 0.129434 | 1.24879  | 1.37822   |         | 1       | 64.1964  | c    | K        | 
|-------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/A                        | CLKBUF_X3 | Rise |  0.0000 | 0.0000 | 0.0000 |          | 1.42116  |           |         |         |          | F    |          | 
|-------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/Z                        | CLKBUF_X3 | Rise |  0.0610 | 0.0610 | 0.0400 | 22.5802  | 24.0289  | 46.6092   |         | 17      | 64.1964  | F    | K        | 
|-------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0  |           | Rise |  0.0610 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|-------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/Accumulator_reg[22]/CK | DFFR_X1   | Rise |  0.0620 | 0.0010 | 0.0400 |          | 0.976605 |           |         |         |          | F    |          | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------
|                                           | Time    | Total  | 
|-------------------------------------------+---------+--------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|-------------------------------------------+---------+--------|
| target clock cycle shift                  |  2.0000 | 2.0000 | 
|-------------------------------------------+---------+--------|
| target clock propagated network latency   |  0.0620 | 2.0620 | 
|-------------------------------------------+---------+--------|
| library setup check                       | -0.0310 | 2.0310 | 
|-------------------------------------------+---------+--------|
| data required time                        |  2.0310 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| data required time                        |  2.0310 |        | 
|-------------------------------------------+---------+--------|
| data arrival time                         | -1.6370 |        | 
|-------------------------------------------+---------+--------|
| pessimism                                 |  0.0020 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| slack                                     |  0.3960 |        | 
----------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1789M, PVMEM - 2637M)
 Timing Path to c_out_reg[7]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[6] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  | Cell      | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                                               |           | Rise |  0.0000 | 0.0000 | 0.0000 | 0.129434 | 1.24879  | 1.37822   |         | 1       | 64.1964  | c    | K        | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/A                       | CLKBUF_X3 | Rise |  0.0000 | 0.0000 | 0.0000 |          | 1.42116  |           |         |         |          | F    |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/Z                       | CLKBUF_X3 | Rise |  0.0610 | 0.0610 | 0.0400 | 22.5802  | 24.0289  | 46.6092   |         | 17      | 64.1964  | F    | K        | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0 |           | Rise |  0.0610 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
| Data Path:                                           |           |      |         |        |        |          |          |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/Accumulator_reg[6]/CK | DFFR_X1   | Rise |  0.0620 | 0.0010 | 0.0400 |          | 0.976605 |           |         |         |          | F    |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/Accumulator_reg[6]/Q  | DFFR_X1   | Fall |  0.1610 | 0.0990 | 0.0080 | 0.756619 | 1.76895  | 2.52557   |         | 2       | 54.0513  | F    |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    unsigned_seq_multiplier_dut/c[30]                 |           | Fall |  0.1610 | 0.0000 |        |          |          |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_0_17/A1                                       | AND2_X1   | Fall |  0.1610 | 0.0000 | 0.0080 |          | 0.874832 |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    i_0_0_17/ZN                                       | AND2_X1   | Fall |  0.1870 | 0.0260 | 0.0050 | 0.299339 | 0.699202 | 0.998541  |         | 1       | 59.9777  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CLOCK_slh__c108/A                                 | CLKBUF_X1 | Fall |  0.1870 | 0.0000 | 0.0050 |          | 0.699202 |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CLOCK_slh__c108/Z                                 | CLKBUF_X1 | Fall |  0.2120 | 0.0250 | 0.0060 | 0.295655 | 0.699202 | 0.994858  |         | 1       | 59.9777  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CLOCK_slh__c109/A                                 | CLKBUF_X1 | Fall |  0.2120 | 0.0000 | 0.0060 |          | 0.699202 |           |         |         |          |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CLOCK_slh__c109/Z                                 | CLKBUF_X1 | Fall |  0.2390 | 0.0270 | 0.0070 | 0.471988 | 1.06234  | 1.53433   |         | 1       | 59.9777  |      |          | 
|------------------------------------------------------+-----------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    c_out_reg[7]/D                                    | DFF_X1    | Fall |  0.2390 | 0.0000 | 0.0070 |          | 1.06234  |           |         |         |          | F    |          | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

 Required Time Trace to c_out_reg[7]/CK 

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            | Cell          | Edge | Arrival | Delay  | Slew   | Wire Cap | Pin Cap  | Total Cap | Derate  | Fanout  | Bin Util | Attr | Opt Attr | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk                         |               | Rise |  0.0000 | 0.0000 | 0.0000 | 0.129434 | 1.42116  | 1.5506    |         | 1       | 64.1964  | c    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/A | CLKBUF_X3     | Rise |  0.0000 | 0.0000 | 0.0000 |          | 1.42116  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L1_tid1__c1_tid1__c89/Z | CLKBUF_X3     | Rise |  0.0630 | 0.0630 | 0.0420 | 22.5802  | 26.6267  | 49.2069   |         | 17      | 64.1964  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_tid1__c3_tid1__c88/A | CLKBUF_X1     | Rise |  0.0660 | 0.0030 | 0.0420 |          | 0.77983  |           |         |         |          | F    |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    CTS_L2_tid1__c3_tid1__c88/Z | CLKBUF_X1     | Rise |  0.1540 | 0.0880 | 0.0530 | 4.71741  | 16.6139  | 21.3313   |         | 10      | 59.2969  | F    | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk_gate_overflow_reg/CK    | CLKGATETST_X8 | Rise |  0.1560 | 0.0020 | 0.0530 |          | 7.95918  |           |         |         |          | FA   |          | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    clk_gate_overflow_reg/GCK   | CLKGATETST_X8 | Rise |  0.2060 | 0.0500 | 0.0230 | 28.1635  | 31.3386  | 59.5021   |         | 33      | 60.7254  | FA   | K        | 
|--------------------------------+---------------+------+---------+--------+--------+----------+----------+-----------+---------+---------+----------+------+----------|
|    c_out_reg[7]/CK             | DFF_X1        | Rise |  0.2110 | 0.0050 | 0.0230 |          | 0.949653 |           |         |         |          | F    |          | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

----------------------------------------------------------------
|                                           | Time    | Total  | 
|-------------------------------------------+---------+--------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 | 0.0000 | 
|-------------------------------------------+---------+--------|
| target clock cycle shift                  |  0.0000 | 0.0000 | 
|-------------------------------------------+---------+--------|
| target clock propagated network latency   |  0.2110 | 0.2110 | 
|-------------------------------------------+---------+--------|
| library hold check                        |  0.0060 | 0.2170 | 
|-------------------------------------------+---------+--------|
| data required time                        |  0.2170 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| data arrival time                         |  0.2390 |        | 
|-------------------------------------------+---------+--------|
| data required time                        | -0.2170 |        | 
|-------------------------------------------+---------+--------|
| pessimism                                 |  0.0020 |        | 
|-------------------------------------------+---------+--------|
|                                           |         |        | 
|-------------------------------------------+---------+--------|
| slack                                     |  0.0240 |        | 
----------------------------------------------------------------

info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1789M, PVMEM - 2637M)
Report 'report_power': Power
Generated on Tue Jan 3 20:11:42 2023
  
-----------------------------------------------------------------------------------------------------------
|                                            Power (nanowatt)                                             |
|------------+----------+---------+----------+---------------+---------------+---------+---------+--------|
| corner     | mode     | logic   | internal | pin switching | net switching | dynamic | leakage | total  | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+--------|
| corner_0_0 | new_mode | clock   |    49829 |         14577 |         40353 |  104759 |     665 | 105424 | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+--------|
| corner_0_0 | new_mode | data    |   669888 |        148063 |         34705 |  852656 |   23094 | 875751 | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+--------|
| corner_0_0 | new_mode | total   |   719718 |        162640 |         75058 |  957415 |   23759 | 981174 | 
|------------+----------+---------+----------+---------------+---------------+---------+---------+--------|
|            |          | Maximum |   719718 |        162640 |         75058 |  957415 |   23759 | 981174 | 
-----------------------------------------------------------------------------------------------------------

info UI33: performed report_power for 0 sec (CPU time: 0 sec; MEM: RSS - 393M, CVMEM - 1789M, PVMEM - 2637M)
Report 'placement': Placement Report
Generated on Tue Jan 3 20:11:42 2023
  
--------------------------------------------------------------------------
|   Placement Bounding Box Statistics [fp_mul] length units: angstrom    |
|-----------+-------------+----------------+---------------+-------------|
| Pin Count | Average     | Number Of Nets | Total Length  | Deviation   | 
|-----------+-------------+----------------+---------------+-------------|
| All       | 57507.5163  | 612            | 35194600.0000 | 91073.2004  | 
|-----------+-------------+----------------+---------------+-------------|
| 2         | 40532.2997  | 387            | 15686000.0000 | 31965.7251  | 
|-----------+-------------+----------------+---------------+-------------|
| 3         | 56368.9189  | 148            | 8342600.0000  | 30955.9334  | 
|-----------+-------------+----------------+---------------+-------------|
| 4         | 50106.5789  | 57             | 2856075.0000  | 21845.2704  | 
|-----------+-------------+----------------+---------------+-------------|
| 5         | 75000.0000  | 4              | 300000.0000   | 33117.0462  | 
|-----------+-------------+----------------+---------------+-------------|
| >=6       | 500620.3125 | 16             | 8009925.0000  | 288085.4440 | 
--------------------------------------------------------------------------

Pin Count Statistics, Min:  2
Pin Count Statistics, Max:  65
Pin Count Statistics, Avg:  3.02941
Pin Count Statistics, Sum:  1854
  
--------------------------------------------------
|           Placement Area Statistics            |
|--------------------------------------+---------|
|                                      | Value   | 
|--------------------------------------+---------|
| Total Instance count                 | 538     | 
|--------------------------------------+---------|
| Total Leaf-cells in the netlist      | 536     | 
|--------------------------------------+---------|
| Total Number of Buf+Inv              | 69      | 
|--------------------------------------+---------|
| Total Number of Macros               | 0       | 
|--------------------------------------+---------|
| Total Number of Pads                 | 0       | 
|--------------------------------------+---------|
| Total Utilized Area (sq micron)      | 1252.59 | 
|--------------------------------------+---------|
| Total Macro+Pad Area (sq micron)     | 0       | 
|--------------------------------------+---------|
| Total Logic Area (sq micron)         | 1252.59 | 
|--------------------------------------+---------|
| Total Physical-Only Area (sq micron) | 0       | 
|--------------------------------------+---------|
| Total Buf+Inv Area (sq micron)       | 46.284  | 
|--------------------------------------+---------|
| Total Placeable Row Area (sq micron) | 2251.96 | 
|--------------------------------------+---------|
| Logic Cell Utilization (%)           | 55.62   | 
|--------------------------------------+---------|
| Silicon Area Utilization (%)         | 50.3    | 
--------------------------------------------------

  
-----------------------------------------------------------------------------------------------------------
|                                      Cell and Row Site Statistics                                       |
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| Site Name                        | Row Count | Site Count | Placed Cells | Fixed Cells | Unplaced Cells | 
|----------------------------------+-----------+------------+--------------+-------------+----------------|
| FreePDK45_38x28_10R_NP_162NW_34O | 34        | 8466       | 355          | 181         | 0              | 
-----------------------------------------------------------------------------------------------------------

  
Cell Density Map Utilization - 25 objects 
    --- get_objects cell_density_rect -of [get_objects cell_density_map] -fi --->
0   | 0
5   | 0
10  | 0
15  | 0
20  | 0
25  | 0
30  | 0
35  |======================== 2
40  |============ 1
45  |==================================== 3
50  |========================================================================= 6
55  |============================================================ 5
60  |============================================================ 5
65  | 0
70  | 0
75  |==================================== 3
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%
Nitro-SoC> write_db -file db/route.db
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/db/route.db'.
info Writing libraries...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing partitions...
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
Nitro-SoC> source flow_scripts/4_export.tcl

######################################################
#  Export Flow                                       #
# Version : 2019.1.R2                                #
#  Fix process antennas, add fillers & metal fill    #
#  Output design data.                               #
#  Control vars defined in flow_variables.tcl        #
#                                                    #
######################################################

Nitro-SoC> # config_shell -echo_script false
info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
Loading utility util::nrf_utils
  util::save_vars already loaded.  Use -force true to overwrite
Loading utility util::db_utils
NRF info: Checking flow variables for export
NRF info: Verifying user input for export
Storing TCL variables as db root property
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
Checking Antenna rules:
  OXIDE1:
metal1:
  No rules are defined
metal2:
  No rules are defined
metal3:
  No rules are defined
metal4:
  No rules are defined
metal5:
  No rules are defined
metal6:
  No rules are defined
metal7:
  No rules are defined
metal8:
  No rules are defined
metal9:
  No rules are defined
metal10:
  No rules are defined

Checking Antenna library:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
  All pins have Antenna area information

Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 99 nets with insufficient antenna information.

Report 'report_ant': Report Antenna
Generated on Tue Jan 3 20:12:41 2023
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna verification for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
Antenna fixing progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
Skip 99 nets with insufficient antenna information.


Incremental timing update of 0 nets
Report 'report_ant': Report Antenna
Generated on Tue Jan 3 20:12:41 2023
  
----------------------------------------------------------------------------------------------------
|                                   Antenna verification report                                    |
|-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
----------------------------------------------------------------------------------------------------

info UI33: performed Antenna fixing for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'report_drc': Report Drc
Generated on Tue Jan 3 20:12:41 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
NRF info: Placing filler cells using lib cells: FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1

info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 699 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
NRF info: Checking for unfilled gaps after filler cell insertion
info UI49: Found 0 unfilled gaps (0 minimum sites).
info UI33: performed check_unfilled_gaps for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1789M, PVMEM - 2637M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 50% 100% 
Processing metal2: 50% 100% 
Processing metal3: 50% 100% 
Processing metal4: 100% 
Processing metal5: 100% 
Processing metal6: 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'report_drc': Report Drc
Generated on Tue Jan 3 20:12:41 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------

info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1789M, PVMEM - 2637M)
info UI34: no objects were found for '*'
info UI36: Writing Verilog file 'output/fp_mul.v.gz'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
info UI36: Writing DEF file 'output/fp_mul.def.gz'.
info UI33: performed DEF write for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
Annotate antenna information on 99 pins from 99 nets
Antenna verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 
NRF warning: No GDS layer-map file specified in flow variable MGC_gds_layer_map_file.  GDS will not be written
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/dbs/export.db'.
info Writing partitions...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
NRF info: Reports started Tue Jan 03 20:12:41 EET 2023
Report 'application': Application Report
Generated on Tue Jan 3 20:12:41 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1789                                                         | 
| Heap memory (MBytes)     | 1245                                                         | 
| Resident memory (MBytes) | 394                                                          | 
| CPU time (minutes)       | 1.1                                                          | 
| Elapsed time (minutes)   | 6.88                                                         | 
| Load Averages            | 0.14 0.43 0.39                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 4                                                            | 
| Frequency (GHz)          | 2.6                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 18911                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | LOGs/nitro.log                                               | 
| Journal file             | LOGs/nitro.jou                                               | 
| Working directory        | /mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/     | 
|                          work/.nitro_tmp_localhost.localdomain_18911                  | 
-------------------------------------------------------------------------------------------

NRF info: Writing Timing Summary Reports Tue Jan 03 20:12:41 EET 2023
info UI54: redirecting output of 
            report_mcmm_variation 
            if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns
                report_slack_histogram -num_critical_bins 50 
            } 
            if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
                report_path_group -violators_only -sort wns -min
                report_slack_histogram -min  -num_critical_bins 50 
            }
 to reports/export_timing_summary.rpt
Report 'report_mcmm_variation': MCMM Variation
Generated on Tue Jan 3 20:12:41 2023
  
------------------------------------------------------
| MCMM variability report for design 'fp_mul' (nano) |
|----------------------------------------------------|
| MODE CORNER WNS TNS #Endpts WHS THS #Endpts        | 
------------------------------------------------------

info UI33: performed report_mcmm_variation for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:12:41 2023
  
-------------------------------------------------------------------------------------------
|                               PATH GROUPS (SETUP) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_LATE

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 2.4990 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
Report 'report_path_group': Path Group
Generated on Tue Jan 3 20:12:41 2023
  
-------------------------------------------------------------------------------------------
|                                PATH GROUPS (HOLD) (nano)                                |
|-----------------------------------------------------------------------------------------|
| QOR Weight Margin TNS Range Endpoints Violating Endpoints Violating Endpoints % WNS TNS | 
-------------------------------------------------------------------------------------------

info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
SLACK HISTOGRAM
---------------
Select : SELECT_EARLY

---------------------------------------------
| Slack           # End Pts Total # End Pts | 
|-------------------------------------------|
| 0.0000 - 0.2490 111       111             | 
---------------------------------------------

info UI33: performed report_slack_histogram for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
NRF info: Writing Detailed Setup Timing Path Reports Tue Jan 03 20:12:41 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@setup==true && @enable==true"]] } {
                report_timing -max_paths $num_max_path
           } 
 to reports/export_max_timing_paths.rpt
NRF info: Writing Detailed Hold Timing Path Reports Tue Jan 03 20:12:42 EET 2023
info UI54: redirecting output of 
           if { [llength [get_corners -filter "@hold==true && @enable==true"]] } {
               report_timing -max_paths $num_max_path -min 
           } 
 to reports/export_min_timing_paths.rpt
NRF info: Writing Timing Drc Reports Tue Jan 03 20:12:42 EET 2023
info UI54: redirecting output of 
           report_constraint -max_tran -all_violators -verbose
 to reports/export_timing_drc.rpt
NRF info: Writing Physical Reports Tue Jan 03 20:12:42 EET 2023
info UI54: redirecting output of 
           check_lvs -open_distribution
           check_drc  
           check_placement
           report_region_utilization
 to reports/export_physical.rpt
NRF info: Writing Power Reports Tue Jan 03 20:12:42 EET 2023
info UI54: redirecting output of 
               report_power_summary
               report_analysis_corner
 to reports/export_power.rpt
Report 'report_power_summary': Power
Generated on Tue Jan 3 20:12:42 2023
  
--------------------------------------------------------------------------
|                        Power Summary (nanowatt)                        |
|------------------------------------------------------------------------|
| Component          Internal Switching  Dynamic Leakage  Total  Percent | 
|------------------------------------------------------------------------|
| Entire design        719718    237698   957415   23759  981174  100.00 | 
|                                                                        | 
| Power of all cells   719718    162640   882358   23759  906117   92.35 | 
|   Clock cells         49814     14577    64391     665   65056    6.63 | 
|   Data cells         669888    148063   817952   23094  841046   85.72 | 
|     Combinational    113345     95927   209272    9264  218535   22.27 | 
|     Registers        556533     52136   608670   13831  622500   63.44 | 
|     Macros                0         0        0       0       0    0.00 | 
|     Physical              0         0        0       0       0    0.00 | 
|                                                                        | 
| Power of all nets               75058    75058           75058    7.65 | 
|   Clock nets                    40353    40353           40353    4.11 | 
|     Clock leaves                39767    39767           39767    4.05 | 
|   Data nets                     34705    34705           34705    3.54 | 
--------------------------------------------------------------------------

info UI33: performed report_power_summary for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     Enable Setup Hold  CRPR       SI    Power            EM   Voltage Drop DRC        Process                    RC Temp Scale Factor | 
|----------------------------------------------------------------------------------------------------------------------------------------------|
| slow       false  true  false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| fast       false  false false setup_hold none  leakage          none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
| corner_0_0 true   true  true  setup_hold delay leakage, dynamic none none         trans, cap new_rcmaster_techFreePDK45 25      1            | 
------------------------------------------------------------------------------------------------------------------------------------------------

NRF info: Reports completed Tue Jan 03 20:12:42 EET 2023
NRF info: Because Nitro is not being exited, supply nets are not propagated and power netlist is not output by default.

info UI33: performed source of flow_scripts/4_export.tcl for 1 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
Nitro-SoC> source ../save_design.sh
info UI36: Writing folded database file '/mnt/hgfs/shared/VLSI-Multipliers/Routing/Routing/Nitro/work/db/final.db'.
info Writing libraries...
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
info UI33: performed sdf write for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
info UI36: Writing Verilog file 'multiplier.route.v'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
info Removing existing filler cells.
info UI49: removed 699 core filler cells
info UI49: inserted 699 core filler cells
info DUM207: place_filler_cells: re-initialized cell-density map for partition fp_mul old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_filler_cells: created cell-density map for partition fp_mul with max-util 100 and bin-size 8x8 rows.
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 394M, CVMEM - 1789M, PVMEM - 2637M)
warning Creating top port for supply net 'VSS' on partition 'fp_mul' as it is a supply net within its power domain.
info Top port for supply net 'VDD' on partition 'fp_mul' already exists.
warning UI1253: Write verilog and exit Nitro session immediately. write_db is disabled.
info UI36: Writing Verilog file 'output/fp_mul.power.v.gz'.
info UI33: performed verilog write for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1789M, PVMEM - 2637M)
info UI36: Writing GDSII file 'fp_mul.gds'.
info STREAM4: Writing stream output with resolution 10.
warning STREAM5: No layer mapping defined for table -'default' layer - metal2 type - text 
warning STREAM5: No layer mapping defined for table -'default' layer - metal3 type - text 
info UI33: performed gds stream write for 0 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1789M, PVMEM - 2637M)
info UI33: performed source of ../save_design.sh for 1 sec (CPU time: 0 sec; MEM: RSS - 396M, CVMEM - 1789M, PVMEM - 2637M)
