SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Wed May 21 20:01:01 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : D:\TOOL\LatticeDiamond\diamond\3.13\ispfpga\bin\nt64\scuba.exe -w -n mpt2042_rom -lang verilog -synth synplify -bus_exp 7 -bb -arch sa5p00 -type romblk -device LFE5U-45F -addr_width 7 -data_width 8 -num_words 128 -cascade -1 -memfile d:/freework/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/mpt2042_rom_128x8.mem -memformat hex 
    Circuit name     : mpt2042_rom
    Module type      : EBR_ROM
    Module Version   : 5.4
    Ports            : 
    Inputs       : Address[6:0], OutClock, OutClockEn, Reset
    Outputs      : Q[7:0]
    I/O buffer       : not inserted
    Memory file      : d:/freework/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/mpt2042_rom_128x8.mem
    EDIF output      : mpt2042_rom.edn
    Verilog output   : mpt2042_rom.v
    Verilog template : mpt2042_rom_tmpl.v
    Verilog testbench: tb_mpt2042_rom_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mpt2042_rom.srp
    Estimated Resource Usage:
            EBR : 1
  
END   SCUBA Module Synthesis

