
lwc_nist_benchmark_stm32f303vc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005780  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000510  08005910  08005910  00015910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e20  08005e20  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08005e20  08005e20  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e20  08005e20  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e20  08005e20  00015e20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e24  08005e24  00015e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005e28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000650  20000070  08005e98  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006c0  08005e98  000206c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001117e  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000269e  00000000  00000000  0003121e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e00  00000000  00000000  000338c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fd0  00000000  00000000  000346c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000204f9  00000000  00000000  00035690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000107b8  00000000  00000000  00055b89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1acb  00000000  00000000  00066341  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00127e0c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043e4  00000000  00000000  00127e60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080058f8 	.word	0x080058f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080058f8 	.word	0x080058f8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000280:	b480      	push	{r7}
 8000282:	b085      	sub	sp, #20
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000288:	4b08      	ldr	r3, [pc, #32]	; (80002ac <LL_AHB1_GRP1_EnableClock+0x2c>)
 800028a:	695a      	ldr	r2, [r3, #20]
 800028c:	4907      	ldr	r1, [pc, #28]	; (80002ac <LL_AHB1_GRP1_EnableClock+0x2c>)
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	4313      	orrs	r3, r2
 8000292:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000294:	4b05      	ldr	r3, [pc, #20]	; (80002ac <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000296:	695a      	ldr	r2, [r3, #20]
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	4013      	ands	r3, r2
 800029c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800029e:	68fb      	ldr	r3, [r7, #12]
}
 80002a0:	bf00      	nop
 80002a2:	3714      	adds	r7, #20
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr
 80002ac:	40021000 	.word	0x40021000

080002b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002b0:	b508      	push	{r3, lr}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002b2:	f000 fa61 	bl	8000778 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002b6:	f000 f80f 	bl	80002d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ba:	f000 f88b 	bl	80003d4 <MX_GPIO_Init>
  MX_TIM6_Init();
 80002be:	f000 f849 	bl	8000354 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 80002c2:	f000 f86b 	bl	800039c <MX_USART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  genkat_benchmark_hash_aead();
	  HAL_Delay(1000000);
 80002c6:	4c03      	ldr	r4, [pc, #12]	; (80002d4 <main+0x24>)
	  genkat_benchmark_hash_aead();
 80002c8:	f003 ffaa 	bl	8004220 <genkat_benchmark_hash_aead>
	  HAL_Delay(1000000);
 80002cc:	4620      	mov	r0, r4
 80002ce:	f000 fab9 	bl	8000844 <HAL_Delay>
 80002d2:	e7f9      	b.n	80002c8 <main+0x18>
 80002d4:	000f4240 	.word	0x000f4240

080002d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002d8:	e92d 4330 	stmdb	sp!, {r4, r5, r8, r9, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002dc:	2400      	movs	r4, #0
{
 80002de:	b0a1      	sub	sp, #132	; 0x84
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002e0:	223c      	movs	r2, #60	; 0x3c
 80002e2:	4621      	mov	r1, r4
 80002e4:	a811      	add	r0, sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002e6:	e9cd 4407 	strd	r4, r4, [sp, #28]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ea:	e9cd 4400 	strd	r4, r4, [sp]
 80002ee:	e9cd 4402 	strd	r4, r4, [sp, #8]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f2:	9409      	str	r4, [sp, #36]	; 0x24
 80002f4:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002f6:	9404      	str	r4, [sp, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002f8:	f04f 0801 	mov.w	r8, #1
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002fc:	f004 f9a6 	bl	800464c <memset>
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000300:	f04f 0910 	mov.w	r9, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000304:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000306:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800030a:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800030c:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000310:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000312:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000314:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000316:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000318:	f000 fd44 	bl	8000da4 <HAL_RCC_OscConfig>
 800031c:	b9c0      	cbnz	r0, 8000350 <SystemClock_Config+0x78>
 800031e:	4601      	mov	r1, r0
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000320:	2300      	movs	r3, #0
 8000322:	2200      	movs	r2, #0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000324:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000326:	240f      	movs	r4, #15
 8000328:	2502      	movs	r5, #2
 800032a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800032e:	e9cd 4500 	strd	r4, r5, [sp]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000332:	9104      	str	r1, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000334:	f001 fc3e 	bl	8001bb4 <HAL_RCC_ClockConfig>
 8000338:	4603      	mov	r3, r0
 800033a:	b948      	cbnz	r0, 8000350 <SystemClock_Config+0x78>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800033c:	2201      	movs	r2, #1
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800033e:	a811      	add	r0, sp, #68	; 0x44
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000340:	9313      	str	r3, [sp, #76]	; 0x4c
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000342:	9211      	str	r2, [sp, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000344:	f001 fe6c 	bl	8002020 <HAL_RCCEx_PeriphCLKConfig>
 8000348:	b910      	cbnz	r0, 8000350 <SystemClock_Config+0x78>
  {
    Error_Handler();
  }
}
 800034a:	b021      	add	sp, #132	; 0x84
 800034c:	e8bd 8330 	ldmia.w	sp!, {r4, r5, r8, r9, pc}
    Error_Handler();
 8000350:	f000 f84c 	bl	80003ec <Error_Handler>

08000354 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000354:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000356:	4c0f      	ldr	r4, [pc, #60]	; (8000394 <MX_TIM6_Init+0x40>)
 8000358:	4b0f      	ldr	r3, [pc, #60]	; (8000398 <MX_TIM6_Init+0x44>)
 800035a:	6023      	str	r3, [r4, #0]
{
 800035c:	b084      	sub	sp, #16
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800035e:	2300      	movs	r3, #0
  htim6.Init.Prescaler = 0;
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 65535;
 8000360:	f64f 72ff 	movw	r2, #65535	; 0xffff
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000364:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000366:	e9cd 3302 	strd	r3, r3, [sp, #8]
  htim6.Init.Period = 65535;
 800036a:	60e2      	str	r2, [r4, #12]
  htim6.Init.Prescaler = 0;
 800036c:	6063      	str	r3, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800036e:	9301      	str	r3, [sp, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000370:	60a3      	str	r3, [r4, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000372:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000374:	f002 f804 	bl	8002380 <HAL_TIM_Base_Init>
 8000378:	b948      	cbnz	r0, 800038e <MX_TIM6_Init+0x3a>
 800037a:	4603      	mov	r3, r0
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800037c:	a901      	add	r1, sp, #4
 800037e:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000380:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000382:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000384:	f002 fac4 	bl	8002910 <HAL_TIMEx_MasterConfigSynchronization>
 8000388:	b908      	cbnz	r0, 800038e <MX_TIM6_Init+0x3a>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800038a:	b004      	add	sp, #16
 800038c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800038e:	f000 f82d 	bl	80003ec <Error_Handler>
 8000392:	bf00      	nop
 8000394:	2000062c 	.word	0x2000062c
 8000398:	40001000 	.word	0x40001000

0800039c <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800039c:	480b      	ldr	r0, [pc, #44]	; (80003cc <MX_USART1_UART_Init+0x30>)
{
 800039e:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80003a0:	4b0b      	ldr	r3, [pc, #44]	; (80003d0 <MX_USART1_UART_Init+0x34>)
 80003a2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80003a4:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003a8:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003aa:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003ac:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003b0:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003b4:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart1.Init.BaudRate = 115200;
 80003b8:	6041      	str	r1, [r0, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003ba:	6142      	str	r2, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003bc:	6103      	str	r3, [r0, #16]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003be:	f002 fb45 	bl	8002a4c <HAL_UART_Init>
 80003c2:	b900      	cbnz	r0, 80003c6 <MX_USART1_UART_Init+0x2a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003c4:	bd08      	pop	{r3, pc}
    Error_Handler();
 80003c6:	f000 f811 	bl	80003ec <Error_Handler>
 80003ca:	bf00      	nop
 80003cc:	200005a8 	.word	0x200005a8
 80003d0:	40013800 	.word	0x40013800

080003d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003d4:	b508      	push	{r3, lr}

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80003d6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80003da:	f7ff ff51 	bl	8000280 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);

}
 80003de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80003e2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80003e6:	f7ff bf4b 	b.w	8000280 <LL_AHB1_GRP1_EnableClock>
 80003ea:	bf00      	nop

080003ec <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ec:	b672      	cpsid	i
 80003ee:	e7fe      	b.n	80003ee <Error_Handler+0x2>

080003f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b083      	sub	sp, #12
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003f6:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <HAL_MspInit+0x44>)
 80003f8:	699b      	ldr	r3, [r3, #24]
 80003fa:	4a0e      	ldr	r2, [pc, #56]	; (8000434 <HAL_MspInit+0x44>)
 80003fc:	f043 0301 	orr.w	r3, r3, #1
 8000400:	6193      	str	r3, [r2, #24]
 8000402:	4b0c      	ldr	r3, [pc, #48]	; (8000434 <HAL_MspInit+0x44>)
 8000404:	699b      	ldr	r3, [r3, #24]
 8000406:	f003 0301 	and.w	r3, r3, #1
 800040a:	607b      	str	r3, [r7, #4]
 800040c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800040e:	4b09      	ldr	r3, [pc, #36]	; (8000434 <HAL_MspInit+0x44>)
 8000410:	69db      	ldr	r3, [r3, #28]
 8000412:	4a08      	ldr	r2, [pc, #32]	; (8000434 <HAL_MspInit+0x44>)
 8000414:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000418:	61d3      	str	r3, [r2, #28]
 800041a:	4b06      	ldr	r3, [pc, #24]	; (8000434 <HAL_MspInit+0x44>)
 800041c:	69db      	ldr	r3, [r3, #28]
 800041e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000422:	603b      	str	r3, [r7, #0]
 8000424:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000426:	bf00      	nop
 8000428:	370c      	adds	r7, #12
 800042a:	46bd      	mov	sp, r7
 800042c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000430:	4770      	bx	lr
 8000432:	bf00      	nop
 8000434:	40021000 	.word	0x40021000

08000438 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b084      	sub	sp, #16
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	4a0d      	ldr	r2, [pc, #52]	; (800047c <HAL_TIM_Base_MspInit+0x44>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d113      	bne.n	8000472 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800044a:	4b0d      	ldr	r3, [pc, #52]	; (8000480 <HAL_TIM_Base_MspInit+0x48>)
 800044c:	69db      	ldr	r3, [r3, #28]
 800044e:	4a0c      	ldr	r2, [pc, #48]	; (8000480 <HAL_TIM_Base_MspInit+0x48>)
 8000450:	f043 0310 	orr.w	r3, r3, #16
 8000454:	61d3      	str	r3, [r2, #28]
 8000456:	4b0a      	ldr	r3, [pc, #40]	; (8000480 <HAL_TIM_Base_MspInit+0x48>)
 8000458:	69db      	ldr	r3, [r3, #28]
 800045a:	f003 0310 	and.w	r3, r3, #16
 800045e:	60fb      	str	r3, [r7, #12]
 8000460:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8000462:	2200      	movs	r2, #0
 8000464:	2100      	movs	r1, #0
 8000466:	2036      	movs	r0, #54	; 0x36
 8000468:	f000 faeb 	bl	8000a42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800046c:	2036      	movs	r0, #54	; 0x36
 800046e:	f000 fb04 	bl	8000a7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000472:	bf00      	nop
 8000474:	3710      	adds	r7, #16
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}
 800047a:	bf00      	nop
 800047c:	40001000 	.word	0x40001000
 8000480:	40021000 	.word	0x40021000

08000484 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b08a      	sub	sp, #40	; 0x28
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800048c:	f107 0314 	add.w	r3, r7, #20
 8000490:	2200      	movs	r2, #0
 8000492:	601a      	str	r2, [r3, #0]
 8000494:	605a      	str	r2, [r3, #4]
 8000496:	609a      	str	r2, [r3, #8]
 8000498:	60da      	str	r2, [r3, #12]
 800049a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4a17      	ldr	r2, [pc, #92]	; (8000500 <HAL_UART_MspInit+0x7c>)
 80004a2:	4293      	cmp	r3, r2
 80004a4:	d127      	bne.n	80004f6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004a6:	4b17      	ldr	r3, [pc, #92]	; (8000504 <HAL_UART_MspInit+0x80>)
 80004a8:	699b      	ldr	r3, [r3, #24]
 80004aa:	4a16      	ldr	r2, [pc, #88]	; (8000504 <HAL_UART_MspInit+0x80>)
 80004ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80004b0:	6193      	str	r3, [r2, #24]
 80004b2:	4b14      	ldr	r3, [pc, #80]	; (8000504 <HAL_UART_MspInit+0x80>)
 80004b4:	699b      	ldr	r3, [r3, #24]
 80004b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80004ba:	613b      	str	r3, [r7, #16]
 80004bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004be:	4b11      	ldr	r3, [pc, #68]	; (8000504 <HAL_UART_MspInit+0x80>)
 80004c0:	695b      	ldr	r3, [r3, #20]
 80004c2:	4a10      	ldr	r2, [pc, #64]	; (8000504 <HAL_UART_MspInit+0x80>)
 80004c4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80004c8:	6153      	str	r3, [r2, #20]
 80004ca:	4b0e      	ldr	r3, [pc, #56]	; (8000504 <HAL_UART_MspInit+0x80>)
 80004cc:	695b      	ldr	r3, [r3, #20]
 80004ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80004d2:	60fb      	str	r3, [r7, #12]
 80004d4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80004d6:	2330      	movs	r3, #48	; 0x30
 80004d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004da:	2302      	movs	r3, #2
 80004dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004de:	2300      	movs	r3, #0
 80004e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004e2:	2303      	movs	r3, #3
 80004e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80004e6:	2307      	movs	r3, #7
 80004e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004ea:	f107 0314 	add.w	r3, r7, #20
 80004ee:	4619      	mov	r1, r3
 80004f0:	4805      	ldr	r0, [pc, #20]	; (8000508 <HAL_UART_MspInit+0x84>)
 80004f2:	f000 fadd 	bl	8000ab0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80004f6:	bf00      	nop
 80004f8:	3728      	adds	r7, #40	; 0x28
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	40013800 	.word	0x40013800
 8000504:	40021000 	.word	0x40021000
 8000508:	48000800 	.word	0x48000800

0800050c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000510:	e7fe      	b.n	8000510 <NMI_Handler+0x4>

08000512 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000512:	b480      	push	{r7}
 8000514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000516:	e7fe      	b.n	8000516 <HardFault_Handler+0x4>

08000518 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000518:	b480      	push	{r7}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800051c:	e7fe      	b.n	800051c <MemManage_Handler+0x4>

0800051e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800051e:	b480      	push	{r7}
 8000520:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000522:	e7fe      	b.n	8000522 <BusFault_Handler+0x4>

08000524 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000528:	e7fe      	b.n	8000528 <UsageFault_Handler+0x4>

0800052a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800052a:	b480      	push	{r7}
 800052c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800052e:	bf00      	nop
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr

08000538 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000538:	b480      	push	{r7}
 800053a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800053c:	bf00      	nop
 800053e:	46bd      	mov	sp, r7
 8000540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000544:	4770      	bx	lr

08000546 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000546:	b480      	push	{r7}
 8000548:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800054a:	bf00      	nop
 800054c:	46bd      	mov	sp, r7
 800054e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000552:	4770      	bx	lr

08000554 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000558:	f000 f954 	bl	8000804 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800055c:	bf00      	nop
 800055e:	bd80      	pop	{r7, pc}

08000560 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000564:	4802      	ldr	r0, [pc, #8]	; (8000570 <TIM6_DAC_IRQHandler+0x10>)
 8000566:	f001 fffc 	bl	8002562 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800056a:	bf00      	nop
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	2000062c 	.word	0x2000062c

08000574 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000574:	b480      	push	{r7}
 8000576:	af00      	add	r7, sp, #0
	return 1;
 8000578:	2301      	movs	r3, #1
}
 800057a:	4618      	mov	r0, r3
 800057c:	46bd      	mov	sp, r7
 800057e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000582:	4770      	bx	lr

08000584 <_kill>:

int _kill(int pid, int sig)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
 800058c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800058e:	f004 f813 	bl	80045b8 <__errno>
 8000592:	4603      	mov	r3, r0
 8000594:	2216      	movs	r2, #22
 8000596:	601a      	str	r2, [r3, #0]
	return -1;
 8000598:	f04f 33ff 	mov.w	r3, #4294967295
}
 800059c:	4618      	mov	r0, r3
 800059e:	3708      	adds	r7, #8
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}

080005a4 <_exit>:

void _exit (int status)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80005ac:	f04f 31ff 	mov.w	r1, #4294967295
 80005b0:	6878      	ldr	r0, [r7, #4]
 80005b2:	f7ff ffe7 	bl	8000584 <_kill>
	while (1) {}		/* Make sure we hang here */
 80005b6:	e7fe      	b.n	80005b6 <_exit+0x12>

080005b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b086      	sub	sp, #24
 80005bc:	af00      	add	r7, sp, #0
 80005be:	60f8      	str	r0, [r7, #12]
 80005c0:	60b9      	str	r1, [r7, #8]
 80005c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005c4:	2300      	movs	r3, #0
 80005c6:	617b      	str	r3, [r7, #20]
 80005c8:	e00a      	b.n	80005e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80005ca:	f3af 8000 	nop.w
 80005ce:	4601      	mov	r1, r0
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	1c5a      	adds	r2, r3, #1
 80005d4:	60ba      	str	r2, [r7, #8]
 80005d6:	b2ca      	uxtb	r2, r1
 80005d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	3301      	adds	r3, #1
 80005de:	617b      	str	r3, [r7, #20]
 80005e0:	697a      	ldr	r2, [r7, #20]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	dbf0      	blt.n	80005ca <_read+0x12>
	}

return len;
 80005e8:	687b      	ldr	r3, [r7, #4]
}
 80005ea:	4618      	mov	r0, r3
 80005ec:	3718      	adds	r7, #24
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}

080005f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80005f2:	b580      	push	{r7, lr}
 80005f4:	b086      	sub	sp, #24
 80005f6:	af00      	add	r7, sp, #0
 80005f8:	60f8      	str	r0, [r7, #12]
 80005fa:	60b9      	str	r1, [r7, #8]
 80005fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005fe:	2300      	movs	r3, #0
 8000600:	617b      	str	r3, [r7, #20]
 8000602:	e009      	b.n	8000618 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	1c5a      	adds	r2, r3, #1
 8000608:	60ba      	str	r2, [r7, #8]
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	4618      	mov	r0, r3
 800060e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000612:	697b      	ldr	r3, [r7, #20]
 8000614:	3301      	adds	r3, #1
 8000616:	617b      	str	r3, [r7, #20]
 8000618:	697a      	ldr	r2, [r7, #20]
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	429a      	cmp	r2, r3
 800061e:	dbf1      	blt.n	8000604 <_write+0x12>
	}
	return len;
 8000620:	687b      	ldr	r3, [r7, #4]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3718      	adds	r7, #24
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}

0800062a <_close>:

int _close(int file)
{
 800062a:	b480      	push	{r7}
 800062c:	b083      	sub	sp, #12
 800062e:	af00      	add	r7, sp, #0
 8000630:	6078      	str	r0, [r7, #4]
	return -1;
 8000632:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000636:	4618      	mov	r0, r3
 8000638:	370c      	adds	r7, #12
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr

08000642 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000642:	b480      	push	{r7}
 8000644:	b083      	sub	sp, #12
 8000646:	af00      	add	r7, sp, #0
 8000648:	6078      	str	r0, [r7, #4]
 800064a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800064c:	683b      	ldr	r3, [r7, #0]
 800064e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000652:	605a      	str	r2, [r3, #4]
	return 0;
 8000654:	2300      	movs	r3, #0
}
 8000656:	4618      	mov	r0, r3
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr

08000662 <_isatty>:

int _isatty(int file)
{
 8000662:	b480      	push	{r7}
 8000664:	b083      	sub	sp, #12
 8000666:	af00      	add	r7, sp, #0
 8000668:	6078      	str	r0, [r7, #4]
	return 1;
 800066a:	2301      	movs	r3, #1
}
 800066c:	4618      	mov	r0, r3
 800066e:	370c      	adds	r7, #12
 8000670:	46bd      	mov	sp, r7
 8000672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000676:	4770      	bx	lr

08000678 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000678:	b480      	push	{r7}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	60f8      	str	r0, [r7, #12]
 8000680:	60b9      	str	r1, [r7, #8]
 8000682:	607a      	str	r2, [r7, #4]
	return 0;
 8000684:	2300      	movs	r3, #0
}
 8000686:	4618      	mov	r0, r3
 8000688:	3714      	adds	r7, #20
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
	...

08000694 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b086      	sub	sp, #24
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800069c:	4a14      	ldr	r2, [pc, #80]	; (80006f0 <_sbrk+0x5c>)
 800069e:	4b15      	ldr	r3, [pc, #84]	; (80006f4 <_sbrk+0x60>)
 80006a0:	1ad3      	subs	r3, r2, r3
 80006a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006a4:	697b      	ldr	r3, [r7, #20]
 80006a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006a8:	4b13      	ldr	r3, [pc, #76]	; (80006f8 <_sbrk+0x64>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d102      	bne.n	80006b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006b0:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <_sbrk+0x64>)
 80006b2:	4a12      	ldr	r2, [pc, #72]	; (80006fc <_sbrk+0x68>)
 80006b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006b6:	4b10      	ldr	r3, [pc, #64]	; (80006f8 <_sbrk+0x64>)
 80006b8:	681a      	ldr	r2, [r3, #0]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	4413      	add	r3, r2
 80006be:	693a      	ldr	r2, [r7, #16]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	d207      	bcs.n	80006d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006c4:	f003 ff78 	bl	80045b8 <__errno>
 80006c8:	4603      	mov	r3, r0
 80006ca:	220c      	movs	r2, #12
 80006cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006ce:	f04f 33ff 	mov.w	r3, #4294967295
 80006d2:	e009      	b.n	80006e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006d4:	4b08      	ldr	r3, [pc, #32]	; (80006f8 <_sbrk+0x64>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006da:	4b07      	ldr	r3, [pc, #28]	; (80006f8 <_sbrk+0x64>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	4413      	add	r3, r2
 80006e2:	4a05      	ldr	r2, [pc, #20]	; (80006f8 <_sbrk+0x64>)
 80006e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006e6:	68fb      	ldr	r3, [r7, #12]
}
 80006e8:	4618      	mov	r0, r3
 80006ea:	3718      	adds	r7, #24
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	2000a000 	.word	0x2000a000
 80006f4:	00000400 	.word	0x00000400
 80006f8:	2000008c 	.word	0x2000008c
 80006fc:	200006c0 	.word	0x200006c0

08000700 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000704:	4b06      	ldr	r3, [pc, #24]	; (8000720 <SystemInit+0x20>)
 8000706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800070a:	4a05      	ldr	r2, [pc, #20]	; (8000720 <SystemInit+0x20>)
 800070c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000710:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	e000ed00 	.word	0xe000ed00

08000724 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000724:	f8df d034 	ldr.w	sp, [pc, #52]	; 800075c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000728:	480d      	ldr	r0, [pc, #52]	; (8000760 <LoopForever+0x6>)
  ldr r1, =_edata
 800072a:	490e      	ldr	r1, [pc, #56]	; (8000764 <LoopForever+0xa>)
  ldr r2, =_sidata
 800072c:	4a0e      	ldr	r2, [pc, #56]	; (8000768 <LoopForever+0xe>)
  movs r3, #0
 800072e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000730:	e002      	b.n	8000738 <LoopCopyDataInit>

08000732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000736:	3304      	adds	r3, #4

08000738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800073a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800073c:	d3f9      	bcc.n	8000732 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800073e:	4a0b      	ldr	r2, [pc, #44]	; (800076c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000740:	4c0b      	ldr	r4, [pc, #44]	; (8000770 <LoopForever+0x16>)
  movs r3, #0
 8000742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000744:	e001      	b.n	800074a <LoopFillZerobss>

08000746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000748:	3204      	adds	r2, #4

0800074a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800074a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800074c:	d3fb      	bcc.n	8000746 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800074e:	f7ff ffd7 	bl	8000700 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000752:	f003 ff49 	bl	80045e8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000756:	f7ff fdab 	bl	80002b0 <main>

0800075a <LoopForever>:

LoopForever:
    b LoopForever
 800075a:	e7fe      	b.n	800075a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800075c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000760:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000764:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000768:	08005e28 	.word	0x08005e28
  ldr r2, =_sbss
 800076c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000770:	200006c0 	.word	0x200006c0

08000774 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000774:	e7fe      	b.n	8000774 <ADC1_2_IRQHandler>
	...

08000778 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800077c:	4b08      	ldr	r3, [pc, #32]	; (80007a0 <HAL_Init+0x28>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a07      	ldr	r2, [pc, #28]	; (80007a0 <HAL_Init+0x28>)
 8000782:	f043 0310 	orr.w	r3, r3, #16
 8000786:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000788:	2003      	movs	r0, #3
 800078a:	f000 f94f 	bl	8000a2c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800078e:	2000      	movs	r0, #0
 8000790:	f000 f808 	bl	80007a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000794:	f7ff fe2c 	bl	80003f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000798:	2300      	movs	r3, #0
}
 800079a:	4618      	mov	r0, r3
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40022000 	.word	0x40022000

080007a4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007ac:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <HAL_InitTick+0x54>)
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	4b12      	ldr	r3, [pc, #72]	; (80007fc <HAL_InitTick+0x58>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	4619      	mov	r1, r3
 80007b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80007be:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 f967 	bl	8000a96 <HAL_SYSTICK_Config>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e00e      	b.n	80007f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	2b0f      	cmp	r3, #15
 80007d6:	d80a      	bhi.n	80007ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007d8:	2200      	movs	r2, #0
 80007da:	6879      	ldr	r1, [r7, #4]
 80007dc:	f04f 30ff 	mov.w	r0, #4294967295
 80007e0:	f000 f92f 	bl	8000a42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007e4:	4a06      	ldr	r2, [pc, #24]	; (8000800 <HAL_InitTick+0x5c>)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80007ea:	2300      	movs	r3, #0
 80007ec:	e000      	b.n	80007f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007ee:	2301      	movs	r3, #1
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3708      	adds	r7, #8
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000000 	.word	0x20000000
 80007fc:	20000008 	.word	0x20000008
 8000800:	20000004 	.word	0x20000004

08000804 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000808:	4b06      	ldr	r3, [pc, #24]	; (8000824 <HAL_IncTick+0x20>)
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	461a      	mov	r2, r3
 800080e:	4b06      	ldr	r3, [pc, #24]	; (8000828 <HAL_IncTick+0x24>)
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	4413      	add	r3, r2
 8000814:	4a04      	ldr	r2, [pc, #16]	; (8000828 <HAL_IncTick+0x24>)
 8000816:	6013      	str	r3, [r2, #0]
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop
 8000824:	20000008 	.word	0x20000008
 8000828:	20000678 	.word	0x20000678

0800082c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000830:	4b03      	ldr	r3, [pc, #12]	; (8000840 <HAL_GetTick+0x14>)
 8000832:	681b      	ldr	r3, [r3, #0]
}
 8000834:	4618      	mov	r0, r3
 8000836:	46bd      	mov	sp, r7
 8000838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop
 8000840:	20000678 	.word	0x20000678

08000844 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b084      	sub	sp, #16
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800084c:	f7ff ffee 	bl	800082c <HAL_GetTick>
 8000850:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800085c:	d005      	beq.n	800086a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800085e:	4b0a      	ldr	r3, [pc, #40]	; (8000888 <HAL_Delay+0x44>)
 8000860:	781b      	ldrb	r3, [r3, #0]
 8000862:	461a      	mov	r2, r3
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	4413      	add	r3, r2
 8000868:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800086a:	bf00      	nop
 800086c:	f7ff ffde 	bl	800082c <HAL_GetTick>
 8000870:	4602      	mov	r2, r0
 8000872:	68bb      	ldr	r3, [r7, #8]
 8000874:	1ad3      	subs	r3, r2, r3
 8000876:	68fa      	ldr	r2, [r7, #12]
 8000878:	429a      	cmp	r2, r3
 800087a:	d8f7      	bhi.n	800086c <HAL_Delay+0x28>
  {
  }
}
 800087c:	bf00      	nop
 800087e:	bf00      	nop
 8000880:	3710      	adds	r7, #16
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	20000008 	.word	0x20000008

0800088c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800088c:	b480      	push	{r7}
 800088e:	b085      	sub	sp, #20
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	f003 0307 	and.w	r3, r3, #7
 800089a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800089c:	4b0c      	ldr	r3, [pc, #48]	; (80008d0 <__NVIC_SetPriorityGrouping+0x44>)
 800089e:	68db      	ldr	r3, [r3, #12]
 80008a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008a2:	68ba      	ldr	r2, [r7, #8]
 80008a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008a8:	4013      	ands	r3, r2
 80008aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008ac:	68fb      	ldr	r3, [r7, #12]
 80008ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008be:	4a04      	ldr	r2, [pc, #16]	; (80008d0 <__NVIC_SetPriorityGrouping+0x44>)
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	60d3      	str	r3, [r2, #12]
}
 80008c4:	bf00      	nop
 80008c6:	3714      	adds	r7, #20
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr
 80008d0:	e000ed00 	.word	0xe000ed00

080008d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008d8:	4b04      	ldr	r3, [pc, #16]	; (80008ec <__NVIC_GetPriorityGrouping+0x18>)
 80008da:	68db      	ldr	r3, [r3, #12]
 80008dc:	0a1b      	lsrs	r3, r3, #8
 80008de:	f003 0307 	and.w	r3, r3, #7
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	46bd      	mov	sp, r7
 80008e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ea:	4770      	bx	lr
 80008ec:	e000ed00 	.word	0xe000ed00

080008f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b083      	sub	sp, #12
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	4603      	mov	r3, r0
 80008f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	db0b      	blt.n	800091a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	f003 021f 	and.w	r2, r3, #31
 8000908:	4907      	ldr	r1, [pc, #28]	; (8000928 <__NVIC_EnableIRQ+0x38>)
 800090a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090e:	095b      	lsrs	r3, r3, #5
 8000910:	2001      	movs	r0, #1
 8000912:	fa00 f202 	lsl.w	r2, r0, r2
 8000916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800091a:	bf00      	nop
 800091c:	370c      	adds	r7, #12
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	e000e100 	.word	0xe000e100

0800092c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	4603      	mov	r3, r0
 8000934:	6039      	str	r1, [r7, #0]
 8000936:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093c:	2b00      	cmp	r3, #0
 800093e:	db0a      	blt.n	8000956 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000940:	683b      	ldr	r3, [r7, #0]
 8000942:	b2da      	uxtb	r2, r3
 8000944:	490c      	ldr	r1, [pc, #48]	; (8000978 <__NVIC_SetPriority+0x4c>)
 8000946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094a:	0112      	lsls	r2, r2, #4
 800094c:	b2d2      	uxtb	r2, r2
 800094e:	440b      	add	r3, r1
 8000950:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000954:	e00a      	b.n	800096c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	b2da      	uxtb	r2, r3
 800095a:	4908      	ldr	r1, [pc, #32]	; (800097c <__NVIC_SetPriority+0x50>)
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	f003 030f 	and.w	r3, r3, #15
 8000962:	3b04      	subs	r3, #4
 8000964:	0112      	lsls	r2, r2, #4
 8000966:	b2d2      	uxtb	r2, r2
 8000968:	440b      	add	r3, r1
 800096a:	761a      	strb	r2, [r3, #24]
}
 800096c:	bf00      	nop
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	e000e100 	.word	0xe000e100
 800097c:	e000ed00 	.word	0xe000ed00

08000980 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000980:	b480      	push	{r7}
 8000982:	b089      	sub	sp, #36	; 0x24
 8000984:	af00      	add	r7, sp, #0
 8000986:	60f8      	str	r0, [r7, #12]
 8000988:	60b9      	str	r1, [r7, #8]
 800098a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	f003 0307 	and.w	r3, r3, #7
 8000992:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000994:	69fb      	ldr	r3, [r7, #28]
 8000996:	f1c3 0307 	rsb	r3, r3, #7
 800099a:	2b04      	cmp	r3, #4
 800099c:	bf28      	it	cs
 800099e:	2304      	movcs	r3, #4
 80009a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009a2:	69fb      	ldr	r3, [r7, #28]
 80009a4:	3304      	adds	r3, #4
 80009a6:	2b06      	cmp	r3, #6
 80009a8:	d902      	bls.n	80009b0 <NVIC_EncodePriority+0x30>
 80009aa:	69fb      	ldr	r3, [r7, #28]
 80009ac:	3b03      	subs	r3, #3
 80009ae:	e000      	b.n	80009b2 <NVIC_EncodePriority+0x32>
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009b4:	f04f 32ff 	mov.w	r2, #4294967295
 80009b8:	69bb      	ldr	r3, [r7, #24]
 80009ba:	fa02 f303 	lsl.w	r3, r2, r3
 80009be:	43da      	mvns	r2, r3
 80009c0:	68bb      	ldr	r3, [r7, #8]
 80009c2:	401a      	ands	r2, r3
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009c8:	f04f 31ff 	mov.w	r1, #4294967295
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	fa01 f303 	lsl.w	r3, r1, r3
 80009d2:	43d9      	mvns	r1, r3
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009d8:	4313      	orrs	r3, r2
         );
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3724      	adds	r7, #36	; 0x24
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
	...

080009e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	3b01      	subs	r3, #1
 80009f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009f8:	d301      	bcc.n	80009fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009fa:	2301      	movs	r3, #1
 80009fc:	e00f      	b.n	8000a1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009fe:	4a0a      	ldr	r2, [pc, #40]	; (8000a28 <SysTick_Config+0x40>)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	3b01      	subs	r3, #1
 8000a04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a06:	210f      	movs	r1, #15
 8000a08:	f04f 30ff 	mov.w	r0, #4294967295
 8000a0c:	f7ff ff8e 	bl	800092c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a10:	4b05      	ldr	r3, [pc, #20]	; (8000a28 <SysTick_Config+0x40>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a16:	4b04      	ldr	r3, [pc, #16]	; (8000a28 <SysTick_Config+0x40>)
 8000a18:	2207      	movs	r2, #7
 8000a1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a1c:	2300      	movs	r3, #0
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	e000e010 	.word	0xe000e010

08000a2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b082      	sub	sp, #8
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff ff29 	bl	800088c <__NVIC_SetPriorityGrouping>
}
 8000a3a:	bf00      	nop
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	b086      	sub	sp, #24
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	4603      	mov	r3, r0
 8000a4a:	60b9      	str	r1, [r7, #8]
 8000a4c:	607a      	str	r2, [r7, #4]
 8000a4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a50:	2300      	movs	r3, #0
 8000a52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a54:	f7ff ff3e 	bl	80008d4 <__NVIC_GetPriorityGrouping>
 8000a58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a5a:	687a      	ldr	r2, [r7, #4]
 8000a5c:	68b9      	ldr	r1, [r7, #8]
 8000a5e:	6978      	ldr	r0, [r7, #20]
 8000a60:	f7ff ff8e 	bl	8000980 <NVIC_EncodePriority>
 8000a64:	4602      	mov	r2, r0
 8000a66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a6a:	4611      	mov	r1, r2
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f7ff ff5d 	bl	800092c <__NVIC_SetPriority>
}
 8000a72:	bf00      	nop
 8000a74:	3718      	adds	r7, #24
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b082      	sub	sp, #8
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	4603      	mov	r3, r0
 8000a82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff ff31 	bl	80008f0 <__NVIC_EnableIRQ>
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}

08000a96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a96:	b580      	push	{r7, lr}
 8000a98:	b082      	sub	sp, #8
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a9e:	6878      	ldr	r0, [r7, #4]
 8000aa0:	f7ff ffa2 	bl	80009e8 <SysTick_Config>
 8000aa4:	4603      	mov	r3, r0
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
	...

08000ab0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b087      	sub	sp, #28
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
 8000ab8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000abe:	e154      	b.n	8000d6a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	681a      	ldr	r2, [r3, #0]
 8000ac4:	2101      	movs	r1, #1
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8000acc:	4013      	ands	r3, r2
 8000ace:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	f000 8146 	beq.w	8000d64 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d00b      	beq.n	8000af8 <HAL_GPIO_Init+0x48>
 8000ae0:	683b      	ldr	r3, [r7, #0]
 8000ae2:	685b      	ldr	r3, [r3, #4]
 8000ae4:	2b02      	cmp	r3, #2
 8000ae6:	d007      	beq.n	8000af8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ae8:	683b      	ldr	r3, [r7, #0]
 8000aea:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000aec:	2b11      	cmp	r3, #17
 8000aee:	d003      	beq.n	8000af8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	2b12      	cmp	r3, #18
 8000af6:	d130      	bne.n	8000b5a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	689b      	ldr	r3, [r3, #8]
 8000afc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	2203      	movs	r2, #3
 8000b04:	fa02 f303 	lsl.w	r3, r2, r3
 8000b08:	43db      	mvns	r3, r3
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	4013      	ands	r3, r2
 8000b0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	68da      	ldr	r2, [r3, #12]
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	005b      	lsls	r3, r3, #1
 8000b18:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1c:	693a      	ldr	r2, [r7, #16]
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	693a      	ldr	r2, [r7, #16]
 8000b26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b2e:	2201      	movs	r2, #1
 8000b30:	697b      	ldr	r3, [r7, #20]
 8000b32:	fa02 f303 	lsl.w	r3, r2, r3
 8000b36:	43db      	mvns	r3, r3
 8000b38:	693a      	ldr	r2, [r7, #16]
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	091b      	lsrs	r3, r3, #4
 8000b44:	f003 0201 	and.w	r2, r3, #1
 8000b48:	697b      	ldr	r3, [r7, #20]
 8000b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4e:	693a      	ldr	r2, [r7, #16]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	68db      	ldr	r3, [r3, #12]
 8000b5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	005b      	lsls	r3, r3, #1
 8000b64:	2203      	movs	r2, #3
 8000b66:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6a:	43db      	mvns	r3, r3
 8000b6c:	693a      	ldr	r2, [r7, #16]
 8000b6e:	4013      	ands	r3, r2
 8000b70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	689a      	ldr	r2, [r3, #8]
 8000b76:	697b      	ldr	r3, [r7, #20]
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	4313      	orrs	r3, r2
 8000b82:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	693a      	ldr	r2, [r7, #16]
 8000b88:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	685b      	ldr	r3, [r3, #4]
 8000b8e:	2b02      	cmp	r3, #2
 8000b90:	d003      	beq.n	8000b9a <HAL_GPIO_Init+0xea>
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	2b12      	cmp	r3, #18
 8000b98:	d123      	bne.n	8000be2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	08da      	lsrs	r2, r3, #3
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	3208      	adds	r2, #8
 8000ba2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	009b      	lsls	r3, r3, #2
 8000bb0:	220f      	movs	r2, #15
 8000bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000bb6:	43db      	mvns	r3, r3
 8000bb8:	693a      	ldr	r2, [r7, #16]
 8000bba:	4013      	ands	r3, r2
 8000bbc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	691a      	ldr	r2, [r3, #16]
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	f003 0307 	and.w	r3, r3, #7
 8000bc8:	009b      	lsls	r3, r3, #2
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000bd4:	697b      	ldr	r3, [r7, #20]
 8000bd6:	08da      	lsrs	r2, r3, #3
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	3208      	adds	r2, #8
 8000bdc:	6939      	ldr	r1, [r7, #16]
 8000bde:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	2203      	movs	r2, #3
 8000bee:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf2:	43db      	mvns	r3, r3
 8000bf4:	693a      	ldr	r2, [r7, #16]
 8000bf6:	4013      	ands	r3, r2
 8000bf8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	685b      	ldr	r3, [r3, #4]
 8000bfe:	f003 0203 	and.w	r2, r3, #3
 8000c02:	697b      	ldr	r3, [r7, #20]
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	fa02 f303 	lsl.w	r3, r2, r3
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	685b      	ldr	r3, [r3, #4]
 8000c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	f000 80a0 	beq.w	8000d64 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c24:	4b58      	ldr	r3, [pc, #352]	; (8000d88 <HAL_GPIO_Init+0x2d8>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	4a57      	ldr	r2, [pc, #348]	; (8000d88 <HAL_GPIO_Init+0x2d8>)
 8000c2a:	f043 0301 	orr.w	r3, r3, #1
 8000c2e:	6193      	str	r3, [r2, #24]
 8000c30:	4b55      	ldr	r3, [pc, #340]	; (8000d88 <HAL_GPIO_Init+0x2d8>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	f003 0301 	and.w	r3, r3, #1
 8000c38:	60bb      	str	r3, [r7, #8]
 8000c3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c3c:	4a53      	ldr	r2, [pc, #332]	; (8000d8c <HAL_GPIO_Init+0x2dc>)
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	089b      	lsrs	r3, r3, #2
 8000c42:	3302      	adds	r3, #2
 8000c44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	f003 0303 	and.w	r3, r3, #3
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	220f      	movs	r2, #15
 8000c54:	fa02 f303 	lsl.w	r3, r2, r3
 8000c58:	43db      	mvns	r3, r3
 8000c5a:	693a      	ldr	r2, [r7, #16]
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c66:	d019      	beq.n	8000c9c <HAL_GPIO_Init+0x1ec>
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	4a49      	ldr	r2, [pc, #292]	; (8000d90 <HAL_GPIO_Init+0x2e0>)
 8000c6c:	4293      	cmp	r3, r2
 8000c6e:	d013      	beq.n	8000c98 <HAL_GPIO_Init+0x1e8>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	4a48      	ldr	r2, [pc, #288]	; (8000d94 <HAL_GPIO_Init+0x2e4>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d00d      	beq.n	8000c94 <HAL_GPIO_Init+0x1e4>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4a47      	ldr	r2, [pc, #284]	; (8000d98 <HAL_GPIO_Init+0x2e8>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d007      	beq.n	8000c90 <HAL_GPIO_Init+0x1e0>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4a46      	ldr	r2, [pc, #280]	; (8000d9c <HAL_GPIO_Init+0x2ec>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d101      	bne.n	8000c8c <HAL_GPIO_Init+0x1dc>
 8000c88:	2304      	movs	r3, #4
 8000c8a:	e008      	b.n	8000c9e <HAL_GPIO_Init+0x1ee>
 8000c8c:	2305      	movs	r3, #5
 8000c8e:	e006      	b.n	8000c9e <HAL_GPIO_Init+0x1ee>
 8000c90:	2303      	movs	r3, #3
 8000c92:	e004      	b.n	8000c9e <HAL_GPIO_Init+0x1ee>
 8000c94:	2302      	movs	r3, #2
 8000c96:	e002      	b.n	8000c9e <HAL_GPIO_Init+0x1ee>
 8000c98:	2301      	movs	r3, #1
 8000c9a:	e000      	b.n	8000c9e <HAL_GPIO_Init+0x1ee>
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	697a      	ldr	r2, [r7, #20]
 8000ca0:	f002 0203 	and.w	r2, r2, #3
 8000ca4:	0092      	lsls	r2, r2, #2
 8000ca6:	4093      	lsls	r3, r2
 8000ca8:	693a      	ldr	r2, [r7, #16]
 8000caa:	4313      	orrs	r3, r2
 8000cac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cae:	4937      	ldr	r1, [pc, #220]	; (8000d8c <HAL_GPIO_Init+0x2dc>)
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	089b      	lsrs	r3, r3, #2
 8000cb4:	3302      	adds	r3, #2
 8000cb6:	693a      	ldr	r2, [r7, #16]
 8000cb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000cbc:	4b38      	ldr	r3, [pc, #224]	; (8000da0 <HAL_GPIO_Init+0x2f0>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	693a      	ldr	r2, [r7, #16]
 8000cc8:	4013      	ands	r3, r2
 8000cca:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d003      	beq.n	8000ce0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000cd8:	693a      	ldr	r2, [r7, #16]
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	4313      	orrs	r3, r2
 8000cde:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ce0:	4a2f      	ldr	r2, [pc, #188]	; (8000da0 <HAL_GPIO_Init+0x2f0>)
 8000ce2:	693b      	ldr	r3, [r7, #16]
 8000ce4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ce6:	4b2e      	ldr	r3, [pc, #184]	; (8000da0 <HAL_GPIO_Init+0x2f0>)
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	43db      	mvns	r3, r3
 8000cf0:	693a      	ldr	r2, [r7, #16]
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	685b      	ldr	r3, [r3, #4]
 8000cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d003      	beq.n	8000d0a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	4313      	orrs	r3, r2
 8000d08:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d0a:	4a25      	ldr	r2, [pc, #148]	; (8000da0 <HAL_GPIO_Init+0x2f0>)
 8000d0c:	693b      	ldr	r3, [r7, #16]
 8000d0e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d10:	4b23      	ldr	r3, [pc, #140]	; (8000da0 <HAL_GPIO_Init+0x2f0>)
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	43db      	mvns	r3, r3
 8000d1a:	693a      	ldr	r2, [r7, #16]
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	685b      	ldr	r3, [r3, #4]
 8000d24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d003      	beq.n	8000d34 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d34:	4a1a      	ldr	r2, [pc, #104]	; (8000da0 <HAL_GPIO_Init+0x2f0>)
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000d3a:	4b19      	ldr	r3, [pc, #100]	; (8000da0 <HAL_GPIO_Init+0x2f0>)
 8000d3c:	68db      	ldr	r3, [r3, #12]
 8000d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	43db      	mvns	r3, r3
 8000d44:	693a      	ldr	r2, [r7, #16]
 8000d46:	4013      	ands	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d003      	beq.n	8000d5e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d5e:	4a10      	ldr	r2, [pc, #64]	; (8000da0 <HAL_GPIO_Init+0x2f0>)
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	3301      	adds	r3, #1
 8000d68:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	fa22 f303 	lsr.w	r3, r2, r3
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	f47f aea3 	bne.w	8000ac0 <HAL_GPIO_Init+0x10>
  }
}
 8000d7a:	bf00      	nop
 8000d7c:	bf00      	nop
 8000d7e:	371c      	adds	r7, #28
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	40021000 	.word	0x40021000
 8000d8c:	40010000 	.word	0x40010000
 8000d90:	48000400 	.word	0x48000400
 8000d94:	48000800 	.word	0x48000800
 8000d98:	48000c00 	.word	0x48000c00
 8000d9c:	48001000 	.word	0x48001000
 8000da0:	40010400 	.word	0x40010400

08000da4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	1d3b      	adds	r3, r7, #4
 8000dae:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000db0:	1d3b      	adds	r3, r7, #4
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d102      	bne.n	8000dbe <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000db8:	2301      	movs	r3, #1
 8000dba:	f000 bef4 	b.w	8001ba6 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dbe:	1d3b      	adds	r3, r7, #4
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f003 0301 	and.w	r3, r3, #1
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	f000 816a 	beq.w	80010a2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000dce:	4bb3      	ldr	r3, [pc, #716]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000dd0:	685b      	ldr	r3, [r3, #4]
 8000dd2:	f003 030c 	and.w	r3, r3, #12
 8000dd6:	2b04      	cmp	r3, #4
 8000dd8:	d00c      	beq.n	8000df4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dda:	4bb0      	ldr	r3, [pc, #704]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	f003 030c 	and.w	r3, r3, #12
 8000de2:	2b08      	cmp	r3, #8
 8000de4:	d159      	bne.n	8000e9a <HAL_RCC_OscConfig+0xf6>
 8000de6:	4bad      	ldr	r3, [pc, #692]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000df2:	d152      	bne.n	8000e9a <HAL_RCC_OscConfig+0xf6>
 8000df4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000df8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dfc:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000e00:	fa93 f3a3 	rbit	r3, r3
 8000e04:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000e08:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e0c:	fab3 f383 	clz	r3, r3
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	095b      	lsrs	r3, r3, #5
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	f043 0301 	orr.w	r3, r3, #1
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d102      	bne.n	8000e26 <HAL_RCC_OscConfig+0x82>
 8000e20:	4b9e      	ldr	r3, [pc, #632]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	e015      	b.n	8000e52 <HAL_RCC_OscConfig+0xae>
 8000e26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e2a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e2e:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000e32:	fa93 f3a3 	rbit	r3, r3
 8000e36:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000e3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e3e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000e42:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000e46:	fa93 f3a3 	rbit	r3, r3
 8000e4a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000e4e:	4b93      	ldr	r3, [pc, #588]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e52:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e56:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000e5a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000e5e:	fa92 f2a2 	rbit	r2, r2
 8000e62:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000e66:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000e6a:	fab2 f282 	clz	r2, r2
 8000e6e:	b2d2      	uxtb	r2, r2
 8000e70:	f042 0220 	orr.w	r2, r2, #32
 8000e74:	b2d2      	uxtb	r2, r2
 8000e76:	f002 021f 	and.w	r2, r2, #31
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e80:	4013      	ands	r3, r2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	f000 810c 	beq.w	80010a0 <HAL_RCC_OscConfig+0x2fc>
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	f040 8106 	bne.w	80010a0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000e94:	2301      	movs	r3, #1
 8000e96:	f000 be86 	b.w	8001ba6 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e9a:	1d3b      	adds	r3, r7, #4
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ea4:	d106      	bne.n	8000eb4 <HAL_RCC_OscConfig+0x110>
 8000ea6:	4b7d      	ldr	r3, [pc, #500]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4a7c      	ldr	r2, [pc, #496]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000eac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000eb0:	6013      	str	r3, [r2, #0]
 8000eb2:	e030      	b.n	8000f16 <HAL_RCC_OscConfig+0x172>
 8000eb4:	1d3b      	adds	r3, r7, #4
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d10c      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x134>
 8000ebe:	4b77      	ldr	r3, [pc, #476]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4a76      	ldr	r2, [pc, #472]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000ec4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ec8:	6013      	str	r3, [r2, #0]
 8000eca:	4b74      	ldr	r3, [pc, #464]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4a73      	ldr	r2, [pc, #460]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000ed0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ed4:	6013      	str	r3, [r2, #0]
 8000ed6:	e01e      	b.n	8000f16 <HAL_RCC_OscConfig+0x172>
 8000ed8:	1d3b      	adds	r3, r7, #4
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ee2:	d10c      	bne.n	8000efe <HAL_RCC_OscConfig+0x15a>
 8000ee4:	4b6d      	ldr	r3, [pc, #436]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a6c      	ldr	r2, [pc, #432]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000eea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000eee:	6013      	str	r3, [r2, #0]
 8000ef0:	4b6a      	ldr	r3, [pc, #424]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a69      	ldr	r2, [pc, #420]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000ef6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000efa:	6013      	str	r3, [r2, #0]
 8000efc:	e00b      	b.n	8000f16 <HAL_RCC_OscConfig+0x172>
 8000efe:	4b67      	ldr	r3, [pc, #412]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a66      	ldr	r2, [pc, #408]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000f04:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f08:	6013      	str	r3, [r2, #0]
 8000f0a:	4b64      	ldr	r3, [pc, #400]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a63      	ldr	r2, [pc, #396]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000f10:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f14:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000f16:	4b61      	ldr	r3, [pc, #388]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f1a:	f023 020f 	bic.w	r2, r3, #15
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	495d      	ldr	r1, [pc, #372]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000f26:	4313      	orrs	r3, r2
 8000f28:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d059      	beq.n	8000fe8 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f34:	f7ff fc7a 	bl	800082c <HAL_GetTick>
 8000f38:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f3c:	e00a      	b.n	8000f54 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f3e:	f7ff fc75 	bl	800082c <HAL_GetTick>
 8000f42:	4602      	mov	r2, r0
 8000f44:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	2b64      	cmp	r3, #100	; 0x64
 8000f4c:	d902      	bls.n	8000f54 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	f000 be29 	b.w	8001ba6 <HAL_RCC_OscConfig+0xe02>
 8000f54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f58:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000f60:	fa93 f3a3 	rbit	r3, r3
 8000f64:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000f68:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f6c:	fab3 f383 	clz	r3, r3
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	095b      	lsrs	r3, r3, #5
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	f043 0301 	orr.w	r3, r3, #1
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d102      	bne.n	8000f86 <HAL_RCC_OscConfig+0x1e2>
 8000f80:	4b46      	ldr	r3, [pc, #280]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	e015      	b.n	8000fb2 <HAL_RCC_OscConfig+0x20e>
 8000f86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f8a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f8e:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000f92:	fa93 f3a3 	rbit	r3, r3
 8000f96:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000f9a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000f9e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000fa2:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000fa6:	fa93 f3a3 	rbit	r3, r3
 8000faa:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000fae:	4b3b      	ldr	r3, [pc, #236]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8000fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000fb6:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000fba:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000fbe:	fa92 f2a2 	rbit	r2, r2
 8000fc2:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000fc6:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000fca:	fab2 f282 	clz	r2, r2
 8000fce:	b2d2      	uxtb	r2, r2
 8000fd0:	f042 0220 	orr.w	r2, r2, #32
 8000fd4:	b2d2      	uxtb	r2, r2
 8000fd6:	f002 021f 	and.w	r2, r2, #31
 8000fda:	2101      	movs	r1, #1
 8000fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d0ab      	beq.n	8000f3e <HAL_RCC_OscConfig+0x19a>
 8000fe6:	e05c      	b.n	80010a2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fe8:	f7ff fc20 	bl	800082c <HAL_GetTick>
 8000fec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ff0:	e00a      	b.n	8001008 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ff2:	f7ff fc1b 	bl	800082c <HAL_GetTick>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	2b64      	cmp	r3, #100	; 0x64
 8001000:	d902      	bls.n	8001008 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8001002:	2303      	movs	r3, #3
 8001004:	f000 bdcf 	b.w	8001ba6 <HAL_RCC_OscConfig+0xe02>
 8001008:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800100c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001010:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001014:	fa93 f3a3 	rbit	r3, r3
 8001018:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800101c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001020:	fab3 f383 	clz	r3, r3
 8001024:	b2db      	uxtb	r3, r3
 8001026:	095b      	lsrs	r3, r3, #5
 8001028:	b2db      	uxtb	r3, r3
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	b2db      	uxtb	r3, r3
 8001030:	2b01      	cmp	r3, #1
 8001032:	d102      	bne.n	800103a <HAL_RCC_OscConfig+0x296>
 8001034:	4b19      	ldr	r3, [pc, #100]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	e015      	b.n	8001066 <HAL_RCC_OscConfig+0x2c2>
 800103a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800103e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001042:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001046:	fa93 f3a3 	rbit	r3, r3
 800104a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800104e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001052:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001056:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800105a:	fa93 f3a3 	rbit	r3, r3
 800105e:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001062:	4b0e      	ldr	r3, [pc, #56]	; (800109c <HAL_RCC_OscConfig+0x2f8>)
 8001064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001066:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800106a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800106e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001072:	fa92 f2a2 	rbit	r2, r2
 8001076:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800107a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800107e:	fab2 f282 	clz	r2, r2
 8001082:	b2d2      	uxtb	r2, r2
 8001084:	f042 0220 	orr.w	r2, r2, #32
 8001088:	b2d2      	uxtb	r2, r2
 800108a:	f002 021f 	and.w	r2, r2, #31
 800108e:	2101      	movs	r1, #1
 8001090:	fa01 f202 	lsl.w	r2, r1, r2
 8001094:	4013      	ands	r3, r2
 8001096:	2b00      	cmp	r3, #0
 8001098:	d1ab      	bne.n	8000ff2 <HAL_RCC_OscConfig+0x24e>
 800109a:	e002      	b.n	80010a2 <HAL_RCC_OscConfig+0x2fe>
 800109c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010a2:	1d3b      	adds	r3, r7, #4
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	f000 816f 	beq.w	8001390 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80010b2:	4bd0      	ldr	r3, [pc, #832]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	f003 030c 	and.w	r3, r3, #12
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d00b      	beq.n	80010d6 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010be:	4bcd      	ldr	r3, [pc, #820]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f003 030c 	and.w	r3, r3, #12
 80010c6:	2b08      	cmp	r3, #8
 80010c8:	d16c      	bne.n	80011a4 <HAL_RCC_OscConfig+0x400>
 80010ca:	4bca      	ldr	r3, [pc, #808]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d166      	bne.n	80011a4 <HAL_RCC_OscConfig+0x400>
 80010d6:	2302      	movs	r3, #2
 80010d8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010dc:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80010e0:	fa93 f3a3 	rbit	r3, r3
 80010e4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80010e8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010ec:	fab3 f383 	clz	r3, r3
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	095b      	lsrs	r3, r3, #5
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	f043 0301 	orr.w	r3, r3, #1
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d102      	bne.n	8001106 <HAL_RCC_OscConfig+0x362>
 8001100:	4bbc      	ldr	r3, [pc, #752]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	e013      	b.n	800112e <HAL_RCC_OscConfig+0x38a>
 8001106:	2302      	movs	r3, #2
 8001108:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800110c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001110:	fa93 f3a3 	rbit	r3, r3
 8001114:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001118:	2302      	movs	r3, #2
 800111a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800111e:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001122:	fa93 f3a3 	rbit	r3, r3
 8001126:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800112a:	4bb2      	ldr	r3, [pc, #712]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 800112c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800112e:	2202      	movs	r2, #2
 8001130:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8001134:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001138:	fa92 f2a2 	rbit	r2, r2
 800113c:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001140:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001144:	fab2 f282 	clz	r2, r2
 8001148:	b2d2      	uxtb	r2, r2
 800114a:	f042 0220 	orr.w	r2, r2, #32
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	f002 021f 	and.w	r2, r2, #31
 8001154:	2101      	movs	r1, #1
 8001156:	fa01 f202 	lsl.w	r2, r1, r2
 800115a:	4013      	ands	r3, r2
 800115c:	2b00      	cmp	r3, #0
 800115e:	d007      	beq.n	8001170 <HAL_RCC_OscConfig+0x3cc>
 8001160:	1d3b      	adds	r3, r7, #4
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	691b      	ldr	r3, [r3, #16]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d002      	beq.n	8001170 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	f000 bd1b 	b.w	8001ba6 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001170:	4ba0      	ldr	r3, [pc, #640]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	21f8      	movs	r1, #248	; 0xf8
 8001180:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001184:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001188:	fa91 f1a1 	rbit	r1, r1
 800118c:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8001190:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8001194:	fab1 f181 	clz	r1, r1
 8001198:	b2c9      	uxtb	r1, r1
 800119a:	408b      	lsls	r3, r1
 800119c:	4995      	ldr	r1, [pc, #596]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 800119e:	4313      	orrs	r3, r2
 80011a0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011a2:	e0f5      	b.n	8001390 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011a4:	1d3b      	adds	r3, r7, #4
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	691b      	ldr	r3, [r3, #16]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	f000 8085 	beq.w	80012ba <HAL_RCC_OscConfig+0x516>
 80011b0:	2301      	movs	r3, #1
 80011b2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80011ba:	fa93 f3a3 	rbit	r3, r3
 80011be:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80011c2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011c6:	fab3 f383 	clz	r3, r3
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80011d0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80011d4:	009b      	lsls	r3, r3, #2
 80011d6:	461a      	mov	r2, r3
 80011d8:	2301      	movs	r3, #1
 80011da:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011dc:	f7ff fb26 	bl	800082c <HAL_GetTick>
 80011e0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011e4:	e00a      	b.n	80011fc <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011e6:	f7ff fb21 	bl	800082c <HAL_GetTick>
 80011ea:	4602      	mov	r2, r0
 80011ec:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011f0:	1ad3      	subs	r3, r2, r3
 80011f2:	2b02      	cmp	r3, #2
 80011f4:	d902      	bls.n	80011fc <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80011f6:	2303      	movs	r3, #3
 80011f8:	f000 bcd5 	b.w	8001ba6 <HAL_RCC_OscConfig+0xe02>
 80011fc:	2302      	movs	r3, #2
 80011fe:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001202:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001206:	fa93 f3a3 	rbit	r3, r3
 800120a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800120e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001212:	fab3 f383 	clz	r3, r3
 8001216:	b2db      	uxtb	r3, r3
 8001218:	095b      	lsrs	r3, r3, #5
 800121a:	b2db      	uxtb	r3, r3
 800121c:	f043 0301 	orr.w	r3, r3, #1
 8001220:	b2db      	uxtb	r3, r3
 8001222:	2b01      	cmp	r3, #1
 8001224:	d102      	bne.n	800122c <HAL_RCC_OscConfig+0x488>
 8001226:	4b73      	ldr	r3, [pc, #460]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	e013      	b.n	8001254 <HAL_RCC_OscConfig+0x4b0>
 800122c:	2302      	movs	r3, #2
 800122e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001232:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001236:	fa93 f3a3 	rbit	r3, r3
 800123a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800123e:	2302      	movs	r3, #2
 8001240:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001244:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001248:	fa93 f3a3 	rbit	r3, r3
 800124c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001250:	4b68      	ldr	r3, [pc, #416]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 8001252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001254:	2202      	movs	r2, #2
 8001256:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800125a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800125e:	fa92 f2a2 	rbit	r2, r2
 8001262:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001266:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800126a:	fab2 f282 	clz	r2, r2
 800126e:	b2d2      	uxtb	r2, r2
 8001270:	f042 0220 	orr.w	r2, r2, #32
 8001274:	b2d2      	uxtb	r2, r2
 8001276:	f002 021f 	and.w	r2, r2, #31
 800127a:	2101      	movs	r1, #1
 800127c:	fa01 f202 	lsl.w	r2, r1, r2
 8001280:	4013      	ands	r3, r2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d0af      	beq.n	80011e6 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001286:	4b5b      	ldr	r3, [pc, #364]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800128e:	1d3b      	adds	r3, r7, #4
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	695b      	ldr	r3, [r3, #20]
 8001294:	21f8      	movs	r1, #248	; 0xf8
 8001296:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800129e:	fa91 f1a1 	rbit	r1, r1
 80012a2:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80012a6:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80012aa:	fab1 f181 	clz	r1, r1
 80012ae:	b2c9      	uxtb	r1, r1
 80012b0:	408b      	lsls	r3, r1
 80012b2:	4950      	ldr	r1, [pc, #320]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 80012b4:	4313      	orrs	r3, r2
 80012b6:	600b      	str	r3, [r1, #0]
 80012b8:	e06a      	b.n	8001390 <HAL_RCC_OscConfig+0x5ec>
 80012ba:	2301      	movs	r3, #1
 80012bc:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80012c4:	fa93 f3a3 	rbit	r3, r3
 80012c8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80012cc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012d0:	fab3 f383 	clz	r3, r3
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012da:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	461a      	mov	r2, r3
 80012e2:	2300      	movs	r3, #0
 80012e4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e6:	f7ff faa1 	bl	800082c <HAL_GetTick>
 80012ea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012ee:	e00a      	b.n	8001306 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012f0:	f7ff fa9c 	bl	800082c <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012fa:	1ad3      	subs	r3, r2, r3
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d902      	bls.n	8001306 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001300:	2303      	movs	r3, #3
 8001302:	f000 bc50 	b.w	8001ba6 <HAL_RCC_OscConfig+0xe02>
 8001306:	2302      	movs	r3, #2
 8001308:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800130c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001310:	fa93 f3a3 	rbit	r3, r3
 8001314:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001318:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131c:	fab3 f383 	clz	r3, r3
 8001320:	b2db      	uxtb	r3, r3
 8001322:	095b      	lsrs	r3, r3, #5
 8001324:	b2db      	uxtb	r3, r3
 8001326:	f043 0301 	orr.w	r3, r3, #1
 800132a:	b2db      	uxtb	r3, r3
 800132c:	2b01      	cmp	r3, #1
 800132e:	d102      	bne.n	8001336 <HAL_RCC_OscConfig+0x592>
 8001330:	4b30      	ldr	r3, [pc, #192]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	e013      	b.n	800135e <HAL_RCC_OscConfig+0x5ba>
 8001336:	2302      	movs	r3, #2
 8001338:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800133c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001340:	fa93 f3a3 	rbit	r3, r3
 8001344:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001348:	2302      	movs	r3, #2
 800134a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800134e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001352:	fa93 f3a3 	rbit	r3, r3
 8001356:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800135a:	4b26      	ldr	r3, [pc, #152]	; (80013f4 <HAL_RCC_OscConfig+0x650>)
 800135c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135e:	2202      	movs	r2, #2
 8001360:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001364:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001368:	fa92 f2a2 	rbit	r2, r2
 800136c:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001370:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001374:	fab2 f282 	clz	r2, r2
 8001378:	b2d2      	uxtb	r2, r2
 800137a:	f042 0220 	orr.w	r2, r2, #32
 800137e:	b2d2      	uxtb	r2, r2
 8001380:	f002 021f 	and.w	r2, r2, #31
 8001384:	2101      	movs	r1, #1
 8001386:	fa01 f202 	lsl.w	r2, r1, r2
 800138a:	4013      	ands	r3, r2
 800138c:	2b00      	cmp	r3, #0
 800138e:	d1af      	bne.n	80012f0 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001390:	1d3b      	adds	r3, r7, #4
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0308 	and.w	r3, r3, #8
 800139a:	2b00      	cmp	r3, #0
 800139c:	f000 80da 	beq.w	8001554 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	699b      	ldr	r3, [r3, #24]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d069      	beq.n	800147e <HAL_RCC_OscConfig+0x6da>
 80013aa:	2301      	movs	r3, #1
 80013ac:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b0:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80013b4:	fa93 f3a3 	rbit	r3, r3
 80013b8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80013bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013c0:	fab3 f383 	clz	r3, r3
 80013c4:	b2db      	uxtb	r3, r3
 80013c6:	461a      	mov	r2, r3
 80013c8:	4b0b      	ldr	r3, [pc, #44]	; (80013f8 <HAL_RCC_OscConfig+0x654>)
 80013ca:	4413      	add	r3, r2
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	461a      	mov	r2, r3
 80013d0:	2301      	movs	r3, #1
 80013d2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013d4:	f7ff fa2a 	bl	800082c <HAL_GetTick>
 80013d8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013dc:	e00e      	b.n	80013fc <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013de:	f7ff fa25 	bl	800082c <HAL_GetTick>
 80013e2:	4602      	mov	r2, r0
 80013e4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b02      	cmp	r3, #2
 80013ec:	d906      	bls.n	80013fc <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	e3d9      	b.n	8001ba6 <HAL_RCC_OscConfig+0xe02>
 80013f2:	bf00      	nop
 80013f4:	40021000 	.word	0x40021000
 80013f8:	10908120 	.word	0x10908120
 80013fc:	2302      	movs	r3, #2
 80013fe:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001402:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001406:	fa93 f3a3 	rbit	r3, r3
 800140a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800140e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001412:	2202      	movs	r2, #2
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	fa93 f2a3 	rbit	r2, r3
 8001420:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001424:	601a      	str	r2, [r3, #0]
 8001426:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800142a:	2202      	movs	r2, #2
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	fa93 f2a3 	rbit	r2, r3
 8001438:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800143c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800143e:	4ba5      	ldr	r3, [pc, #660]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001440:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001442:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001446:	2102      	movs	r1, #2
 8001448:	6019      	str	r1, [r3, #0]
 800144a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	fa93 f1a3 	rbit	r1, r3
 8001454:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001458:	6019      	str	r1, [r3, #0]
  return result;
 800145a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	fab3 f383 	clz	r3, r3
 8001464:	b2db      	uxtb	r3, r3
 8001466:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800146a:	b2db      	uxtb	r3, r3
 800146c:	f003 031f 	and.w	r3, r3, #31
 8001470:	2101      	movs	r1, #1
 8001472:	fa01 f303 	lsl.w	r3, r1, r3
 8001476:	4013      	ands	r3, r2
 8001478:	2b00      	cmp	r3, #0
 800147a:	d0b0      	beq.n	80013de <HAL_RCC_OscConfig+0x63a>
 800147c:	e06a      	b.n	8001554 <HAL_RCC_OscConfig+0x7b0>
 800147e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001482:	2201      	movs	r2, #1
 8001484:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001486:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	fa93 f2a3 	rbit	r2, r3
 8001490:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001494:	601a      	str	r2, [r3, #0]
  return result;
 8001496:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800149a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800149c:	fab3 f383 	clz	r3, r3
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	461a      	mov	r2, r3
 80014a4:	4b8c      	ldr	r3, [pc, #560]	; (80016d8 <HAL_RCC_OscConfig+0x934>)
 80014a6:	4413      	add	r3, r2
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	461a      	mov	r2, r3
 80014ac:	2300      	movs	r3, #0
 80014ae:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b0:	f7ff f9bc 	bl	800082c <HAL_GetTick>
 80014b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b8:	e009      	b.n	80014ce <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014ba:	f7ff f9b7 	bl	800082c <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d901      	bls.n	80014ce <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80014ca:	2303      	movs	r3, #3
 80014cc:	e36b      	b.n	8001ba6 <HAL_RCC_OscConfig+0xe02>
 80014ce:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80014d2:	2202      	movs	r2, #2
 80014d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	fa93 f2a3 	rbit	r2, r3
 80014e0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80014e4:	601a      	str	r2, [r3, #0]
 80014e6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80014ea:	2202      	movs	r2, #2
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	fa93 f2a3 	rbit	r2, r3
 80014f8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001502:	2202      	movs	r2, #2
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	fa93 f2a3 	rbit	r2, r3
 8001510:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001514:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001516:	4b6f      	ldr	r3, [pc, #444]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001518:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800151a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800151e:	2102      	movs	r1, #2
 8001520:	6019      	str	r1, [r3, #0]
 8001522:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	fa93 f1a3 	rbit	r1, r3
 800152c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001530:	6019      	str	r1, [r3, #0]
  return result;
 8001532:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	fab3 f383 	clz	r3, r3
 800153c:	b2db      	uxtb	r3, r3
 800153e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001542:	b2db      	uxtb	r3, r3
 8001544:	f003 031f 	and.w	r3, r3, #31
 8001548:	2101      	movs	r1, #1
 800154a:	fa01 f303 	lsl.w	r3, r1, r3
 800154e:	4013      	ands	r3, r2
 8001550:	2b00      	cmp	r3, #0
 8001552:	d1b2      	bne.n	80014ba <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001554:	1d3b      	adds	r3, r7, #4
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0304 	and.w	r3, r3, #4
 800155e:	2b00      	cmp	r3, #0
 8001560:	f000 8158 	beq.w	8001814 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001564:	2300      	movs	r3, #0
 8001566:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800156a:	4b5a      	ldr	r3, [pc, #360]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001572:	2b00      	cmp	r3, #0
 8001574:	d112      	bne.n	800159c <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001576:	4b57      	ldr	r3, [pc, #348]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	4a56      	ldr	r2, [pc, #344]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 800157c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001580:	61d3      	str	r3, [r2, #28]
 8001582:	4b54      	ldr	r3, [pc, #336]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800158a:	f107 0308 	add.w	r3, r7, #8
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	f107 0308 	add.w	r3, r7, #8
 8001594:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001596:	2301      	movs	r3, #1
 8001598:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800159c:	4b4f      	ldr	r3, [pc, #316]	; (80016dc <HAL_RCC_OscConfig+0x938>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d11a      	bne.n	80015de <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015a8:	4b4c      	ldr	r3, [pc, #304]	; (80016dc <HAL_RCC_OscConfig+0x938>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a4b      	ldr	r2, [pc, #300]	; (80016dc <HAL_RCC_OscConfig+0x938>)
 80015ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015b2:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015b4:	f7ff f93a 	bl	800082c <HAL_GetTick>
 80015b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015bc:	e009      	b.n	80015d2 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015be:	f7ff f935 	bl	800082c <HAL_GetTick>
 80015c2:	4602      	mov	r2, r0
 80015c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b64      	cmp	r3, #100	; 0x64
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e2e9      	b.n	8001ba6 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015d2:	4b42      	ldr	r3, [pc, #264]	; (80016dc <HAL_RCC_OscConfig+0x938>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d0ef      	beq.n	80015be <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015de:	1d3b      	adds	r3, r7, #4
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d106      	bne.n	80015f6 <HAL_RCC_OscConfig+0x852>
 80015e8:	4b3a      	ldr	r3, [pc, #232]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 80015ea:	6a1b      	ldr	r3, [r3, #32]
 80015ec:	4a39      	ldr	r2, [pc, #228]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 80015ee:	f043 0301 	orr.w	r3, r3, #1
 80015f2:	6213      	str	r3, [r2, #32]
 80015f4:	e02f      	b.n	8001656 <HAL_RCC_OscConfig+0x8b2>
 80015f6:	1d3b      	adds	r3, r7, #4
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d10c      	bne.n	800161a <HAL_RCC_OscConfig+0x876>
 8001600:	4b34      	ldr	r3, [pc, #208]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001602:	6a1b      	ldr	r3, [r3, #32]
 8001604:	4a33      	ldr	r2, [pc, #204]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001606:	f023 0301 	bic.w	r3, r3, #1
 800160a:	6213      	str	r3, [r2, #32]
 800160c:	4b31      	ldr	r3, [pc, #196]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 800160e:	6a1b      	ldr	r3, [r3, #32]
 8001610:	4a30      	ldr	r2, [pc, #192]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001612:	f023 0304 	bic.w	r3, r3, #4
 8001616:	6213      	str	r3, [r2, #32]
 8001618:	e01d      	b.n	8001656 <HAL_RCC_OscConfig+0x8b2>
 800161a:	1d3b      	adds	r3, r7, #4
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	2b05      	cmp	r3, #5
 8001622:	d10c      	bne.n	800163e <HAL_RCC_OscConfig+0x89a>
 8001624:	4b2b      	ldr	r3, [pc, #172]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001626:	6a1b      	ldr	r3, [r3, #32]
 8001628:	4a2a      	ldr	r2, [pc, #168]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 800162a:	f043 0304 	orr.w	r3, r3, #4
 800162e:	6213      	str	r3, [r2, #32]
 8001630:	4b28      	ldr	r3, [pc, #160]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001632:	6a1b      	ldr	r3, [r3, #32]
 8001634:	4a27      	ldr	r2, [pc, #156]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001636:	f043 0301 	orr.w	r3, r3, #1
 800163a:	6213      	str	r3, [r2, #32]
 800163c:	e00b      	b.n	8001656 <HAL_RCC_OscConfig+0x8b2>
 800163e:	4b25      	ldr	r3, [pc, #148]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001640:	6a1b      	ldr	r3, [r3, #32]
 8001642:	4a24      	ldr	r2, [pc, #144]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001644:	f023 0301 	bic.w	r3, r3, #1
 8001648:	6213      	str	r3, [r2, #32]
 800164a:	4b22      	ldr	r3, [pc, #136]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 800164c:	6a1b      	ldr	r3, [r3, #32]
 800164e:	4a21      	ldr	r2, [pc, #132]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 8001650:	f023 0304 	bic.w	r3, r3, #4
 8001654:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001656:	1d3b      	adds	r3, r7, #4
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d06b      	beq.n	8001738 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001660:	f7ff f8e4 	bl	800082c <HAL_GetTick>
 8001664:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001668:	e00b      	b.n	8001682 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800166a:	f7ff f8df 	bl	800082c <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	f241 3288 	movw	r2, #5000	; 0x1388
 800167a:	4293      	cmp	r3, r2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e291      	b.n	8001ba6 <HAL_RCC_OscConfig+0xe02>
 8001682:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001686:	2202      	movs	r2, #2
 8001688:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	fa93 f2a3 	rbit	r2, r3
 8001694:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800169e:	2202      	movs	r2, #2
 80016a0:	601a      	str	r2, [r3, #0]
 80016a2:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	fa93 f2a3 	rbit	r2, r3
 80016ac:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80016b0:	601a      	str	r2, [r3, #0]
  return result;
 80016b2:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80016b6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016b8:	fab3 f383 	clz	r3, r3
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	095b      	lsrs	r3, r3, #5
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	f043 0302 	orr.w	r3, r3, #2
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d109      	bne.n	80016e0 <HAL_RCC_OscConfig+0x93c>
 80016cc:	4b01      	ldr	r3, [pc, #4]	; (80016d4 <HAL_RCC_OscConfig+0x930>)
 80016ce:	6a1b      	ldr	r3, [r3, #32]
 80016d0:	e014      	b.n	80016fc <HAL_RCC_OscConfig+0x958>
 80016d2:	bf00      	nop
 80016d4:	40021000 	.word	0x40021000
 80016d8:	10908120 	.word	0x10908120
 80016dc:	40007000 	.word	0x40007000
 80016e0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80016e4:	2202      	movs	r2, #2
 80016e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	fa93 f2a3 	rbit	r2, r3
 80016f2:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	4bbb      	ldr	r3, [pc, #748]	; (80019e8 <HAL_RCC_OscConfig+0xc44>)
 80016fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001700:	2102      	movs	r1, #2
 8001702:	6011      	str	r1, [r2, #0]
 8001704:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001708:	6812      	ldr	r2, [r2, #0]
 800170a:	fa92 f1a2 	rbit	r1, r2
 800170e:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001712:	6011      	str	r1, [r2, #0]
  return result;
 8001714:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001718:	6812      	ldr	r2, [r2, #0]
 800171a:	fab2 f282 	clz	r2, r2
 800171e:	b2d2      	uxtb	r2, r2
 8001720:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001724:	b2d2      	uxtb	r2, r2
 8001726:	f002 021f 	and.w	r2, r2, #31
 800172a:	2101      	movs	r1, #1
 800172c:	fa01 f202 	lsl.w	r2, r1, r2
 8001730:	4013      	ands	r3, r2
 8001732:	2b00      	cmp	r3, #0
 8001734:	d099      	beq.n	800166a <HAL_RCC_OscConfig+0x8c6>
 8001736:	e063      	b.n	8001800 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001738:	f7ff f878 	bl	800082c <HAL_GetTick>
 800173c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001740:	e00b      	b.n	800175a <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001742:	f7ff f873 	bl	800082c <HAL_GetTick>
 8001746:	4602      	mov	r2, r0
 8001748:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001752:	4293      	cmp	r3, r2
 8001754:	d901      	bls.n	800175a <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e225      	b.n	8001ba6 <HAL_RCC_OscConfig+0xe02>
 800175a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800175e:	2202      	movs	r2, #2
 8001760:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001762:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	fa93 f2a3 	rbit	r2, r3
 800176c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001776:	2202      	movs	r2, #2
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	fa93 f2a3 	rbit	r2, r3
 8001784:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001788:	601a      	str	r2, [r3, #0]
  return result;
 800178a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800178e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001790:	fab3 f383 	clz	r3, r3
 8001794:	b2db      	uxtb	r3, r3
 8001796:	095b      	lsrs	r3, r3, #5
 8001798:	b2db      	uxtb	r3, r3
 800179a:	f043 0302 	orr.w	r3, r3, #2
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d102      	bne.n	80017aa <HAL_RCC_OscConfig+0xa06>
 80017a4:	4b90      	ldr	r3, [pc, #576]	; (80019e8 <HAL_RCC_OscConfig+0xc44>)
 80017a6:	6a1b      	ldr	r3, [r3, #32]
 80017a8:	e00d      	b.n	80017c6 <HAL_RCC_OscConfig+0xa22>
 80017aa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80017ae:	2202      	movs	r2, #2
 80017b0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	fa93 f2a3 	rbit	r2, r3
 80017bc:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	4b89      	ldr	r3, [pc, #548]	; (80019e8 <HAL_RCC_OscConfig+0xc44>)
 80017c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017c6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80017ca:	2102      	movs	r1, #2
 80017cc:	6011      	str	r1, [r2, #0]
 80017ce:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80017d2:	6812      	ldr	r2, [r2, #0]
 80017d4:	fa92 f1a2 	rbit	r1, r2
 80017d8:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80017dc:	6011      	str	r1, [r2, #0]
  return result;
 80017de:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80017e2:	6812      	ldr	r2, [r2, #0]
 80017e4:	fab2 f282 	clz	r2, r2
 80017e8:	b2d2      	uxtb	r2, r2
 80017ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017ee:	b2d2      	uxtb	r2, r2
 80017f0:	f002 021f 	and.w	r2, r2, #31
 80017f4:	2101      	movs	r1, #1
 80017f6:	fa01 f202 	lsl.w	r2, r1, r2
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d1a0      	bne.n	8001742 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001800:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001804:	2b01      	cmp	r3, #1
 8001806:	d105      	bne.n	8001814 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001808:	4b77      	ldr	r3, [pc, #476]	; (80019e8 <HAL_RCC_OscConfig+0xc44>)
 800180a:	69db      	ldr	r3, [r3, #28]
 800180c:	4a76      	ldr	r2, [pc, #472]	; (80019e8 <HAL_RCC_OscConfig+0xc44>)
 800180e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001812:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001814:	1d3b      	adds	r3, r7, #4
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	69db      	ldr	r3, [r3, #28]
 800181a:	2b00      	cmp	r3, #0
 800181c:	f000 81c2 	beq.w	8001ba4 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001820:	4b71      	ldr	r3, [pc, #452]	; (80019e8 <HAL_RCC_OscConfig+0xc44>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f003 030c 	and.w	r3, r3, #12
 8001828:	2b08      	cmp	r3, #8
 800182a:	f000 819c 	beq.w	8001b66 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800182e:	1d3b      	adds	r3, r7, #4
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	69db      	ldr	r3, [r3, #28]
 8001834:	2b02      	cmp	r3, #2
 8001836:	f040 8114 	bne.w	8001a62 <HAL_RCC_OscConfig+0xcbe>
 800183a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800183e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001842:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001844:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	fa93 f2a3 	rbit	r2, r3
 800184e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001852:	601a      	str	r2, [r3, #0]
  return result;
 8001854:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001858:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800185a:	fab3 f383 	clz	r3, r3
 800185e:	b2db      	uxtb	r3, r3
 8001860:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001864:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	461a      	mov	r2, r3
 800186c:	2300      	movs	r3, #0
 800186e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001870:	f7fe ffdc 	bl	800082c <HAL_GetTick>
 8001874:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001878:	e009      	b.n	800188e <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800187a:	f7fe ffd7 	bl	800082c <HAL_GetTick>
 800187e:	4602      	mov	r2, r0
 8001880:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	2b02      	cmp	r3, #2
 8001888:	d901      	bls.n	800188e <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e18b      	b.n	8001ba6 <HAL_RCC_OscConfig+0xe02>
 800188e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001892:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001896:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001898:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	fa93 f2a3 	rbit	r2, r3
 80018a2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80018a6:	601a      	str	r2, [r3, #0]
  return result;
 80018a8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80018ac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018ae:	fab3 f383 	clz	r3, r3
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	095b      	lsrs	r3, r3, #5
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d102      	bne.n	80018c8 <HAL_RCC_OscConfig+0xb24>
 80018c2:	4b49      	ldr	r3, [pc, #292]	; (80019e8 <HAL_RCC_OscConfig+0xc44>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	e01b      	b.n	8001900 <HAL_RCC_OscConfig+0xb5c>
 80018c8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80018cc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	fa93 f2a3 	rbit	r2, r3
 80018dc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80018e0:	601a      	str	r2, [r3, #0]
 80018e2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80018e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	fa93 f2a3 	rbit	r2, r3
 80018f6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	4b3a      	ldr	r3, [pc, #232]	; (80019e8 <HAL_RCC_OscConfig+0xc44>)
 80018fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001900:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001904:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001908:	6011      	str	r1, [r2, #0]
 800190a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800190e:	6812      	ldr	r2, [r2, #0]
 8001910:	fa92 f1a2 	rbit	r1, r2
 8001914:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001918:	6011      	str	r1, [r2, #0]
  return result;
 800191a:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800191e:	6812      	ldr	r2, [r2, #0]
 8001920:	fab2 f282 	clz	r2, r2
 8001924:	b2d2      	uxtb	r2, r2
 8001926:	f042 0220 	orr.w	r2, r2, #32
 800192a:	b2d2      	uxtb	r2, r2
 800192c:	f002 021f 	and.w	r2, r2, #31
 8001930:	2101      	movs	r1, #1
 8001932:	fa01 f202 	lsl.w	r2, r1, r2
 8001936:	4013      	ands	r3, r2
 8001938:	2b00      	cmp	r3, #0
 800193a:	d19e      	bne.n	800187a <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800193c:	4b2a      	ldr	r3, [pc, #168]	; (80019e8 <HAL_RCC_OscConfig+0xc44>)
 800193e:	685b      	ldr	r3, [r3, #4]
 8001940:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001944:	1d3b      	adds	r3, r7, #4
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800194a:	1d3b      	adds	r3, r7, #4
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	6a1b      	ldr	r3, [r3, #32]
 8001950:	430b      	orrs	r3, r1
 8001952:	4925      	ldr	r1, [pc, #148]	; (80019e8 <HAL_RCC_OscConfig+0xc44>)
 8001954:	4313      	orrs	r3, r2
 8001956:	604b      	str	r3, [r1, #4]
 8001958:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800195c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001960:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001962:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	fa93 f2a3 	rbit	r2, r3
 800196c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001970:	601a      	str	r2, [r3, #0]
  return result;
 8001972:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001976:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001978:	fab3 f383 	clz	r3, r3
 800197c:	b2db      	uxtb	r3, r3
 800197e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001982:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	461a      	mov	r2, r3
 800198a:	2301      	movs	r3, #1
 800198c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198e:	f7fe ff4d 	bl	800082c <HAL_GetTick>
 8001992:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001996:	e009      	b.n	80019ac <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001998:	f7fe ff48 	bl	800082c <HAL_GetTick>
 800199c:	4602      	mov	r2, r0
 800199e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e0fc      	b.n	8001ba6 <HAL_RCC_OscConfig+0xe02>
 80019ac:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80019b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	fa93 f2a3 	rbit	r2, r3
 80019c0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019c4:	601a      	str	r2, [r3, #0]
  return result;
 80019c6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019ca:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019cc:	fab3 f383 	clz	r3, r3
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	095b      	lsrs	r3, r3, #5
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	f043 0301 	orr.w	r3, r3, #1
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d105      	bne.n	80019ec <HAL_RCC_OscConfig+0xc48>
 80019e0:	4b01      	ldr	r3, [pc, #4]	; (80019e8 <HAL_RCC_OscConfig+0xc44>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	e01e      	b.n	8001a24 <HAL_RCC_OscConfig+0xc80>
 80019e6:	bf00      	nop
 80019e8:	40021000 	.word	0x40021000
 80019ec:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019f0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	fa93 f2a3 	rbit	r2, r3
 8001a00:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a0a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	fa93 f2a3 	rbit	r2, r3
 8001a1a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	4b63      	ldr	r3, [pc, #396]	; (8001bb0 <HAL_RCC_OscConfig+0xe0c>)
 8001a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a24:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001a28:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a2c:	6011      	str	r1, [r2, #0]
 8001a2e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001a32:	6812      	ldr	r2, [r2, #0]
 8001a34:	fa92 f1a2 	rbit	r1, r2
 8001a38:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001a3c:	6011      	str	r1, [r2, #0]
  return result;
 8001a3e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001a42:	6812      	ldr	r2, [r2, #0]
 8001a44:	fab2 f282 	clz	r2, r2
 8001a48:	b2d2      	uxtb	r2, r2
 8001a4a:	f042 0220 	orr.w	r2, r2, #32
 8001a4e:	b2d2      	uxtb	r2, r2
 8001a50:	f002 021f 	and.w	r2, r2, #31
 8001a54:	2101      	movs	r1, #1
 8001a56:	fa01 f202 	lsl.w	r2, r1, r2
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d09b      	beq.n	8001998 <HAL_RCC_OscConfig+0xbf4>
 8001a60:	e0a0      	b.n	8001ba4 <HAL_RCC_OscConfig+0xe00>
 8001a62:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a66:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001a6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	fa93 f2a3 	rbit	r2, r3
 8001a76:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a7a:	601a      	str	r2, [r3, #0]
  return result;
 8001a7c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a80:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a82:	fab3 f383 	clz	r3, r3
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a8c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	461a      	mov	r2, r3
 8001a94:	2300      	movs	r3, #0
 8001a96:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a98:	f7fe fec8 	bl	800082c <HAL_GetTick>
 8001a9c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aa0:	e009      	b.n	8001ab6 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aa2:	f7fe fec3 	bl	800082c <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	2b02      	cmp	r3, #2
 8001ab0:	d901      	bls.n	8001ab6 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001ab2:	2303      	movs	r3, #3
 8001ab4:	e077      	b.n	8001ba6 <HAL_RCC_OscConfig+0xe02>
 8001ab6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001abe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	fa93 f2a3 	rbit	r2, r3
 8001aca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ace:	601a      	str	r2, [r3, #0]
  return result;
 8001ad0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ad6:	fab3 f383 	clz	r3, r3
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	095b      	lsrs	r3, r3, #5
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	f043 0301 	orr.w	r3, r3, #1
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	2b01      	cmp	r3, #1
 8001ae8:	d102      	bne.n	8001af0 <HAL_RCC_OscConfig+0xd4c>
 8001aea:	4b31      	ldr	r3, [pc, #196]	; (8001bb0 <HAL_RCC_OscConfig+0xe0c>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	e01b      	b.n	8001b28 <HAL_RCC_OscConfig+0xd84>
 8001af0:	f107 0320 	add.w	r3, r7, #32
 8001af4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001af8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afa:	f107 0320 	add.w	r3, r7, #32
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	fa93 f2a3 	rbit	r2, r3
 8001b04:	f107 031c 	add.w	r3, r7, #28
 8001b08:	601a      	str	r2, [r3, #0]
 8001b0a:	f107 0318 	add.w	r3, r7, #24
 8001b0e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	f107 0318 	add.w	r3, r7, #24
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	fa93 f2a3 	rbit	r2, r3
 8001b1e:	f107 0314 	add.w	r3, r7, #20
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	4b22      	ldr	r3, [pc, #136]	; (8001bb0 <HAL_RCC_OscConfig+0xe0c>)
 8001b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b28:	f107 0210 	add.w	r2, r7, #16
 8001b2c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001b30:	6011      	str	r1, [r2, #0]
 8001b32:	f107 0210 	add.w	r2, r7, #16
 8001b36:	6812      	ldr	r2, [r2, #0]
 8001b38:	fa92 f1a2 	rbit	r1, r2
 8001b3c:	f107 020c 	add.w	r2, r7, #12
 8001b40:	6011      	str	r1, [r2, #0]
  return result;
 8001b42:	f107 020c 	add.w	r2, r7, #12
 8001b46:	6812      	ldr	r2, [r2, #0]
 8001b48:	fab2 f282 	clz	r2, r2
 8001b4c:	b2d2      	uxtb	r2, r2
 8001b4e:	f042 0220 	orr.w	r2, r2, #32
 8001b52:	b2d2      	uxtb	r2, r2
 8001b54:	f002 021f 	and.w	r2, r2, #31
 8001b58:	2101      	movs	r1, #1
 8001b5a:	fa01 f202 	lsl.w	r2, r1, r2
 8001b5e:	4013      	ands	r3, r2
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d19e      	bne.n	8001aa2 <HAL_RCC_OscConfig+0xcfe>
 8001b64:	e01e      	b.n	8001ba4 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b66:	1d3b      	adds	r3, r7, #4
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	69db      	ldr	r3, [r3, #28]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d101      	bne.n	8001b74 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e018      	b.n	8001ba6 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b74:	4b0e      	ldr	r3, [pc, #56]	; (8001bb0 <HAL_RCC_OscConfig+0xe0c>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b7c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b80:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b84:	1d3b      	adds	r3, r7, #4
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	6a1b      	ldr	r3, [r3, #32]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d108      	bne.n	8001ba0 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001b8e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001b92:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b96:	1d3b      	adds	r3, r7, #4
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d001      	beq.n	8001ba4 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e000      	b.n	8001ba6 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40021000 	.word	0x40021000

08001bb4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b09e      	sub	sp, #120	; 0x78
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d101      	bne.n	8001bcc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e162      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001bcc:	4b90      	ldr	r3, [pc, #576]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d910      	bls.n	8001bfc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bda:	4b8d      	ldr	r3, [pc, #564]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f023 0207 	bic.w	r2, r3, #7
 8001be2:	498b      	ldr	r1, [pc, #556]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bea:	4b89      	ldr	r3, [pc, #548]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	683a      	ldr	r2, [r7, #0]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d001      	beq.n	8001bfc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e14a      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f003 0302 	and.w	r3, r3, #2
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d008      	beq.n	8001c1a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c08:	4b82      	ldr	r3, [pc, #520]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	497f      	ldr	r1, [pc, #508]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001c16:	4313      	orrs	r3, r2
 8001c18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f003 0301 	and.w	r3, r3, #1
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 80dc 	beq.w	8001de0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	2b01      	cmp	r3, #1
 8001c2e:	d13c      	bne.n	8001caa <HAL_RCC_ClockConfig+0xf6>
 8001c30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c34:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001c38:	fa93 f3a3 	rbit	r3, r3
 8001c3c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001c3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c40:	fab3 f383 	clz	r3, r3
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	095b      	lsrs	r3, r3, #5
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	f043 0301 	orr.w	r3, r3, #1
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d102      	bne.n	8001c5a <HAL_RCC_ClockConfig+0xa6>
 8001c54:	4b6f      	ldr	r3, [pc, #444]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	e00f      	b.n	8001c7a <HAL_RCC_ClockConfig+0xc6>
 8001c5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c5e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001c62:	fa93 f3a3 	rbit	r3, r3
 8001c66:	667b      	str	r3, [r7, #100]	; 0x64
 8001c68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c6c:	663b      	str	r3, [r7, #96]	; 0x60
 8001c6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c70:	fa93 f3a3 	rbit	r3, r3
 8001c74:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c76:	4b67      	ldr	r3, [pc, #412]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c7e:	65ba      	str	r2, [r7, #88]	; 0x58
 8001c80:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c82:	fa92 f2a2 	rbit	r2, r2
 8001c86:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001c88:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001c8a:	fab2 f282 	clz	r2, r2
 8001c8e:	b2d2      	uxtb	r2, r2
 8001c90:	f042 0220 	orr.w	r2, r2, #32
 8001c94:	b2d2      	uxtb	r2, r2
 8001c96:	f002 021f 	and.w	r2, r2, #31
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d17b      	bne.n	8001d9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e0f3      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b02      	cmp	r3, #2
 8001cb0:	d13c      	bne.n	8001d2c <HAL_RCC_ClockConfig+0x178>
 8001cb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cb6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001cba:	fa93 f3a3 	rbit	r3, r3
 8001cbe:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001cc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cc2:	fab3 f383 	clz	r3, r3
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	095b      	lsrs	r3, r3, #5
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	f043 0301 	orr.w	r3, r3, #1
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d102      	bne.n	8001cdc <HAL_RCC_ClockConfig+0x128>
 8001cd6:	4b4f      	ldr	r3, [pc, #316]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	e00f      	b.n	8001cfc <HAL_RCC_ClockConfig+0x148>
 8001cdc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ce0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ce4:	fa93 f3a3 	rbit	r3, r3
 8001ce8:	647b      	str	r3, [r7, #68]	; 0x44
 8001cea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001cee:	643b      	str	r3, [r7, #64]	; 0x40
 8001cf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cf2:	fa93 f3a3 	rbit	r3, r3
 8001cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cf8:	4b46      	ldr	r3, [pc, #280]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cfc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001d00:	63ba      	str	r2, [r7, #56]	; 0x38
 8001d02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d04:	fa92 f2a2 	rbit	r2, r2
 8001d08:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001d0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d0c:	fab2 f282 	clz	r2, r2
 8001d10:	b2d2      	uxtb	r2, r2
 8001d12:	f042 0220 	orr.w	r2, r2, #32
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	f002 021f 	and.w	r2, r2, #31
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d22:	4013      	ands	r3, r2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d13a      	bne.n	8001d9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e0b2      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d32:	fa93 f3a3 	rbit	r3, r3
 8001d36:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d3a:	fab3 f383 	clz	r3, r3
 8001d3e:	b2db      	uxtb	r3, r3
 8001d40:	095b      	lsrs	r3, r3, #5
 8001d42:	b2db      	uxtb	r3, r3
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d102      	bne.n	8001d54 <HAL_RCC_ClockConfig+0x1a0>
 8001d4e:	4b31      	ldr	r3, [pc, #196]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	e00d      	b.n	8001d70 <HAL_RCC_ClockConfig+0x1bc>
 8001d54:	2302      	movs	r3, #2
 8001d56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d5a:	fa93 f3a3 	rbit	r3, r3
 8001d5e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d60:	2302      	movs	r3, #2
 8001d62:	623b      	str	r3, [r7, #32]
 8001d64:	6a3b      	ldr	r3, [r7, #32]
 8001d66:	fa93 f3a3 	rbit	r3, r3
 8001d6a:	61fb      	str	r3, [r7, #28]
 8001d6c:	4b29      	ldr	r3, [pc, #164]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d70:	2202      	movs	r2, #2
 8001d72:	61ba      	str	r2, [r7, #24]
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	fa92 f2a2 	rbit	r2, r2
 8001d7a:	617a      	str	r2, [r7, #20]
  return result;
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	fab2 f282 	clz	r2, r2
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	f042 0220 	orr.w	r2, r2, #32
 8001d88:	b2d2      	uxtb	r2, r2
 8001d8a:	f002 021f 	and.w	r2, r2, #31
 8001d8e:	2101      	movs	r1, #1
 8001d90:	fa01 f202 	lsl.w	r2, r1, r2
 8001d94:	4013      	ands	r3, r2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e079      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d9e:	4b1d      	ldr	r3, [pc, #116]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	f023 0203 	bic.w	r2, r3, #3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	491a      	ldr	r1, [pc, #104]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001db0:	f7fe fd3c 	bl	800082c <HAL_GetTick>
 8001db4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001db6:	e00a      	b.n	8001dce <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db8:	f7fe fd38 	bl	800082c <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e061      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dce:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <HAL_RCC_ClockConfig+0x260>)
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f003 020c 	and.w	r2, r3, #12
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	009b      	lsls	r3, r3, #2
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d1eb      	bne.n	8001db8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001de0:	4b0b      	ldr	r3, [pc, #44]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d214      	bcs.n	8001e18 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dee:	4b08      	ldr	r3, [pc, #32]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f023 0207 	bic.w	r2, r3, #7
 8001df6:	4906      	ldr	r1, [pc, #24]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dfe:	4b04      	ldr	r3, [pc, #16]	; (8001e10 <HAL_RCC_ClockConfig+0x25c>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0307 	and.w	r3, r3, #7
 8001e06:	683a      	ldr	r2, [r7, #0]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d005      	beq.n	8001e18 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e040      	b.n	8001e92 <HAL_RCC_ClockConfig+0x2de>
 8001e10:	40022000 	.word	0x40022000
 8001e14:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d008      	beq.n	8001e36 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e24:	4b1d      	ldr	r3, [pc, #116]	; (8001e9c <HAL_RCC_ClockConfig+0x2e8>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	491a      	ldr	r1, [pc, #104]	; (8001e9c <HAL_RCC_ClockConfig+0x2e8>)
 8001e32:	4313      	orrs	r3, r2
 8001e34:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0308 	and.w	r3, r3, #8
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d009      	beq.n	8001e56 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e42:	4b16      	ldr	r3, [pc, #88]	; (8001e9c <HAL_RCC_ClockConfig+0x2e8>)
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	691b      	ldr	r3, [r3, #16]
 8001e4e:	00db      	lsls	r3, r3, #3
 8001e50:	4912      	ldr	r1, [pc, #72]	; (8001e9c <HAL_RCC_ClockConfig+0x2e8>)
 8001e52:	4313      	orrs	r3, r2
 8001e54:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001e56:	f000 f829 	bl	8001eac <HAL_RCC_GetSysClockFreq>
 8001e5a:	4601      	mov	r1, r0
 8001e5c:	4b0f      	ldr	r3, [pc, #60]	; (8001e9c <HAL_RCC_ClockConfig+0x2e8>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e64:	22f0      	movs	r2, #240	; 0xf0
 8001e66:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	fa92 f2a2 	rbit	r2, r2
 8001e6e:	60fa      	str	r2, [r7, #12]
  return result;
 8001e70:	68fa      	ldr	r2, [r7, #12]
 8001e72:	fab2 f282 	clz	r2, r2
 8001e76:	b2d2      	uxtb	r2, r2
 8001e78:	40d3      	lsrs	r3, r2
 8001e7a:	4a09      	ldr	r2, [pc, #36]	; (8001ea0 <HAL_RCC_ClockConfig+0x2ec>)
 8001e7c:	5cd3      	ldrb	r3, [r2, r3]
 8001e7e:	fa21 f303 	lsr.w	r3, r1, r3
 8001e82:	4a08      	ldr	r2, [pc, #32]	; (8001ea4 <HAL_RCC_ClockConfig+0x2f0>)
 8001e84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001e86:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <HAL_RCC_ClockConfig+0x2f4>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7fe fc8a 	bl	80007a4 <HAL_InitTick>
  
  return HAL_OK;
 8001e90:	2300      	movs	r3, #0
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3778      	adds	r7, #120	; 0x78
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40021000 	.word	0x40021000
 8001ea0:	08005910 	.word	0x08005910
 8001ea4:	20000000 	.word	0x20000000
 8001ea8:	20000004 	.word	0x20000004

08001eac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b08b      	sub	sp, #44	; 0x2c
 8001eb0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61fb      	str	r3, [r7, #28]
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	61bb      	str	r3, [r7, #24]
 8001eba:	2300      	movs	r3, #0
 8001ebc:	627b      	str	r3, [r7, #36]	; 0x24
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001ec6:	4b29      	ldr	r3, [pc, #164]	; (8001f6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	f003 030c 	and.w	r3, r3, #12
 8001ed2:	2b04      	cmp	r3, #4
 8001ed4:	d002      	beq.n	8001edc <HAL_RCC_GetSysClockFreq+0x30>
 8001ed6:	2b08      	cmp	r3, #8
 8001ed8:	d003      	beq.n	8001ee2 <HAL_RCC_GetSysClockFreq+0x36>
 8001eda:	e03c      	b.n	8001f56 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001edc:	4b24      	ldr	r3, [pc, #144]	; (8001f70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ede:	623b      	str	r3, [r7, #32]
      break;
 8001ee0:	e03c      	b.n	8001f5c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001ee2:	69fb      	ldr	r3, [r7, #28]
 8001ee4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001ee8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001eec:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eee:	68ba      	ldr	r2, [r7, #8]
 8001ef0:	fa92 f2a2 	rbit	r2, r2
 8001ef4:	607a      	str	r2, [r7, #4]
  return result;
 8001ef6:	687a      	ldr	r2, [r7, #4]
 8001ef8:	fab2 f282 	clz	r2, r2
 8001efc:	b2d2      	uxtb	r2, r2
 8001efe:	40d3      	lsrs	r3, r2
 8001f00:	4a1c      	ldr	r2, [pc, #112]	; (8001f74 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001f02:	5cd3      	ldrb	r3, [r2, r3]
 8001f04:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001f06:	4b19      	ldr	r3, [pc, #100]	; (8001f6c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0a:	f003 030f 	and.w	r3, r3, #15
 8001f0e:	220f      	movs	r2, #15
 8001f10:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	fa92 f2a2 	rbit	r2, r2
 8001f18:	60fa      	str	r2, [r7, #12]
  return result;
 8001f1a:	68fa      	ldr	r2, [r7, #12]
 8001f1c:	fab2 f282 	clz	r2, r2
 8001f20:	b2d2      	uxtb	r2, r2
 8001f22:	40d3      	lsrs	r3, r2
 8001f24:	4a14      	ldr	r2, [pc, #80]	; (8001f78 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001f26:	5cd3      	ldrb	r3, [r2, r3]
 8001f28:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001f2a:	69fb      	ldr	r3, [r7, #28]
 8001f2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d008      	beq.n	8001f46 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f34:	4a0e      	ldr	r2, [pc, #56]	; (8001f70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	fb02 f303 	mul.w	r3, r2, r3
 8001f42:	627b      	str	r3, [r7, #36]	; 0x24
 8001f44:	e004      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	4a0c      	ldr	r2, [pc, #48]	; (8001f7c <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f4a:	fb02 f303 	mul.w	r3, r2, r3
 8001f4e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f52:	623b      	str	r3, [r7, #32]
      break;
 8001f54:	e002      	b.n	8001f5c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f56:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001f58:	623b      	str	r3, [r7, #32]
      break;
 8001f5a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f5c:	6a3b      	ldr	r3, [r7, #32]
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	372c      	adds	r7, #44	; 0x2c
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	007a1200 	.word	0x007a1200
 8001f74:	08005928 	.word	0x08005928
 8001f78:	08005938 	.word	0x08005938
 8001f7c:	003d0900 	.word	0x003d0900

08001f80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f84:	4b03      	ldr	r3, [pc, #12]	; (8001f94 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f86:	681b      	ldr	r3, [r3, #0]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	20000000 	.word	0x20000000

08001f98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001f9e:	f7ff ffef 	bl	8001f80 <HAL_RCC_GetHCLKFreq>
 8001fa2:	4601      	mov	r1, r0
 8001fa4:	4b0b      	ldr	r3, [pc, #44]	; (8001fd4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001fac:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001fb0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	fa92 f2a2 	rbit	r2, r2
 8001fb8:	603a      	str	r2, [r7, #0]
  return result;
 8001fba:	683a      	ldr	r2, [r7, #0]
 8001fbc:	fab2 f282 	clz	r2, r2
 8001fc0:	b2d2      	uxtb	r2, r2
 8001fc2:	40d3      	lsrs	r3, r2
 8001fc4:	4a04      	ldr	r2, [pc, #16]	; (8001fd8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001fc6:	5cd3      	ldrb	r3, [r2, r3]
 8001fc8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	08005920 	.word	0x08005920

08001fdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001fe2:	f7ff ffcd 	bl	8001f80 <HAL_RCC_GetHCLKFreq>
 8001fe6:	4601      	mov	r1, r0
 8001fe8:	4b0b      	ldr	r3, [pc, #44]	; (8002018 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001ff0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001ff4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	fa92 f2a2 	rbit	r2, r2
 8001ffc:	603a      	str	r2, [r7, #0]
  return result;
 8001ffe:	683a      	ldr	r2, [r7, #0]
 8002000:	fab2 f282 	clz	r2, r2
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	40d3      	lsrs	r3, r2
 8002008:	4a04      	ldr	r2, [pc, #16]	; (800201c <HAL_RCC_GetPCLK2Freq+0x40>)
 800200a:	5cd3      	ldrb	r3, [r2, r3]
 800200c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002010:	4618      	mov	r0, r3
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40021000 	.word	0x40021000
 800201c:	08005920 	.word	0x08005920

08002020 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b092      	sub	sp, #72	; 0x48
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002028:	2300      	movs	r3, #0
 800202a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800202c:	2300      	movs	r3, #0
 800202e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002030:	2300      	movs	r3, #0
 8002032:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 80d4 	beq.w	80021ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002044:	4b4e      	ldr	r3, [pc, #312]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002046:	69db      	ldr	r3, [r3, #28]
 8002048:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d10e      	bne.n	800206e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002050:	4b4b      	ldr	r3, [pc, #300]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	4a4a      	ldr	r2, [pc, #296]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002056:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800205a:	61d3      	str	r3, [r2, #28]
 800205c:	4b48      	ldr	r3, [pc, #288]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800205e:	69db      	ldr	r3, [r3, #28]
 8002060:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002064:	60bb      	str	r3, [r7, #8]
 8002066:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002068:	2301      	movs	r3, #1
 800206a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800206e:	4b45      	ldr	r3, [pc, #276]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002076:	2b00      	cmp	r3, #0
 8002078:	d118      	bne.n	80020ac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800207a:	4b42      	ldr	r3, [pc, #264]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a41      	ldr	r2, [pc, #260]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002080:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002084:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002086:	f7fe fbd1 	bl	800082c <HAL_GetTick>
 800208a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800208c:	e008      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800208e:	f7fe fbcd 	bl	800082c <HAL_GetTick>
 8002092:	4602      	mov	r2, r0
 8002094:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	2b64      	cmp	r3, #100	; 0x64
 800209a:	d901      	bls.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e169      	b.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020a0:	4b38      	ldr	r3, [pc, #224]	; (8002184 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0f0      	beq.n	800208e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020ac:	4b34      	ldr	r3, [pc, #208]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020b4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	f000 8084 	beq.w	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020c6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d07c      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80020cc:	4b2c      	ldr	r3, [pc, #176]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020ce:	6a1b      	ldr	r3, [r3, #32]
 80020d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020de:	fa93 f3a3 	rbit	r3, r3
 80020e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80020e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80020e6:	fab3 f383 	clz	r3, r3
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	461a      	mov	r2, r3
 80020ee:	4b26      	ldr	r3, [pc, #152]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80020f0:	4413      	add	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	461a      	mov	r2, r3
 80020f6:	2301      	movs	r3, #1
 80020f8:	6013      	str	r3, [r2, #0]
 80020fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020fe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002102:	fa93 f3a3 	rbit	r3, r3
 8002106:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800210a:	fab3 f383 	clz	r3, r3
 800210e:	b2db      	uxtb	r3, r3
 8002110:	461a      	mov	r2, r3
 8002112:	4b1d      	ldr	r3, [pc, #116]	; (8002188 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002114:	4413      	add	r3, r2
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	461a      	mov	r2, r3
 800211a:	2300      	movs	r3, #0
 800211c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800211e:	4a18      	ldr	r2, [pc, #96]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002122:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002126:	f003 0301 	and.w	r3, r3, #1
 800212a:	2b00      	cmp	r3, #0
 800212c:	d04b      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800212e:	f7fe fb7d 	bl	800082c <HAL_GetTick>
 8002132:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002134:	e00a      	b.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002136:	f7fe fb79 	bl	800082c <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	f241 3288 	movw	r2, #5000	; 0x1388
 8002144:	4293      	cmp	r3, r2
 8002146:	d901      	bls.n	800214c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e113      	b.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800214c:	2302      	movs	r3, #2
 800214e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002152:	fa93 f3a3 	rbit	r3, r3
 8002156:	627b      	str	r3, [r7, #36]	; 0x24
 8002158:	2302      	movs	r3, #2
 800215a:	623b      	str	r3, [r7, #32]
 800215c:	6a3b      	ldr	r3, [r7, #32]
 800215e:	fa93 f3a3 	rbit	r3, r3
 8002162:	61fb      	str	r3, [r7, #28]
  return result;
 8002164:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002166:	fab3 f383 	clz	r3, r3
 800216a:	b2db      	uxtb	r3, r3
 800216c:	095b      	lsrs	r3, r3, #5
 800216e:	b2db      	uxtb	r3, r3
 8002170:	f043 0302 	orr.w	r3, r3, #2
 8002174:	b2db      	uxtb	r3, r3
 8002176:	2b02      	cmp	r3, #2
 8002178:	d108      	bne.n	800218c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800217a:	4b01      	ldr	r3, [pc, #4]	; (8002180 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800217c:	6a1b      	ldr	r3, [r3, #32]
 800217e:	e00d      	b.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002180:	40021000 	.word	0x40021000
 8002184:	40007000 	.word	0x40007000
 8002188:	10908100 	.word	0x10908100
 800218c:	2302      	movs	r3, #2
 800218e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	fa93 f3a3 	rbit	r3, r3
 8002196:	617b      	str	r3, [r7, #20]
 8002198:	4b78      	ldr	r3, [pc, #480]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800219a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800219c:	2202      	movs	r2, #2
 800219e:	613a      	str	r2, [r7, #16]
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	fa92 f2a2 	rbit	r2, r2
 80021a6:	60fa      	str	r2, [r7, #12]
  return result;
 80021a8:	68fa      	ldr	r2, [r7, #12]
 80021aa:	fab2 f282 	clz	r2, r2
 80021ae:	b2d2      	uxtb	r2, r2
 80021b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80021b4:	b2d2      	uxtb	r2, r2
 80021b6:	f002 021f 	and.w	r2, r2, #31
 80021ba:	2101      	movs	r1, #1
 80021bc:	fa01 f202 	lsl.w	r2, r1, r2
 80021c0:	4013      	ands	r3, r2
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d0b7      	beq.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80021c6:	4b6d      	ldr	r3, [pc, #436]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021c8:	6a1b      	ldr	r3, [r3, #32]
 80021ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	496a      	ldr	r1, [pc, #424]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80021dc:	2b01      	cmp	r3, #1
 80021de:	d105      	bne.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021e0:	4b66      	ldr	r3, [pc, #408]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021e2:	69db      	ldr	r3, [r3, #28]
 80021e4:	4a65      	ldr	r2, [pc, #404]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0301 	and.w	r3, r3, #1
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d008      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80021f8:	4b60      	ldr	r3, [pc, #384]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fc:	f023 0203 	bic.w	r2, r3, #3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	495d      	ldr	r1, [pc, #372]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002206:	4313      	orrs	r3, r2
 8002208:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d008      	beq.n	8002228 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002216:	4b59      	ldr	r3, [pc, #356]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	4956      	ldr	r1, [pc, #344]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002224:	4313      	orrs	r3, r2
 8002226:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b00      	cmp	r3, #0
 8002232:	d008      	beq.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002234:	4b51      	ldr	r3, [pc, #324]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002238:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	691b      	ldr	r3, [r3, #16]
 8002240:	494e      	ldr	r1, [pc, #312]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002242:	4313      	orrs	r3, r2
 8002244:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0320 	and.w	r3, r3, #32
 800224e:	2b00      	cmp	r3, #0
 8002250:	d008      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002252:	4b4a      	ldr	r3, [pc, #296]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002256:	f023 0210 	bic.w	r2, r3, #16
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69db      	ldr	r3, [r3, #28]
 800225e:	4947      	ldr	r1, [pc, #284]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002260:	4313      	orrs	r3, r2
 8002262:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d008      	beq.n	8002282 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002270:	4b42      	ldr	r3, [pc, #264]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800227c:	493f      	ldr	r1, [pc, #252]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800227e:	4313      	orrs	r3, r2
 8002280:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800228a:	2b00      	cmp	r3, #0
 800228c:	d008      	beq.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800228e:	4b3b      	ldr	r3, [pc, #236]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	f023 0220 	bic.w	r2, r3, #32
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	6a1b      	ldr	r3, [r3, #32]
 800229a:	4938      	ldr	r1, [pc, #224]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800229c:	4313      	orrs	r3, r2
 800229e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0308 	and.w	r3, r3, #8
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d008      	beq.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80022ac:	4b33      	ldr	r3, [pc, #204]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	695b      	ldr	r3, [r3, #20]
 80022b8:	4930      	ldr	r1, [pc, #192]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022ba:	4313      	orrs	r3, r2
 80022bc:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0310 	and.w	r3, r3, #16
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d008      	beq.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80022ca:	4b2c      	ldr	r3, [pc, #176]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	4929      	ldr	r1, [pc, #164]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d008      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80022e8:	4b24      	ldr	r3, [pc, #144]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f4:	4921      	ldr	r1, [pc, #132]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80022f6:	4313      	orrs	r3, r2
 80022f8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002302:	2b00      	cmp	r3, #0
 8002304:	d008      	beq.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002306:	4b1d      	ldr	r3, [pc, #116]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800230a:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002312:	491a      	ldr	r1, [pc, #104]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002314:	4313      	orrs	r3, r2
 8002316:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002320:	2b00      	cmp	r3, #0
 8002322:	d008      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002324:	4b15      	ldr	r3, [pc, #84]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002328:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002330:	4912      	ldr	r1, [pc, #72]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002332:	4313      	orrs	r3, r2
 8002334:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d008      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002342:	4b0e      	ldr	r3, [pc, #56]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002346:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	490b      	ldr	r1, [pc, #44]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002350:	4313      	orrs	r3, r2
 8002352:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d008      	beq.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002360:	4b06      	ldr	r3, [pc, #24]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002364:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800236c:	4903      	ldr	r1, [pc, #12]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800236e:	4313      	orrs	r3, r2
 8002370:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002372:	2300      	movs	r3, #0
}
 8002374:	4618      	mov	r0, r3
 8002376:	3748      	adds	r7, #72	; 0x48
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}
 800237c:	40021000 	.word	0x40021000

08002380 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e049      	b.n	8002426 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d106      	bne.n	80023ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f7fe f846 	bl	8000438 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2202      	movs	r2, #2
 80023b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	3304      	adds	r3, #4
 80023bc:	4619      	mov	r1, r3
 80023be:	4610      	mov	r0, r2
 80023c0:	f000 fa16 	bl	80027f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2201      	movs	r2, #1
 80023d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2201      	movs	r2, #1
 80023d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2201      	movs	r2, #1
 80023e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2201      	movs	r2, #1
 80023f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2201      	movs	r2, #1
 8002400:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2201      	movs	r2, #1
 8002408:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2201      	movs	r2, #1
 8002420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
	...

08002430 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800243e:	b2db      	uxtb	r3, r3
 8002440:	2b01      	cmp	r3, #1
 8002442:	d001      	beq.n	8002448 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e04a      	b.n	80024de <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2202      	movs	r2, #2
 800244c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68da      	ldr	r2, [r3, #12]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f042 0201 	orr.w	r2, r2, #1
 800245e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a21      	ldr	r2, [pc, #132]	; (80024ec <HAL_TIM_Base_Start_IT+0xbc>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d018      	beq.n	800249c <HAL_TIM_Base_Start_IT+0x6c>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002472:	d013      	beq.n	800249c <HAL_TIM_Base_Start_IT+0x6c>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a1d      	ldr	r2, [pc, #116]	; (80024f0 <HAL_TIM_Base_Start_IT+0xc0>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d00e      	beq.n	800249c <HAL_TIM_Base_Start_IT+0x6c>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a1c      	ldr	r2, [pc, #112]	; (80024f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d009      	beq.n	800249c <HAL_TIM_Base_Start_IT+0x6c>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a1a      	ldr	r2, [pc, #104]	; (80024f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800248e:	4293      	cmp	r3, r2
 8002490:	d004      	beq.n	800249c <HAL_TIM_Base_Start_IT+0x6c>
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a19      	ldr	r2, [pc, #100]	; (80024fc <HAL_TIM_Base_Start_IT+0xcc>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d115      	bne.n	80024c8 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	689a      	ldr	r2, [r3, #8]
 80024a2:	4b17      	ldr	r3, [pc, #92]	; (8002500 <HAL_TIM_Base_Start_IT+0xd0>)
 80024a4:	4013      	ands	r3, r2
 80024a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2b06      	cmp	r3, #6
 80024ac:	d015      	beq.n	80024da <HAL_TIM_Base_Start_IT+0xaa>
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024b4:	d011      	beq.n	80024da <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f042 0201 	orr.w	r2, r2, #1
 80024c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024c6:	e008      	b.n	80024da <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f042 0201 	orr.w	r2, r2, #1
 80024d6:	601a      	str	r2, [r3, #0]
 80024d8:	e000      	b.n	80024dc <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	40012c00 	.word	0x40012c00
 80024f0:	40000400 	.word	0x40000400
 80024f4:	40000800 	.word	0x40000800
 80024f8:	40013400 	.word	0x40013400
 80024fc:	40014000 	.word	0x40014000
 8002500:	00010007 	.word	0x00010007

08002504 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	68da      	ldr	r2, [r3, #12]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f022 0201 	bic.w	r2, r2, #1
 800251a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	6a1a      	ldr	r2, [r3, #32]
 8002522:	f241 1311 	movw	r3, #4369	; 0x1111
 8002526:	4013      	ands	r3, r2
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10f      	bne.n	800254c <HAL_TIM_Base_Stop_IT+0x48>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	6a1a      	ldr	r2, [r3, #32]
 8002532:	f240 4344 	movw	r3, #1092	; 0x444
 8002536:	4013      	ands	r3, r2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d107      	bne.n	800254c <HAL_TIM_Base_Stop_IT+0x48>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 0201 	bic.w	r2, r2, #1
 800254a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002562:	b580      	push	{r7, lr}
 8002564:	b082      	sub	sp, #8
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	691b      	ldr	r3, [r3, #16]
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b02      	cmp	r3, #2
 8002576:	d122      	bne.n	80025be <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b02      	cmp	r3, #2
 8002584:	d11b      	bne.n	80025be <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f06f 0202 	mvn.w	r2, #2
 800258e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2201      	movs	r2, #1
 8002594:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	f003 0303 	and.w	r3, r3, #3
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f000 f905 	bl	80027b4 <HAL_TIM_IC_CaptureCallback>
 80025aa:	e005      	b.n	80025b8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	f000 f8f7 	bl	80027a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 f908 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	f003 0304 	and.w	r3, r3, #4
 80025c8:	2b04      	cmp	r3, #4
 80025ca:	d122      	bne.n	8002612 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	f003 0304 	and.w	r3, r3, #4
 80025d6:	2b04      	cmp	r3, #4
 80025d8:	d11b      	bne.n	8002612 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f06f 0204 	mvn.w	r2, #4
 80025e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2202      	movs	r2, #2
 80025e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	699b      	ldr	r3, [r3, #24]
 80025f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d003      	beq.n	8002600 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 f8db 	bl	80027b4 <HAL_TIM_IC_CaptureCallback>
 80025fe:	e005      	b.n	800260c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f000 f8cd 	bl	80027a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 f8de 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2200      	movs	r2, #0
 8002610:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	f003 0308 	and.w	r3, r3, #8
 800261c:	2b08      	cmp	r3, #8
 800261e:	d122      	bne.n	8002666 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f003 0308 	and.w	r3, r3, #8
 800262a:	2b08      	cmp	r3, #8
 800262c:	d11b      	bne.n	8002666 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f06f 0208 	mvn.w	r2, #8
 8002636:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2204      	movs	r2, #4
 800263c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	69db      	ldr	r3, [r3, #28]
 8002644:	f003 0303 	and.w	r3, r3, #3
 8002648:	2b00      	cmp	r3, #0
 800264a:	d003      	beq.n	8002654 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800264c:	6878      	ldr	r0, [r7, #4]
 800264e:	f000 f8b1 	bl	80027b4 <HAL_TIM_IC_CaptureCallback>
 8002652:	e005      	b.n	8002660 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f000 f8a3 	bl	80027a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 f8b4 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2200      	movs	r2, #0
 8002664:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	691b      	ldr	r3, [r3, #16]
 800266c:	f003 0310 	and.w	r3, r3, #16
 8002670:	2b10      	cmp	r3, #16
 8002672:	d122      	bne.n	80026ba <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	f003 0310 	and.w	r3, r3, #16
 800267e:	2b10      	cmp	r3, #16
 8002680:	d11b      	bne.n	80026ba <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f06f 0210 	mvn.w	r2, #16
 800268a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2208      	movs	r2, #8
 8002690:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	69db      	ldr	r3, [r3, #28]
 8002698:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800269c:	2b00      	cmp	r3, #0
 800269e:	d003      	beq.n	80026a8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f000 f887 	bl	80027b4 <HAL_TIM_IC_CaptureCallback>
 80026a6:	e005      	b.n	80026b4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f000 f879 	bl	80027a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f000 f88a 	bl	80027c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	691b      	ldr	r3, [r3, #16]
 80026c0:	f003 0301 	and.w	r3, r3, #1
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d10e      	bne.n	80026e6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d107      	bne.n	80026e6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f06f 0201 	mvn.w	r2, #1
 80026de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f001 fe97 	bl	8004414 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	691b      	ldr	r3, [r3, #16]
 80026ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026f0:	2b80      	cmp	r3, #128	; 0x80
 80026f2:	d10e      	bne.n	8002712 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026fe:	2b80      	cmp	r3, #128	; 0x80
 8002700:	d107      	bne.n	8002712 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800270a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 f989 	bl	8002a24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800271c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002720:	d10e      	bne.n	8002740 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800272c:	2b80      	cmp	r3, #128	; 0x80
 800272e:	d107      	bne.n	8002740 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f000 f97c 	bl	8002a38 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800274a:	2b40      	cmp	r3, #64	; 0x40
 800274c:	d10e      	bne.n	800276c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002758:	2b40      	cmp	r3, #64	; 0x40
 800275a:	d107      	bne.n	800276c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f000 f838 	bl	80027dc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	691b      	ldr	r3, [r3, #16]
 8002772:	f003 0320 	and.w	r3, r3, #32
 8002776:	2b20      	cmp	r3, #32
 8002778:	d10e      	bne.n	8002798 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	f003 0320 	and.w	r3, r3, #32
 8002784:	2b20      	cmp	r3, #32
 8002786:	d107      	bne.n	8002798 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f06f 0220 	mvn.w	r2, #32
 8002790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 f93c 	bl	8002a10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002798:	bf00      	nop
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b083      	sub	sp, #12
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr

080027c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027dc:	b480      	push	{r7}
 80027de:	b083      	sub	sp, #12
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80027e4:	bf00      	nop
 80027e6:	370c      	adds	r7, #12
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr

080027f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	4a3c      	ldr	r2, [pc, #240]	; (80028f4 <TIM_Base_SetConfig+0x104>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d00f      	beq.n	8002828 <TIM_Base_SetConfig+0x38>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800280e:	d00b      	beq.n	8002828 <TIM_Base_SetConfig+0x38>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	4a39      	ldr	r2, [pc, #228]	; (80028f8 <TIM_Base_SetConfig+0x108>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d007      	beq.n	8002828 <TIM_Base_SetConfig+0x38>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	4a38      	ldr	r2, [pc, #224]	; (80028fc <TIM_Base_SetConfig+0x10c>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d003      	beq.n	8002828 <TIM_Base_SetConfig+0x38>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4a37      	ldr	r2, [pc, #220]	; (8002900 <TIM_Base_SetConfig+0x110>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d108      	bne.n	800283a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800282e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	4313      	orrs	r3, r2
 8002838:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	4a2d      	ldr	r2, [pc, #180]	; (80028f4 <TIM_Base_SetConfig+0x104>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d01b      	beq.n	800287a <TIM_Base_SetConfig+0x8a>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002848:	d017      	beq.n	800287a <TIM_Base_SetConfig+0x8a>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a2a      	ldr	r2, [pc, #168]	; (80028f8 <TIM_Base_SetConfig+0x108>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d013      	beq.n	800287a <TIM_Base_SetConfig+0x8a>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a29      	ldr	r2, [pc, #164]	; (80028fc <TIM_Base_SetConfig+0x10c>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d00f      	beq.n	800287a <TIM_Base_SetConfig+0x8a>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4a28      	ldr	r2, [pc, #160]	; (8002900 <TIM_Base_SetConfig+0x110>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d00b      	beq.n	800287a <TIM_Base_SetConfig+0x8a>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a27      	ldr	r2, [pc, #156]	; (8002904 <TIM_Base_SetConfig+0x114>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d007      	beq.n	800287a <TIM_Base_SetConfig+0x8a>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a26      	ldr	r2, [pc, #152]	; (8002908 <TIM_Base_SetConfig+0x118>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d003      	beq.n	800287a <TIM_Base_SetConfig+0x8a>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a25      	ldr	r2, [pc, #148]	; (800290c <TIM_Base_SetConfig+0x11c>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d108      	bne.n	800288c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002880:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	4313      	orrs	r3, r2
 800288a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	4313      	orrs	r3, r2
 8002898:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	68fa      	ldr	r2, [r7, #12]
 800289e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4a10      	ldr	r2, [pc, #64]	; (80028f4 <TIM_Base_SetConfig+0x104>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d00f      	beq.n	80028d8 <TIM_Base_SetConfig+0xe8>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a11      	ldr	r2, [pc, #68]	; (8002900 <TIM_Base_SetConfig+0x110>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d00b      	beq.n	80028d8 <TIM_Base_SetConfig+0xe8>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a10      	ldr	r2, [pc, #64]	; (8002904 <TIM_Base_SetConfig+0x114>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d007      	beq.n	80028d8 <TIM_Base_SetConfig+0xe8>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4a0f      	ldr	r2, [pc, #60]	; (8002908 <TIM_Base_SetConfig+0x118>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d003      	beq.n	80028d8 <TIM_Base_SetConfig+0xe8>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	4a0e      	ldr	r2, [pc, #56]	; (800290c <TIM_Base_SetConfig+0x11c>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d103      	bne.n	80028e0 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	691a      	ldr	r2, [r3, #16]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2201      	movs	r2, #1
 80028e4:	615a      	str	r2, [r3, #20]
}
 80028e6:	bf00      	nop
 80028e8:	3714      	adds	r7, #20
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	40012c00 	.word	0x40012c00
 80028f8:	40000400 	.word	0x40000400
 80028fc:	40000800 	.word	0x40000800
 8002900:	40013400 	.word	0x40013400
 8002904:	40014000 	.word	0x40014000
 8002908:	40014400 	.word	0x40014400
 800290c:	40014800 	.word	0x40014800

08002910 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002920:	2b01      	cmp	r3, #1
 8002922:	d101      	bne.n	8002928 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002924:	2302      	movs	r3, #2
 8002926:	e063      	b.n	80029f0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2201      	movs	r2, #1
 800292c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2202      	movs	r2, #2
 8002934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a2b      	ldr	r2, [pc, #172]	; (80029fc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d004      	beq.n	800295c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a2a      	ldr	r2, [pc, #168]	; (8002a00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d108      	bne.n	800296e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002962:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	68fa      	ldr	r2, [r7, #12]
 800296a:	4313      	orrs	r3, r2
 800296c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002974:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68fa      	ldr	r2, [r7, #12]
 800297c:	4313      	orrs	r3, r2
 800297e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	68fa      	ldr	r2, [r7, #12]
 8002986:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a1b      	ldr	r2, [pc, #108]	; (80029fc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d018      	beq.n	80029c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800299a:	d013      	beq.n	80029c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a18      	ldr	r2, [pc, #96]	; (8002a04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d00e      	beq.n	80029c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a17      	ldr	r2, [pc, #92]	; (8002a08 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d009      	beq.n	80029c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a12      	ldr	r2, [pc, #72]	; (8002a00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d004      	beq.n	80029c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a13      	ldr	r2, [pc, #76]	; (8002a0c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d10c      	bne.n	80029de <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029ca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	68ba      	ldr	r2, [r7, #8]
 80029dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80029ee:	2300      	movs	r3, #0
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3714      	adds	r7, #20
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr
 80029fc:	40012c00 	.word	0x40012c00
 8002a00:	40013400 	.word	0x40013400
 8002a04:	40000400 	.word	0x40000400
 8002a08:	40000800 	.word	0x40000800
 8002a0c:	40014000 	.word	0x40014000

08002a10 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr

08002a38 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d101      	bne.n	8002a5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e040      	b.n	8002ae0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d106      	bne.n	8002a74 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f7fd fd08 	bl	8000484 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2224      	movs	r2, #36	; 0x24
 8002a78:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f022 0201 	bic.w	r2, r2, #1
 8002a88:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f000 f8c0 	bl	8002c10 <UART_SetConfig>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b01      	cmp	r3, #1
 8002a94:	d101      	bne.n	8002a9a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002a96:	2301      	movs	r3, #1
 8002a98:	e022      	b.n	8002ae0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d002      	beq.n	8002aa8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f000 fa88 	bl	8002fb8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002ab6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689a      	ldr	r2, [r3, #8]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002ac6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f042 0201 	orr.w	r2, r2, #1
 8002ad6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 fb0f 	bl	80030fc <UART_CheckIdleState>
 8002ade:	4603      	mov	r3, r0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3708      	adds	r7, #8
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b08a      	sub	sp, #40	; 0x28
 8002aec:	af02      	add	r7, sp, #8
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	603b      	str	r3, [r7, #0]
 8002af4:	4613      	mov	r3, r2
 8002af6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002afc:	2b20      	cmp	r3, #32
 8002afe:	f040 8082 	bne.w	8002c06 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d002      	beq.n	8002b0e <HAL_UART_Transmit+0x26>
 8002b08:	88fb      	ldrh	r3, [r7, #6]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e07a      	b.n	8002c08 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d101      	bne.n	8002b20 <HAL_UART_Transmit+0x38>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	e073      	b.n	8002c08 <HAL_UART_Transmit+0x120>
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2221      	movs	r2, #33	; 0x21
 8002b34:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b36:	f7fd fe79 	bl	800082c <HAL_GetTick>
 8002b3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	88fa      	ldrh	r2, [r7, #6]
 8002b40:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	88fa      	ldrh	r2, [r7, #6]
 8002b48:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b54:	d108      	bne.n	8002b68 <HAL_UART_Transmit+0x80>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d104      	bne.n	8002b68 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	61bb      	str	r3, [r7, #24]
 8002b66:	e003      	b.n	8002b70 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8002b78:	e02d      	b.n	8002bd6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	9300      	str	r3, [sp, #0]
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	2200      	movs	r2, #0
 8002b82:	2180      	movs	r1, #128	; 0x80
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 fb02 	bl	800318e <UART_WaitOnFlagUntilTimeout>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8002b90:	2303      	movs	r3, #3
 8002b92:	e039      	b.n	8002c08 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d10b      	bne.n	8002bb2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	881a      	ldrh	r2, [r3, #0]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ba6:	b292      	uxth	r2, r2
 8002ba8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	3302      	adds	r3, #2
 8002bae:	61bb      	str	r3, [r7, #24]
 8002bb0:	e008      	b.n	8002bc4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	781a      	ldrb	r2, [r3, #0]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	b292      	uxth	r2, r2
 8002bbc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	3301      	adds	r3, #1
 8002bc2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d1cb      	bne.n	8002b7a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	9300      	str	r3, [sp, #0]
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	2200      	movs	r2, #0
 8002bea:	2140      	movs	r1, #64	; 0x40
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f000 face 	bl	800318e <UART_WaitOnFlagUntilTimeout>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d001      	beq.n	8002bfc <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e005      	b.n	8002c08 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2220      	movs	r2, #32
 8002c00:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002c02:	2300      	movs	r3, #0
 8002c04:	e000      	b.n	8002c08 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8002c06:	2302      	movs	r3, #2
  }
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3720      	adds	r7, #32
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b088      	sub	sp, #32
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	689a      	ldr	r2, [r3, #8]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	431a      	orrs	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	431a      	orrs	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	69db      	ldr	r3, [r3, #28]
 8002c30:	4313      	orrs	r3, r2
 8002c32:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002c3e:	f023 030c 	bic.w	r3, r3, #12
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	6812      	ldr	r2, [r2, #0]
 8002c46:	6979      	ldr	r1, [r7, #20]
 8002c48:	430b      	orrs	r3, r1
 8002c4a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	699b      	ldr	r3, [r3, #24]
 8002c66:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	697a      	ldr	r2, [r7, #20]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	697a      	ldr	r2, [r7, #20]
 8002c82:	430a      	orrs	r2, r1
 8002c84:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4aae      	ldr	r2, [pc, #696]	; (8002f44 <UART_SetConfig+0x334>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d120      	bne.n	8002cd2 <UART_SetConfig+0xc2>
 8002c90:	4bad      	ldr	r3, [pc, #692]	; (8002f48 <UART_SetConfig+0x338>)
 8002c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c94:	f003 0303 	and.w	r3, r3, #3
 8002c98:	2b03      	cmp	r3, #3
 8002c9a:	d817      	bhi.n	8002ccc <UART_SetConfig+0xbc>
 8002c9c:	a201      	add	r2, pc, #4	; (adr r2, 8002ca4 <UART_SetConfig+0x94>)
 8002c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca2:	bf00      	nop
 8002ca4:	08002cb5 	.word	0x08002cb5
 8002ca8:	08002cc1 	.word	0x08002cc1
 8002cac:	08002cc7 	.word	0x08002cc7
 8002cb0:	08002cbb 	.word	0x08002cbb
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	77fb      	strb	r3, [r7, #31]
 8002cb8:	e0b5      	b.n	8002e26 <UART_SetConfig+0x216>
 8002cba:	2302      	movs	r3, #2
 8002cbc:	77fb      	strb	r3, [r7, #31]
 8002cbe:	e0b2      	b.n	8002e26 <UART_SetConfig+0x216>
 8002cc0:	2304      	movs	r3, #4
 8002cc2:	77fb      	strb	r3, [r7, #31]
 8002cc4:	e0af      	b.n	8002e26 <UART_SetConfig+0x216>
 8002cc6:	2308      	movs	r3, #8
 8002cc8:	77fb      	strb	r3, [r7, #31]
 8002cca:	e0ac      	b.n	8002e26 <UART_SetConfig+0x216>
 8002ccc:	2310      	movs	r3, #16
 8002cce:	77fb      	strb	r3, [r7, #31]
 8002cd0:	e0a9      	b.n	8002e26 <UART_SetConfig+0x216>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4a9d      	ldr	r2, [pc, #628]	; (8002f4c <UART_SetConfig+0x33c>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d124      	bne.n	8002d26 <UART_SetConfig+0x116>
 8002cdc:	4b9a      	ldr	r3, [pc, #616]	; (8002f48 <UART_SetConfig+0x338>)
 8002cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ce0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ce4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002ce8:	d011      	beq.n	8002d0e <UART_SetConfig+0xfe>
 8002cea:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002cee:	d817      	bhi.n	8002d20 <UART_SetConfig+0x110>
 8002cf0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002cf4:	d011      	beq.n	8002d1a <UART_SetConfig+0x10a>
 8002cf6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002cfa:	d811      	bhi.n	8002d20 <UART_SetConfig+0x110>
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <UART_SetConfig+0xf8>
 8002d00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d04:	d006      	beq.n	8002d14 <UART_SetConfig+0x104>
 8002d06:	e00b      	b.n	8002d20 <UART_SetConfig+0x110>
 8002d08:	2300      	movs	r3, #0
 8002d0a:	77fb      	strb	r3, [r7, #31]
 8002d0c:	e08b      	b.n	8002e26 <UART_SetConfig+0x216>
 8002d0e:	2302      	movs	r3, #2
 8002d10:	77fb      	strb	r3, [r7, #31]
 8002d12:	e088      	b.n	8002e26 <UART_SetConfig+0x216>
 8002d14:	2304      	movs	r3, #4
 8002d16:	77fb      	strb	r3, [r7, #31]
 8002d18:	e085      	b.n	8002e26 <UART_SetConfig+0x216>
 8002d1a:	2308      	movs	r3, #8
 8002d1c:	77fb      	strb	r3, [r7, #31]
 8002d1e:	e082      	b.n	8002e26 <UART_SetConfig+0x216>
 8002d20:	2310      	movs	r3, #16
 8002d22:	77fb      	strb	r3, [r7, #31]
 8002d24:	e07f      	b.n	8002e26 <UART_SetConfig+0x216>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a89      	ldr	r2, [pc, #548]	; (8002f50 <UART_SetConfig+0x340>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d124      	bne.n	8002d7a <UART_SetConfig+0x16a>
 8002d30:	4b85      	ldr	r3, [pc, #532]	; (8002f48 <UART_SetConfig+0x338>)
 8002d32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d34:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002d38:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002d3c:	d011      	beq.n	8002d62 <UART_SetConfig+0x152>
 8002d3e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002d42:	d817      	bhi.n	8002d74 <UART_SetConfig+0x164>
 8002d44:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002d48:	d011      	beq.n	8002d6e <UART_SetConfig+0x15e>
 8002d4a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002d4e:	d811      	bhi.n	8002d74 <UART_SetConfig+0x164>
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d003      	beq.n	8002d5c <UART_SetConfig+0x14c>
 8002d54:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d58:	d006      	beq.n	8002d68 <UART_SetConfig+0x158>
 8002d5a:	e00b      	b.n	8002d74 <UART_SetConfig+0x164>
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	77fb      	strb	r3, [r7, #31]
 8002d60:	e061      	b.n	8002e26 <UART_SetConfig+0x216>
 8002d62:	2302      	movs	r3, #2
 8002d64:	77fb      	strb	r3, [r7, #31]
 8002d66:	e05e      	b.n	8002e26 <UART_SetConfig+0x216>
 8002d68:	2304      	movs	r3, #4
 8002d6a:	77fb      	strb	r3, [r7, #31]
 8002d6c:	e05b      	b.n	8002e26 <UART_SetConfig+0x216>
 8002d6e:	2308      	movs	r3, #8
 8002d70:	77fb      	strb	r3, [r7, #31]
 8002d72:	e058      	b.n	8002e26 <UART_SetConfig+0x216>
 8002d74:	2310      	movs	r3, #16
 8002d76:	77fb      	strb	r3, [r7, #31]
 8002d78:	e055      	b.n	8002e26 <UART_SetConfig+0x216>
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a75      	ldr	r2, [pc, #468]	; (8002f54 <UART_SetConfig+0x344>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d124      	bne.n	8002dce <UART_SetConfig+0x1be>
 8002d84:	4b70      	ldr	r3, [pc, #448]	; (8002f48 <UART_SetConfig+0x338>)
 8002d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d88:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002d8c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002d90:	d011      	beq.n	8002db6 <UART_SetConfig+0x1a6>
 8002d92:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002d96:	d817      	bhi.n	8002dc8 <UART_SetConfig+0x1b8>
 8002d98:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002d9c:	d011      	beq.n	8002dc2 <UART_SetConfig+0x1b2>
 8002d9e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002da2:	d811      	bhi.n	8002dc8 <UART_SetConfig+0x1b8>
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d003      	beq.n	8002db0 <UART_SetConfig+0x1a0>
 8002da8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002dac:	d006      	beq.n	8002dbc <UART_SetConfig+0x1ac>
 8002dae:	e00b      	b.n	8002dc8 <UART_SetConfig+0x1b8>
 8002db0:	2300      	movs	r3, #0
 8002db2:	77fb      	strb	r3, [r7, #31]
 8002db4:	e037      	b.n	8002e26 <UART_SetConfig+0x216>
 8002db6:	2302      	movs	r3, #2
 8002db8:	77fb      	strb	r3, [r7, #31]
 8002dba:	e034      	b.n	8002e26 <UART_SetConfig+0x216>
 8002dbc:	2304      	movs	r3, #4
 8002dbe:	77fb      	strb	r3, [r7, #31]
 8002dc0:	e031      	b.n	8002e26 <UART_SetConfig+0x216>
 8002dc2:	2308      	movs	r3, #8
 8002dc4:	77fb      	strb	r3, [r7, #31]
 8002dc6:	e02e      	b.n	8002e26 <UART_SetConfig+0x216>
 8002dc8:	2310      	movs	r3, #16
 8002dca:	77fb      	strb	r3, [r7, #31]
 8002dcc:	e02b      	b.n	8002e26 <UART_SetConfig+0x216>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a61      	ldr	r2, [pc, #388]	; (8002f58 <UART_SetConfig+0x348>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d124      	bne.n	8002e22 <UART_SetConfig+0x212>
 8002dd8:	4b5b      	ldr	r3, [pc, #364]	; (8002f48 <UART_SetConfig+0x338>)
 8002dda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ddc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8002de0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002de4:	d011      	beq.n	8002e0a <UART_SetConfig+0x1fa>
 8002de6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002dea:	d817      	bhi.n	8002e1c <UART_SetConfig+0x20c>
 8002dec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002df0:	d011      	beq.n	8002e16 <UART_SetConfig+0x206>
 8002df2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002df6:	d811      	bhi.n	8002e1c <UART_SetConfig+0x20c>
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d003      	beq.n	8002e04 <UART_SetConfig+0x1f4>
 8002dfc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e00:	d006      	beq.n	8002e10 <UART_SetConfig+0x200>
 8002e02:	e00b      	b.n	8002e1c <UART_SetConfig+0x20c>
 8002e04:	2300      	movs	r3, #0
 8002e06:	77fb      	strb	r3, [r7, #31]
 8002e08:	e00d      	b.n	8002e26 <UART_SetConfig+0x216>
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	77fb      	strb	r3, [r7, #31]
 8002e0e:	e00a      	b.n	8002e26 <UART_SetConfig+0x216>
 8002e10:	2304      	movs	r3, #4
 8002e12:	77fb      	strb	r3, [r7, #31]
 8002e14:	e007      	b.n	8002e26 <UART_SetConfig+0x216>
 8002e16:	2308      	movs	r3, #8
 8002e18:	77fb      	strb	r3, [r7, #31]
 8002e1a:	e004      	b.n	8002e26 <UART_SetConfig+0x216>
 8002e1c:	2310      	movs	r3, #16
 8002e1e:	77fb      	strb	r3, [r7, #31]
 8002e20:	e001      	b.n	8002e26 <UART_SetConfig+0x216>
 8002e22:	2310      	movs	r3, #16
 8002e24:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	69db      	ldr	r3, [r3, #28]
 8002e2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e2e:	d15c      	bne.n	8002eea <UART_SetConfig+0x2da>
  {
    switch (clocksource)
 8002e30:	7ffb      	ldrb	r3, [r7, #31]
 8002e32:	2b08      	cmp	r3, #8
 8002e34:	d827      	bhi.n	8002e86 <UART_SetConfig+0x276>
 8002e36:	a201      	add	r2, pc, #4	; (adr r2, 8002e3c <UART_SetConfig+0x22c>)
 8002e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e3c:	08002e61 	.word	0x08002e61
 8002e40:	08002e69 	.word	0x08002e69
 8002e44:	08002e71 	.word	0x08002e71
 8002e48:	08002e87 	.word	0x08002e87
 8002e4c:	08002e77 	.word	0x08002e77
 8002e50:	08002e87 	.word	0x08002e87
 8002e54:	08002e87 	.word	0x08002e87
 8002e58:	08002e87 	.word	0x08002e87
 8002e5c:	08002e7f 	.word	0x08002e7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e60:	f7ff f89a 	bl	8001f98 <HAL_RCC_GetPCLK1Freq>
 8002e64:	61b8      	str	r0, [r7, #24]
        break;
 8002e66:	e013      	b.n	8002e90 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e68:	f7ff f8b8 	bl	8001fdc <HAL_RCC_GetPCLK2Freq>
 8002e6c:	61b8      	str	r0, [r7, #24]
        break;
 8002e6e:	e00f      	b.n	8002e90 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e70:	4b3a      	ldr	r3, [pc, #232]	; (8002f5c <UART_SetConfig+0x34c>)
 8002e72:	61bb      	str	r3, [r7, #24]
        break;
 8002e74:	e00c      	b.n	8002e90 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e76:	f7ff f819 	bl	8001eac <HAL_RCC_GetSysClockFreq>
 8002e7a:	61b8      	str	r0, [r7, #24]
        break;
 8002e7c:	e008      	b.n	8002e90 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e82:	61bb      	str	r3, [r7, #24]
        break;
 8002e84:	e004      	b.n	8002e90 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8002e86:	2300      	movs	r3, #0
 8002e88:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	77bb      	strb	r3, [r7, #30]
        break;
 8002e8e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e90:	69bb      	ldr	r3, [r7, #24]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f000 8085 	beq.w	8002fa2 <UART_SetConfig+0x392>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	005a      	lsls	r2, r3, #1
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	085b      	lsrs	r3, r3, #1
 8002ea2:	441a      	add	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	2b0f      	cmp	r3, #15
 8002eb4:	d916      	bls.n	8002ee4 <UART_SetConfig+0x2d4>
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ebc:	d212      	bcs.n	8002ee4 <UART_SetConfig+0x2d4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	f023 030f 	bic.w	r3, r3, #15
 8002ec6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	085b      	lsrs	r3, r3, #1
 8002ecc:	b29b      	uxth	r3, r3
 8002ece:	f003 0307 	and.w	r3, r3, #7
 8002ed2:	b29a      	uxth	r2, r3
 8002ed4:	89fb      	ldrh	r3, [r7, #14]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	89fa      	ldrh	r2, [r7, #14]
 8002ee0:	60da      	str	r2, [r3, #12]
 8002ee2:	e05e      	b.n	8002fa2 <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	77bb      	strb	r3, [r7, #30]
 8002ee8:	e05b      	b.n	8002fa2 <UART_SetConfig+0x392>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002eea:	7ffb      	ldrb	r3, [r7, #31]
 8002eec:	2b08      	cmp	r3, #8
 8002eee:	d837      	bhi.n	8002f60 <UART_SetConfig+0x350>
 8002ef0:	a201      	add	r2, pc, #4	; (adr r2, 8002ef8 <UART_SetConfig+0x2e8>)
 8002ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef6:	bf00      	nop
 8002ef8:	08002f1d 	.word	0x08002f1d
 8002efc:	08002f25 	.word	0x08002f25
 8002f00:	08002f2d 	.word	0x08002f2d
 8002f04:	08002f61 	.word	0x08002f61
 8002f08:	08002f33 	.word	0x08002f33
 8002f0c:	08002f61 	.word	0x08002f61
 8002f10:	08002f61 	.word	0x08002f61
 8002f14:	08002f61 	.word	0x08002f61
 8002f18:	08002f3b 	.word	0x08002f3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f1c:	f7ff f83c 	bl	8001f98 <HAL_RCC_GetPCLK1Freq>
 8002f20:	61b8      	str	r0, [r7, #24]
        break;
 8002f22:	e022      	b.n	8002f6a <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f24:	f7ff f85a 	bl	8001fdc <HAL_RCC_GetPCLK2Freq>
 8002f28:	61b8      	str	r0, [r7, #24]
        break;
 8002f2a:	e01e      	b.n	8002f6a <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f2c:	4b0b      	ldr	r3, [pc, #44]	; (8002f5c <UART_SetConfig+0x34c>)
 8002f2e:	61bb      	str	r3, [r7, #24]
        break;
 8002f30:	e01b      	b.n	8002f6a <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f32:	f7fe ffbb 	bl	8001eac <HAL_RCC_GetSysClockFreq>
 8002f36:	61b8      	str	r0, [r7, #24]
        break;
 8002f38:	e017      	b.n	8002f6a <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002f3e:	61bb      	str	r3, [r7, #24]
        break;
 8002f40:	e013      	b.n	8002f6a <UART_SetConfig+0x35a>
 8002f42:	bf00      	nop
 8002f44:	40013800 	.word	0x40013800
 8002f48:	40021000 	.word	0x40021000
 8002f4c:	40004400 	.word	0x40004400
 8002f50:	40004800 	.word	0x40004800
 8002f54:	40004c00 	.word	0x40004c00
 8002f58:	40005000 	.word	0x40005000
 8002f5c:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	77bb      	strb	r3, [r7, #30]
        break;
 8002f68:	bf00      	nop
    }

    if (pclk != 0U)
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d018      	beq.n	8002fa2 <UART_SetConfig+0x392>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	085a      	lsrs	r2, r3, #1
 8002f76:	69bb      	ldr	r3, [r7, #24]
 8002f78:	441a      	add	r2, r3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	2b0f      	cmp	r3, #15
 8002f8a:	d908      	bls.n	8002f9e <UART_SetConfig+0x38e>
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f92:	d204      	bcs.n	8002f9e <UART_SetConfig+0x38e>
      {
        huart->Instance->BRR = usartdiv;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	60da      	str	r2, [r3, #12]
 8002f9c:	e001      	b.n	8002fa2 <UART_SetConfig+0x392>
      }
      else
      {
        ret = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002fae:	7fbb      	ldrb	r3, [r7, #30]
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3720      	adds	r7, #32
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc4:	f003 0301 	and.w	r3, r3, #1
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d00a      	beq.n	8002fe2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	430a      	orrs	r2, r1
 8002fe0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00a      	beq.n	8003004 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	430a      	orrs	r2, r1
 8003002:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	2b00      	cmp	r3, #0
 800300e:	d00a      	beq.n	8003026 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302a:	f003 0308 	and.w	r3, r3, #8
 800302e:	2b00      	cmp	r3, #0
 8003030:	d00a      	beq.n	8003048 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	430a      	orrs	r2, r1
 8003046:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304c:	f003 0310 	and.w	r3, r3, #16
 8003050:	2b00      	cmp	r3, #0
 8003052:	d00a      	beq.n	800306a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	430a      	orrs	r2, r1
 8003068:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306e:	f003 0320 	and.w	r3, r3, #32
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00a      	beq.n	800308c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	430a      	orrs	r2, r1
 800308a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003090:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003094:	2b00      	cmp	r3, #0
 8003096:	d01a      	beq.n	80030ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	430a      	orrs	r2, r1
 80030ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80030b6:	d10a      	bne.n	80030ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	430a      	orrs	r2, r1
 80030cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d00a      	beq.n	80030f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	430a      	orrs	r2, r1
 80030ee:	605a      	str	r2, [r3, #4]
  }
}
 80030f0:	bf00      	nop
 80030f2:	370c      	adds	r7, #12
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af02      	add	r7, sp, #8
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800310c:	f7fd fb8e 	bl	800082c <HAL_GetTick>
 8003110:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0308 	and.w	r3, r3, #8
 800311c:	2b08      	cmp	r3, #8
 800311e:	d10e      	bne.n	800313e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003120:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2200      	movs	r2, #0
 800312a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 f82d 	bl	800318e <UART_WaitOnFlagUntilTimeout>
 8003134:	4603      	mov	r3, r0
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e023      	b.n	8003186 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	2b04      	cmp	r3, #4
 800314a:	d10e      	bne.n	800316a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800314c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2200      	movs	r2, #0
 8003156:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f000 f817 	bl	800318e <UART_WaitOnFlagUntilTimeout>
 8003160:	4603      	mov	r3, r0
 8003162:	2b00      	cmp	r3, #0
 8003164:	d001      	beq.n	800316a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e00d      	b.n	8003186 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2220      	movs	r2, #32
 800316e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2220      	movs	r2, #32
 8003174:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2200      	movs	r2, #0
 800317a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	4618      	mov	r0, r3
 8003188:	3710      	adds	r7, #16
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b084      	sub	sp, #16
 8003192:	af00      	add	r7, sp, #0
 8003194:	60f8      	str	r0, [r7, #12]
 8003196:	60b9      	str	r1, [r7, #8]
 8003198:	603b      	str	r3, [r7, #0]
 800319a:	4613      	mov	r3, r2
 800319c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800319e:	e05e      	b.n	800325e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031a0:	69bb      	ldr	r3, [r7, #24]
 80031a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031a6:	d05a      	beq.n	800325e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031a8:	f7fd fb40 	bl	800082c <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	69ba      	ldr	r2, [r7, #24]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d302      	bcc.n	80031be <UART_WaitOnFlagUntilTimeout+0x30>
 80031b8:	69bb      	ldr	r3, [r7, #24]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d11b      	bne.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80031cc:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	689a      	ldr	r2, [r3, #8]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 0201 	bic.w	r2, r2, #1
 80031dc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2220      	movs	r2, #32
 80031e2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2220      	movs	r2, #32
 80031e8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80031f2:	2303      	movs	r3, #3
 80031f4:	e043      	b.n	800327e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0304 	and.w	r3, r3, #4
 8003200:	2b00      	cmp	r3, #0
 8003202:	d02c      	beq.n	800325e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800320e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003212:	d124      	bne.n	800325e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800321c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800322c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689a      	ldr	r2, [r3, #8]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 0201 	bic.w	r2, r2, #1
 800323c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	2220      	movs	r2, #32
 8003242:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2220      	movs	r2, #32
 8003248:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2220      	movs	r2, #32
 800324e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e00f      	b.n	800327e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	69da      	ldr	r2, [r3, #28]
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	4013      	ands	r3, r2
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	429a      	cmp	r2, r3
 800326c:	bf0c      	ite	eq
 800326e:	2301      	moveq	r3, #1
 8003270:	2300      	movne	r3, #0
 8003272:	b2db      	uxtb	r3, r3
 8003274:	461a      	mov	r2, r3
 8003276:	79fb      	ldrb	r3, [r7, #7]
 8003278:	429a      	cmp	r2, r3
 800327a:	d091      	beq.n	80031a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
	...

08003288 <DRYSPONGE_DSINFO>:

DRYSPONGE_FUNC unsigned int DRYSPONGE_DSINFO(unsigned int padded, unsigned int domain, unsigned int finalize){
    #if DRYSPONGE_DBG_EN
        bytes_utiles_printf("   Adding DS: padded=%d, domain=%u, finalize=%d\n",padded,domain,finalize);
    #endif
    return padded+(finalize<<1)+(domain<<2);
 8003288:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 800328c:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 8003290:	4770      	bx	lr
 8003292:	bf00      	nop

08003294 <DRYSPONGE_load32>:
        *x = *x | (b<<(8*i));
    }
}

DRYSPONGE_FUNC void DRYSPONGE_load32(uint32_t* x, const uint8_t*const in) {
    *x = 0;
 8003294:	2300      	movs	r3, #0
 8003296:	6003      	str	r3, [r0, #0]
    for(unsigned int i = 0;i<4;i++){
        uint32_t b = in[i];
 8003298:	780b      	ldrb	r3, [r1, #0]
        *x = *x | (b<<(8*i));
 800329a:	6003      	str	r3, [r0, #0]
        uint32_t b = in[i];
 800329c:	784a      	ldrb	r2, [r1, #1]
        *x = *x | (b<<(8*i));
 800329e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80032a2:	6003      	str	r3, [r0, #0]
        uint32_t b = in[i];
 80032a4:	788a      	ldrb	r2, [r1, #2]
        *x = *x | (b<<(8*i));
 80032a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80032aa:	6003      	str	r3, [r0, #0]
        uint32_t b = in[i];
 80032ac:	78ca      	ldrb	r2, [r1, #3]
        *x = *x | (b<<(8*i));
 80032ae:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80032b2:	6003      	str	r3, [r0, #0]
    }
}
 80032b4:	4770      	bx	lr
 80032b6:	bf00      	nop

080032b8 <DRYSPONGE_load64>:
        out[i] = x >> (8*i);
    }
}

DRYSPONGE_FUNC void DRYSPONGE_load64(uint64_t* x, uint8_t* in) {
    *x = 0;
 80032b8:	2200      	movs	r2, #0
 80032ba:	2300      	movs	r3, #0
 80032bc:	e9c0 2300 	strd	r2, r3, [r0]
    for(unsigned int i = 0;i<8;i++){
        uint64_t b = in[i];
 80032c0:	780a      	ldrb	r2, [r1, #0]
 80032c2:	2300      	movs	r3, #0
        *x = *x | (b<<(8*i));
 80032c4:	e9c0 2300 	strd	r2, r3, [r0]
DRYSPONGE_FUNC void DRYSPONGE_load64(uint64_t* x, uint8_t* in) {
 80032c8:	b430      	push	{r4, r5}
        uint64_t b = in[i];
 80032ca:	784c      	ldrb	r4, [r1, #1]
        *x = *x | (b<<(8*i));
 80032cc:	2300      	movs	r3, #0
 80032ce:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 80032d2:	e9c0 2300 	strd	r2, r3, [r0]
        uint64_t b = in[i];
 80032d6:	788c      	ldrb	r4, [r1, #2]
        *x = *x | (b<<(8*i));
 80032d8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80032dc:	6002      	str	r2, [r0, #0]
        uint64_t b = in[i];
 80032de:	78cc      	ldrb	r4, [r1, #3]
        *x = *x | (b<<(8*i));
 80032e0:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 80032e4:	6002      	str	r2, [r0, #0]
 80032e6:	790b      	ldrb	r3, [r1, #4]
 80032e8:	6043      	str	r3, [r0, #4]
        uint64_t b = in[i];
 80032ea:	794c      	ldrb	r4, [r1, #5]
        *x = *x | (b<<(8*i));
 80032ec:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80032f0:	6043      	str	r3, [r0, #4]
        uint64_t b = in[i];
 80032f2:	798c      	ldrb	r4, [r1, #6]
        *x = *x | (b<<(8*i));
 80032f4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80032f8:	6043      	str	r3, [r0, #4]
        uint64_t b = in[i];
 80032fa:	79cc      	ldrb	r4, [r1, #7]
        *x = *x | (b<<(8*i));
 80032fc:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8003300:	6043      	str	r3, [r0, #4]
    }
}
 8003302:	bc30      	pop	{r4, r5}
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop

08003308 <DRYSPONGE_store64>:

DRYSPONGE_FUNC void DRYSPONGE_store64(uint8_t* out, uint64_t x) {
 8003308:	b470      	push	{r4, r5, r6}
    (void)DRYSPONGE_rotr32;
    (void)DRYSPONGE_load16;
    (void)DRYSPONGE_store32;
    for(unsigned int i = 0;i<8;i++){
        out[i] = x >> (8*i);
 800330a:	0a19      	lsrs	r1, r3, #8
 800330c:	0a16      	lsrs	r6, r2, #8
 800330e:	0c15      	lsrs	r5, r2, #16
 8003310:	0e14      	lsrs	r4, r2, #24
 8003312:	7002      	strb	r2, [r0, #0]
 8003314:	7103      	strb	r3, [r0, #4]
 8003316:	0c1a      	lsrs	r2, r3, #16
 8003318:	0e1b      	lsrs	r3, r3, #24
 800331a:	7046      	strb	r6, [r0, #1]
 800331c:	7085      	strb	r5, [r0, #2]
 800331e:	70c4      	strb	r4, [r0, #3]
 8003320:	7141      	strb	r1, [r0, #5]
    }
}
 8003322:	bc70      	pop	{r4, r5, r6}
        out[i] = x >> (8*i);
 8003324:	7182      	strb	r2, [r0, #6]
 8003326:	71c3      	strb	r3, [r0, #7]
}
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop

0800332c <DRYSPONGE_DomainSeparator>:
static void DRYSPONGE_DomainSeparator(
    DRYSPONGE_EXT_t *const ext,
    unsigned int dsinfo
){
    *ext = dsinfo;
    *ext = *ext<<((DRYSPONGE_BLOCKSIZE*8)%DRYSPONGE_MPR_INPUT_WIDTH);
 800332c:	008b      	lsls	r3, r1, #2
 800332e:	0f89      	lsrs	r1, r1, #30
 8003330:	e9c0 3100 	strd	r3, r1, [r0]
}
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop

08003338 <DRYSPONGE_MixPhaseRound>:
    uint8_t *const c,
    uint8_t *const x,
    const uint8_t *const in,
    unsigned int bitidx,
    unsigned int insize
){
 8003338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800333a:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
    unsigned int bi = bitidx/8;
    unsigned int shift = bitidx%8;
    permut_rank_t r=0;
    for(unsigned int i=0;i<DRYSPONGE_RANK_BYTES;i++){
        if(bi+i==insize) break;
 800333e:	ebb7 0fd6 	cmp.w	r7, r6, lsr #3
){
 8003342:	f8dd c014 	ldr.w	ip, [sp, #20]
    unsigned int shift = bitidx%8;
 8003346:	f006 0e07 	and.w	lr, r6, #7
        if(bi+i==insize) break;
 800334a:	f000 8105 	beq.w	8003558 <DRYSPONGE_MixPhaseRound+0x220>
 800334e:	08f5      	lsrs	r5, r6, #3
 8003350:	1c69      	adds	r1, r5, #1
 8003352:	428f      	cmp	r7, r1
        permut_rank_t b = in[bi+i];
 8003354:	f81c 4005 	ldrb.w	r4, [ip, r5]
        if(bi+i==insize) break;
 8003358:	d00a      	beq.n	8003370 <DRYSPONGE_MixPhaseRound+0x38>
        permut_rank_t b = in[bi+i];
 800335a:	f81c 1001 	ldrb.w	r1, [ip, r1]
        if(bi+i==insize) break;
 800335e:	3502      	adds	r5, #2
 8003360:	42bd      	cmp	r5, r7
        r|=b<<(8*i);
 8003362:	ea44 2401 	orr.w	r4, r4, r1, lsl #8
        if(bi+i==insize) break;
 8003366:	d003      	beq.n	8003370 <DRYSPONGE_MixPhaseRound+0x38>
        permut_rank_t b = in[bi+i];
 8003368:	f81c 1005 	ldrb.w	r1, [ip, r5]
        r|=b<<(8*i);
 800336c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
    }
    r = (r>>shift) & DRYSPONGE_MPR_INPUT_MASK;
 8003370:	fa24 f40e 	lsr.w	r4, r4, lr
 8003374:	f3c4 0411 	ubfx	r4, r4, #0, #18
    r^=ext;
 8003378:	ea84 0100 	eor.w	r1, r4, r0

    for(unsigned int j=0;j<DRYSPONGE_CAPACITYSIZE64;j++){
        unsigned int i = r & DRYSPONGE_X_IDX_MASK;
 800337c:	f001 0003 	and.w	r0, r1, #3
        r = r >> DRYSPONGE_X_IDX_WIDTH;
        for(unsigned int k=0;k<4;k++){
            c[j*8+k]^=x[i*4+k];
 8003380:	7815      	ldrb	r5, [r2, #0]
 8003382:	f813 4020 	ldrb.w	r4, [r3, r0, lsl #2]
 8003386:	7856      	ldrb	r6, [r2, #1]
 8003388:	7897      	ldrb	r7, [r2, #2]
 800338a:	f892 c00b 	ldrb.w	ip, [r2, #11]
 800338e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8003392:	406c      	eors	r4, r5
 8003394:	7014      	strb	r4, [r2, #0]
 8003396:	7845      	ldrb	r5, [r0, #1]
 8003398:	4075      	eors	r5, r6
 800339a:	7055      	strb	r5, [r2, #1]
 800339c:	7884      	ldrb	r4, [r0, #2]
 800339e:	78d6      	ldrb	r6, [r2, #3]
 80033a0:	7a15      	ldrb	r5, [r2, #8]
 80033a2:	407c      	eors	r4, r7
 80033a4:	7094      	strb	r4, [r2, #2]
 80033a6:	78c0      	ldrb	r0, [r0, #3]
 80033a8:	7a54      	ldrb	r4, [r2, #9]
 80033aa:	7a97      	ldrb	r7, [r2, #10]
 80033ac:	4070      	eors	r0, r6
        unsigned int i = r & DRYSPONGE_X_IDX_MASK;
 80033ae:	f3c1 0681 	ubfx	r6, r1, #2, #2
            c[j*8+k]^=x[i*4+k];
 80033b2:	70d0      	strb	r0, [r2, #3]
 80033b4:	f813 6026 	ldrb.w	r6, [r3, r6, lsl #2]
 80033b8:	f001 000c 	and.w	r0, r1, #12
 80033bc:	4418      	add	r0, r3
 80033be:	406e      	eors	r6, r5
 80033c0:	7216      	strb	r6, [r2, #8]
 80033c2:	7845      	ldrb	r5, [r0, #1]
 80033c4:	4065      	eors	r5, r4
 80033c6:	7255      	strb	r5, [r2, #9]
 80033c8:	7884      	ldrb	r4, [r0, #2]
 80033ca:	7c15      	ldrb	r5, [r2, #16]
 80033cc:	407c      	eors	r4, r7
 80033ce:	7294      	strb	r4, [r2, #10]
 80033d0:	78c6      	ldrb	r6, [r0, #3]
 80033d2:	7c57      	ldrb	r7, [r2, #17]
 80033d4:	ea86 060c 	eor.w	r6, r6, ip
        unsigned int i = r & DRYSPONGE_X_IDX_MASK;
 80033d8:	f3c1 1001 	ubfx	r0, r1, #4, #2
            c[j*8+k]^=x[i*4+k];
 80033dc:	72d6      	strb	r6, [r2, #11]
 80033de:	f813 4020 	ldrb.w	r4, [r3, r0, lsl #2]
 80033e2:	7c96      	ldrb	r6, [r2, #18]
 80033e4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80033e8:	406c      	eors	r4, r5
 80033ea:	7414      	strb	r4, [r2, #16]
 80033ec:	7845      	ldrb	r5, [r0, #1]
 80033ee:	407d      	eors	r5, r7
 80033f0:	7455      	strb	r5, [r2, #17]
 80033f2:	7884      	ldrb	r4, [r0, #2]
 80033f4:	4074      	eors	r4, r6
 80033f6:	7494      	strb	r4, [r2, #18]
 80033f8:	78c6      	ldrb	r6, [r0, #3]
 80033fa:	7cd0      	ldrb	r0, [r2, #19]
 80033fc:	7e15      	ldrb	r5, [r2, #24]
 80033fe:	7e57      	ldrb	r7, [r2, #25]
 8003400:	f892 c01b 	ldrb.w	ip, [r2, #27]
 8003404:	4046      	eors	r6, r0
        unsigned int i = r & DRYSPONGE_X_IDX_MASK;
 8003406:	f3c1 1081 	ubfx	r0, r1, #6, #2
            c[j*8+k]^=x[i*4+k];
 800340a:	74d6      	strb	r6, [r2, #19]
 800340c:	f813 4020 	ldrb.w	r4, [r3, r0, lsl #2]
 8003410:	7e96      	ldrb	r6, [r2, #26]
 8003412:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8003416:	406c      	eors	r4, r5
 8003418:	7614      	strb	r4, [r2, #24]
 800341a:	7845      	ldrb	r5, [r0, #1]
 800341c:	407d      	eors	r5, r7
 800341e:	7655      	strb	r5, [r2, #25]
 8003420:	7884      	ldrb	r4, [r0, #2]
 8003422:	f892 5020 	ldrb.w	r5, [r2, #32]
 8003426:	f892 7021 	ldrb.w	r7, [r2, #33]	; 0x21
 800342a:	4074      	eors	r4, r6
 800342c:	7694      	strb	r4, [r2, #26]
 800342e:	78c6      	ldrb	r6, [r0, #3]
        unsigned int i = r & DRYSPONGE_X_IDX_MASK;
 8003430:	f3c1 2001 	ubfx	r0, r1, #8, #2
            c[j*8+k]^=x[i*4+k];
 8003434:	ea86 060c 	eor.w	r6, r6, ip
 8003438:	76d6      	strb	r6, [r2, #27]
 800343a:	f813 4020 	ldrb.w	r4, [r3, r0, lsl #2]
 800343e:	f892 6022 	ldrb.w	r6, [r2, #34]	; 0x22
 8003442:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8003446:	406c      	eors	r4, r5
 8003448:	f882 4020 	strb.w	r4, [r2, #32]
 800344c:	7845      	ldrb	r5, [r0, #1]
 800344e:	407d      	eors	r5, r7
 8003450:	f882 5021 	strb.w	r5, [r2, #33]	; 0x21
 8003454:	7884      	ldrb	r4, [r0, #2]
 8003456:	f892 5023 	ldrb.w	r5, [r2, #35]	; 0x23
 800345a:	f892 7029 	ldrb.w	r7, [r2, #41]	; 0x29
 800345e:	4074      	eors	r4, r6
 8003460:	f882 4022 	strb.w	r4, [r2, #34]	; 0x22
 8003464:	78c6      	ldrb	r6, [r0, #3]
 8003466:	f892 4028 	ldrb.w	r4, [r2, #40]	; 0x28
 800346a:	406e      	eors	r6, r5
        unsigned int i = r & DRYSPONGE_X_IDX_MASK;
 800346c:	f3c1 2081 	ubfx	r0, r1, #10, #2
            c[j*8+k]^=x[i*4+k];
 8003470:	f882 6023 	strb.w	r6, [r2, #35]	; 0x23
 8003474:	f813 5020 	ldrb.w	r5, [r3, r0, lsl #2]
 8003478:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800347c:	4065      	eors	r5, r4
 800347e:	f882 5028 	strb.w	r5, [r2, #40]	; 0x28
 8003482:	7844      	ldrb	r4, [r0, #1]
 8003484:	407c      	eors	r4, r7
 8003486:	f882 4029 	strb.w	r4, [r2, #41]	; 0x29
 800348a:	7884      	ldrb	r4, [r0, #2]
 800348c:	f892 502a 	ldrb.w	r5, [r2, #42]	; 0x2a
 8003490:	f892 c02b 	ldrb.w	ip, [r2, #43]	; 0x2b
 8003494:	f892 7031 	ldrb.w	r7, [r2, #49]	; 0x31
 8003498:	406c      	eors	r4, r5
 800349a:	f882 402a 	strb.w	r4, [r2, #42]	; 0x2a
 800349e:	78c6      	ldrb	r6, [r0, #3]
 80034a0:	f892 5030 	ldrb.w	r5, [r2, #48]	; 0x30
 80034a4:	ea86 060c 	eor.w	r6, r6, ip
        unsigned int i = r & DRYSPONGE_X_IDX_MASK;
 80034a8:	f3c1 3001 	ubfx	r0, r1, #12, #2
            c[j*8+k]^=x[i*4+k];
 80034ac:	f882 602b 	strb.w	r6, [r2, #43]	; 0x2b
 80034b0:	f813 4020 	ldrb.w	r4, [r3, r0, lsl #2]
 80034b4:	f892 6032 	ldrb.w	r6, [r2, #50]	; 0x32
 80034b8:	f892 c033 	ldrb.w	ip, [r2, #51]	; 0x33
 80034bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80034c0:	406c      	eors	r4, r5
 80034c2:	f882 4030 	strb.w	r4, [r2, #48]	; 0x30
 80034c6:	7845      	ldrb	r5, [r0, #1]
 80034c8:	407d      	eors	r5, r7
 80034ca:	f882 5031 	strb.w	r5, [r2, #49]	; 0x31
 80034ce:	7884      	ldrb	r4, [r0, #2]
 80034d0:	f892 5038 	ldrb.w	r5, [r2, #56]	; 0x38
 80034d4:	f892 7039 	ldrb.w	r7, [r2, #57]	; 0x39
 80034d8:	4074      	eors	r4, r6
 80034da:	f882 4032 	strb.w	r4, [r2, #50]	; 0x32
 80034de:	78c6      	ldrb	r6, [r0, #3]
        unsigned int i = r & DRYSPONGE_X_IDX_MASK;
 80034e0:	f3c1 3081 	ubfx	r0, r1, #14, #2
            c[j*8+k]^=x[i*4+k];
 80034e4:	ea86 060c 	eor.w	r6, r6, ip
 80034e8:	f882 6033 	strb.w	r6, [r2, #51]	; 0x33
 80034ec:	f813 4020 	ldrb.w	r4, [r3, r0, lsl #2]
 80034f0:	f892 603a 	ldrb.w	r6, [r2, #58]	; 0x3a
 80034f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80034f8:	406c      	eors	r4, r5
 80034fa:	f882 4038 	strb.w	r4, [r2, #56]	; 0x38
 80034fe:	7845      	ldrb	r5, [r0, #1]
 8003500:	407d      	eors	r5, r7
 8003502:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
 8003506:	7884      	ldrb	r4, [r0, #2]
 8003508:	f892 503b 	ldrb.w	r5, [r2, #59]	; 0x3b
 800350c:	4074      	eors	r4, r6
 800350e:	f882 403a 	strb.w	r4, [r2, #58]	; 0x3a
 8003512:	78c0      	ldrb	r0, [r0, #3]
 8003514:	f892 4040 	ldrb.w	r4, [r2, #64]	; 0x40
        unsigned int i = r & DRYSPONGE_X_IDX_MASK;
 8003518:	f3c1 4101 	ubfx	r1, r1, #16, #2
            c[j*8+k]^=x[i*4+k];
 800351c:	4068      	eors	r0, r5
 800351e:	f882 003b 	strb.w	r0, [r2, #59]	; 0x3b
 8003522:	f813 0021 	ldrb.w	r0, [r3, r1, lsl #2]
 8003526:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800352a:	ea80 0104 	eor.w	r1, r0, r4
 800352e:	f882 1040 	strb.w	r1, [r2, #64]	; 0x40
 8003532:	7858      	ldrb	r0, [r3, #1]
 8003534:	f892 1041 	ldrb.w	r1, [r2, #65]	; 0x41
 8003538:	f892 5042 	ldrb.w	r5, [r2, #66]	; 0x42
 800353c:	f892 4043 	ldrb.w	r4, [r2, #67]	; 0x43
 8003540:	4048      	eors	r0, r1
 8003542:	f882 0041 	strb.w	r0, [r2, #65]	; 0x41
 8003546:	7899      	ldrb	r1, [r3, #2]
 8003548:	4069      	eors	r1, r5
 800354a:	f882 1042 	strb.w	r1, [r2, #66]	; 0x42
 800354e:	78db      	ldrb	r3, [r3, #3]
 8003550:	4063      	eors	r3, r4
 8003552:	f882 3043 	strb.w	r3, [r2, #67]	; 0x43
        }
    }
}
 8003556:	bdf0      	pop	{r4, r5, r6, r7, pc}
    permut_rank_t r=0;
 8003558:	2400      	movs	r4, #0
 800355a:	e709      	b.n	8003370 <DRYSPONGE_MixPhaseRound+0x38>

0800355c <DRYSPONGE_g>:
){
    #if DRYSPONGE_DBG_EN
        bytes_utiles_printf("   G entry %lu:\n",ctx->fcnt);
        DRYSPONGE_print_state(ctx);
    #endif
    ctx->fcnt++;
 800355c:	e9d0 211c 	ldrd	r2, r1, [r0, #112]	; 0x70
){
 8003560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    memset(ctx->r,0,DRYSPONGE_BLOCKSIZE);
 8003564:	2300      	movs	r3, #0
){
 8003566:	4604      	mov	r4, r0
    ctx->fcnt++;
 8003568:	3201      	adds	r2, #1
    for(unsigned int j = 0;j<ctx->rounds;j++){
 800356a:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
    memset(ctx->r,0,DRYSPONGE_BLOCKSIZE);
 800356e:	65a3      	str	r3, [r4, #88]	; 0x58
    ctx->fcnt++;
 8003570:	4159      	adcs	r1, r3
 8003572:	e9c4 211c 	strd	r2, r1, [r4, #112]	; 0x70
){
 8003576:	b08d      	sub	sp, #52	; 0x34
    memset(ctx->r,0,DRYSPONGE_BLOCKSIZE);
 8003578:	65e3      	str	r3, [r4, #92]	; 0x5c
 800357a:	6623      	str	r3, [r4, #96]	; 0x60
 800357c:	6663      	str	r3, [r4, #100]	; 0x64
    for(unsigned int j = 0;j<ctx->rounds;j++){
 800357e:	2800      	cmp	r0, #0
 8003580:	f000 8161 	beq.w	8003846 <DRYSPONGE_g+0x2ea>
 8003584:	9300      	str	r3, [sp, #0]
        #if DRYSPONGE_DBG_EN >= DRYSPONGE_DBG_ROUND_IO
            bytes_utiles_printf("   CoreRound entry %d:\n",j);
            DRYSPONGE_print_state(ctx);
        #endif
        DRYSPONGE_CoreRound(ctx,j);
 8003586:	9900      	ldr	r1, [sp, #0]
 8003588:	4620      	mov	r0, r4
 800358a:	f000 fe3d 	bl	8004208 <DRYSPONGE_CoreRound>
 800358e:	f894 c064 	ldrb.w	ip, [r4, #100]	; 0x64
 8003592:	f8cd c018 	str.w	ip, [sp, #24]
 8003596:	f894 c065 	ldrb.w	ip, [r4, #101]	; 0x65
 800359a:	f8cd c01c 	str.w	ip, [sp, #28]
 800359e:	f894 c066 	ldrb.w	ip, [r4, #102]	; 0x66
 80035a2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 80035a6:	f894 c067 	ldrb.w	ip, [r4, #103]	; 0x67
 80035aa:	f894 3059 	ldrb.w	r3, [r4, #89]	; 0x59
 80035ae:	f894 e05a 	ldrb.w	lr, [r4, #90]	; 0x5a
        for(unsigned int k=0;k<DRYSPONGE_ACCUMULATE_FACTOR;k++){
            uint8_t *cpart = ctx->c+4*k*DRYSPONGE_BLOCKSIZE32;
            for(unsigned int i=0;i<DRYSPONGE_BLOCKSIZE;i++){
                ctx->r[i]^=cpart[(i+k*4)%DRYSPONGE_BLOCKSIZE];
 80035b2:	f894 8000 	ldrb.w	r8, [r4]
 80035b6:	f894 9058 	ldrb.w	r9, [r4, #88]	; 0x58
 80035ba:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 80035be:	f894 c002 	ldrb.w	ip, [r4, #2]
 80035c2:	9301      	str	r3, [sp, #4]
 80035c4:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 80035c8:	f894 505c 	ldrb.w	r5, [r4, #92]	; 0x5c
 80035cc:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 80035d0:	f894 6062 	ldrb.w	r6, [r4, #98]	; 0x62
 80035d4:	f894 a001 	ldrb.w	sl, [r4, #1]
 80035d8:	9303      	str	r3, [sp, #12]
 80035da:	ea8e 0c0c 	eor.w	ip, lr, ip
 80035de:	9b01      	ldr	r3, [sp, #4]
 80035e0:	f894 e005 	ldrb.w	lr, [r4, #5]
 80035e4:	9604      	str	r6, [sp, #16]
 80035e6:	ea89 0908 	eor.w	r9, r9, r8
 80035ea:	f894 8004 	ldrb.w	r8, [r4, #4]
 80035ee:	f894 6063 	ldrb.w	r6, [r4, #99]	; 0x63
 80035f2:	f894 105e 	ldrb.w	r1, [r4, #94]	; 0x5e
 80035f6:	f894 205f 	ldrb.w	r2, [r4, #95]	; 0x5f
 80035fa:	f894 705b 	ldrb.w	r7, [r4, #91]	; 0x5b
 80035fe:	f894 b061 	ldrb.w	fp, [r4, #97]	; 0x61
 8003602:	9605      	str	r6, [sp, #20]
 8003604:	ea83 0a0a 	eor.w	sl, r3, sl
 8003608:	78e6      	ldrb	r6, [r4, #3]
 800360a:	f8cd c008 	str.w	ip, [sp, #8]
 800360e:	ea85 0808 	eor.w	r8, r5, r8
 8003612:	f894 c006 	ldrb.w	ip, [r4, #6]
 8003616:	7a25      	ldrb	r5, [r4, #8]
 8003618:	9b03      	ldr	r3, [sp, #12]
 800361a:	ea80 0e0e 	eor.w	lr, r0, lr
 800361e:	7a60      	ldrb	r0, [r4, #9]
 8003620:	406b      	eors	r3, r5
 8003622:	4077      	eors	r7, r6
 8003624:	ea81 0c0c 	eor.w	ip, r1, ip
 8003628:	79e6      	ldrb	r6, [r4, #7]
 800362a:	7aa1      	ldrb	r1, [r4, #10]
 800362c:	7b25      	ldrb	r5, [r4, #12]
 800362e:	9301      	str	r3, [sp, #4]
 8003630:	ea8b 0b00 	eor.w	fp, fp, r0
 8003634:	9804      	ldr	r0, [sp, #16]
 8003636:	9b06      	ldr	r3, [sp, #24]
 8003638:	4041      	eors	r1, r0
 800363a:	4056      	eors	r6, r2
 800363c:	9805      	ldr	r0, [sp, #20]
 800363e:	7ae2      	ldrb	r2, [r4, #11]
 8003640:	910b      	str	r1, [sp, #44]	; 0x2c
 8003642:	406b      	eors	r3, r5
 8003644:	4042      	eors	r2, r0
 8003646:	9306      	str	r3, [sp, #24]
 8003648:	7b60      	ldrb	r0, [r4, #13]
 800364a:	9b07      	ldr	r3, [sp, #28]
 800364c:	7ba1      	ldrb	r1, [r4, #14]
 800364e:	9208      	str	r2, [sp, #32]
 8003650:	4058      	eors	r0, r3
 8003652:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003654:	7be2      	ldrb	r2, [r4, #15]
 8003656:	9005      	str	r0, [sp, #20]
 8003658:	404b      	eors	r3, r1
 800365a:	9304      	str	r3, [sp, #16]
 800365c:	7d63      	ldrb	r3, [r4, #21]
 800365e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8003660:	7d21      	ldrb	r1, [r4, #20]
 8003662:	ea8a 0a03 	eor.w	sl, sl, r3
 8003666:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800366a:	9309      	str	r3, [sp, #36]	; 0x24
 800366c:	4042      	eors	r2, r0
 800366e:	9b02      	ldr	r3, [sp, #8]
 8003670:	7da0      	ldrb	r0, [r4, #22]
 8003672:	9203      	str	r2, [sp, #12]
 8003674:	ea89 0901 	eor.w	r9, r9, r1
 8003678:	7de1      	ldrb	r1, [r4, #23]
 800367a:	7e22      	ldrb	r2, [r4, #24]
 800367c:	4058      	eors	r0, r3
 800367e:	9002      	str	r0, [sp, #8]
 8003680:	404f      	eors	r7, r1
 8003682:	7e61      	ldrb	r1, [r4, #25]
 8003684:	7ee3      	ldrb	r3, [r4, #27]
 8003686:	9d01      	ldr	r5, [sp, #4]
 8003688:	9808      	ldr	r0, [sp, #32]
 800368a:	ea8e 0e01 	eor.w	lr, lr, r1
 800368e:	7f21      	ldrb	r1, [r4, #28]
 8003690:	405e      	eors	r6, r3
 8003692:	404d      	eors	r5, r1
 8003694:	7fa3      	ldrb	r3, [r4, #30]
 8003696:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003698:	ea88 0802 	eor.w	r8, r8, r2
 800369c:	7ea2      	ldrb	r2, [r4, #26]
 800369e:	4059      	eors	r1, r3
 80036a0:	ea8c 0c02 	eor.w	ip, ip, r2
 80036a4:	9101      	str	r1, [sp, #4]
 80036a6:	7f62      	ldrb	r2, [r4, #29]
 80036a8:	7fe1      	ldrb	r1, [r4, #31]
 80036aa:	7c63      	ldrb	r3, [r4, #17]
 80036ac:	4041      	eors	r1, r0
 80036ae:	ea8b 0b02 	eor.w	fp, fp, r2
 80036b2:	9806      	ldr	r0, [sp, #24]
 80036b4:	7c22      	ldrb	r2, [r4, #16]
 80036b6:	9107      	str	r1, [sp, #28]
 80036b8:	4042      	eors	r2, r0
 80036ba:	9805      	ldr	r0, [sp, #20]
 80036bc:	9206      	str	r2, [sp, #24]
 80036be:	ea80 0203 	eor.w	r2, r0, r3
 80036c2:	9205      	str	r2, [sp, #20]
 80036c4:	9804      	ldr	r0, [sp, #16]
 80036c6:	7ca2      	ldrb	r2, [r4, #18]
 80036c8:	7ce3      	ldrb	r3, [r4, #19]
 80036ca:	f894 1029 	ldrb.w	r1, [r4, #41]	; 0x29
 80036ce:	4050      	eors	r0, r2
 80036d0:	9004      	str	r0, [sp, #16]
 80036d2:	9803      	ldr	r0, [sp, #12]
 80036d4:	f894 202a 	ldrb.w	r2, [r4, #42]	; 0x2a
 80036d8:	4043      	eors	r3, r0
 80036da:	9809      	ldr	r0, [sp, #36]	; 0x24
 80036dc:	9303      	str	r3, [sp, #12]
 80036de:	ea89 0900 	eor.w	r9, r9, r0
 80036e2:	9802      	ldr	r0, [sp, #8]
 80036e4:	f894 302b 	ldrb.w	r3, [r4, #43]	; 0x2b
 80036e8:	4050      	eors	r0, r2
 80036ea:	ea8a 0a01 	eor.w	sl, sl, r1
 80036ee:	9002      	str	r0, [sp, #8]
 80036f0:	f894 102d 	ldrb.w	r1, [r4, #45]	; 0x2d
 80036f4:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 80036f8:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
 80036fc:	ea88 0800 	eor.w	r8, r8, r0
 8003700:	405f      	eors	r7, r3
 8003702:	f894 002f 	ldrb.w	r0, [r4, #47]	; 0x2f
 8003706:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 800370a:	ea8e 0e01 	eor.w	lr, lr, r1
 800370e:	f894 1020 	ldrb.w	r1, [r4, #32]
 8003712:	ea8b 0b03 	eor.w	fp, fp, r3
 8003716:	404d      	eors	r5, r1
 8003718:	9b01      	ldr	r3, [sp, #4]
 800371a:	9508      	str	r5, [sp, #32]
 800371c:	4046      	eors	r6, r0
 800371e:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
 8003722:	9d06      	ldr	r5, [sp, #24]
 8003724:	f894 1023 	ldrb.w	r1, [r4, #35]	; 0x23
 8003728:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800372c:	ea8c 0c02 	eor.w	ip, ip, r2
 8003730:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 8003734:	ea83 0b00 	eor.w	fp, r3, r0
 8003738:	9b07      	ldr	r3, [sp, #28]
 800373a:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 800373e:	f8cd b004 	str.w	fp, [sp, #4]
 8003742:	ea85 0b02 	eor.w	fp, r5, r2
 8003746:	9d05      	ldr	r5, [sp, #20]
 8003748:	f8cd b018 	str.w	fp, [sp, #24]
 800374c:	4059      	eors	r1, r3
 800374e:	ea85 0b00 	eor.w	fp, r5, r0
 8003752:	9107      	str	r1, [sp, #28]
 8003754:	9804      	ldr	r0, [sp, #16]
 8003756:	f894 1026 	ldrb.w	r1, [r4, #38]	; 0x26
 800375a:	f8cd b014 	str.w	fp, [sp, #20]
 800375e:	ea80 0b01 	eor.w	fp, r0, r1
 8003762:	f894 103c 	ldrb.w	r1, [r4, #60]	; 0x3c
 8003766:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800376a:	9803      	ldr	r0, [sp, #12]
 800376c:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
 8003770:	f8cd b010 	str.w	fp, [sp, #16]
 8003774:	ea89 0901 	eor.w	r9, r9, r1
 8003778:	f894 103f 	ldrb.w	r1, [r4, #63]	; 0x3f
 800377c:	f894 b031 	ldrb.w	fp, [r4, #49]	; 0x31
 8003780:	f884 9058 	strb.w	r9, [r4, #88]	; 0x58
 8003784:	ea8a 0a02 	eor.w	sl, sl, r2
 8003788:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 800378c:	f884 a059 	strb.w	sl, [r4, #89]	; 0x59
 8003790:	4043      	eors	r3, r0
 8003792:	404f      	eors	r7, r1
 8003794:	f894 003e 	ldrb.w	r0, [r4, #62]	; 0x3e
 8003798:	9303      	str	r3, [sp, #12]
 800379a:	9d02      	ldr	r5, [sp, #8]
 800379c:	9b07      	ldr	r3, [sp, #28]
 800379e:	f884 705b 	strb.w	r7, [r4, #91]	; 0x5b
 80037a2:	ea88 0702 	eor.w	r7, r8, r2
 80037a6:	f894 2037 	ldrb.w	r2, [r4, #55]	; 0x37
 80037aa:	f894 a032 	ldrb.w	sl, [r4, #50]	; 0x32
 80037ae:	f884 705c 	strb.w	r7, [r4, #92]	; 0x5c
 80037b2:	ea8e 0e0b 	eor.w	lr, lr, fp
 80037b6:	405a      	eors	r2, r3
 80037b8:	f894 b038 	ldrb.w	fp, [r4, #56]	; 0x38
 80037bc:	9b06      	ldr	r3, [sp, #24]
 80037be:	f894 7039 	ldrb.w	r7, [r4, #57]	; 0x39
 80037c2:	f894 1035 	ldrb.w	r1, [r4, #53]	; 0x35
 80037c6:	f894 9033 	ldrb.w	r9, [r4, #51]	; 0x33
 80037ca:	f894 8036 	ldrb.w	r8, [r4, #54]	; 0x36
 80037ce:	f884 e05d 	strb.w	lr, [r4, #93]	; 0x5d
 80037d2:	4068      	eors	r0, r5
 80037d4:	f884 005a 	strb.w	r0, [r4, #90]	; 0x5a
 80037d8:	9d08      	ldr	r5, [sp, #32]
 80037da:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 80037de:	f894 e03b 	ldrb.w	lr, [r4, #59]	; 0x3b
 80037e2:	f884 2063 	strb.w	r2, [r4, #99]	; 0x63
 80037e6:	ea83 0b0b 	eor.w	fp, r3, fp
 80037ea:	9b05      	ldr	r3, [sp, #20]
 80037ec:	f884 b064 	strb.w	fp, [r4, #100]	; 0x64
 80037f0:	ea8c 0c0a 	eor.w	ip, ip, sl
 80037f4:	4045      	eors	r5, r0
 80037f6:	f894 a03a 	ldrb.w	sl, [r4, #58]	; 0x3a
 80037fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80037fc:	f884 c05e 	strb.w	ip, [r4, #94]	; 0x5e
 8003800:	405f      	eors	r7, r3
 8003802:	9b04      	ldr	r3, [sp, #16]
 8003804:	f884 5060 	strb.w	r5, [r4, #96]	; 0x60
 8003808:	4041      	eors	r1, r0
 800380a:	ea83 0a0a 	eor.w	sl, r3, sl
 800380e:	9801      	ldr	r0, [sp, #4]
 8003810:	9b03      	ldr	r3, [sp, #12]
 8003812:	f884 1061 	strb.w	r1, [r4, #97]	; 0x61
 8003816:	ea83 030e 	eor.w	r3, r3, lr
 800381a:	ea86 0609 	eor.w	r6, r6, r9
 800381e:	ea80 0008 	eor.w	r0, r0, r8
 8003822:	f884 605f 	strb.w	r6, [r4, #95]	; 0x5f
 8003826:	f884 0062 	strb.w	r0, [r4, #98]	; 0x62
 800382a:	f884 7065 	strb.w	r7, [r4, #101]	; 0x65
 800382e:	f884 a066 	strb.w	sl, [r4, #102]	; 0x66
 8003832:	f884 3067 	strb.w	r3, [r4, #103]	; 0x67
    for(unsigned int j = 0;j<ctx->rounds;j++){
 8003836:	9a00      	ldr	r2, [sp, #0]
 8003838:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 800383c:	3201      	adds	r2, #1
 800383e:	4293      	cmp	r3, r2
 8003840:	9200      	str	r2, [sp, #0]
 8003842:	f63f aea0 	bhi.w	8003586 <DRYSPONGE_g+0x2a>
            }
        }
    }
}
 8003846:	b00d      	add	sp, #52	; 0x34
 8003848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800384c <DRYSPONGE_f>:

static void DRYSPONGE_f(
    DRYSPONGE_t *const ctx,
    const uint8_t *const i
){
 800384c:	b510      	push	{r4, lr}
 800384e:	4604      	mov	r4, r0
    #if DRYSPONGE_DBG_EN
        bytes_utiles_printf("   F entry %lu:\n",ctx->fcnt);
        DRYSPONGE_print_state(ctx);
        print_bytes_sep("       I = ",i,DRYSPONGE_BLOCKSIZE,"\n","");
    #endif
    DRYSPONGE_MixPhase(ctx,i);
 8003850:	f000 f9ba 	bl	8003bc8 <DRYSPONGE_MixPhase>
    #if DRYSPONGE_DBG_EN >= DRYSPONGE_DBG_ROUND_IO
        bytes_utiles_printf("   After mix phase:\n");
        DRYSPONGE_print_state(ctx);
    #endif
    DRYSPONGE_g(ctx);
 8003854:	4620      	mov	r0, r4
}
 8003856:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    DRYSPONGE_g(ctx);
 800385a:	f7ff be7f 	b.w	800355c <DRYSPONGE_g>
 800385e:	bf00      	nop

08003860 <DRYSPONGE_set_key>:

static void DRYSPONGE_set_key(
    DRYSPONGE_t *const ctx,
    const uint8_t *const key,
    const unsigned int keylen
){
 8003860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    assert(DRYSPONGE_KEYSIZE<=keylen);
 8003864:	2a1f      	cmp	r2, #31
){
 8003866:	b083      	sub	sp, #12
    assert(DRYSPONGE_KEYSIZE<=keylen);
 8003868:	f240 80ea 	bls.w	8003a40 <DRYSPONGE_set_key+0x1e0>
    const unsigned int midkeysize = DRYSPONGE_KEYSIZE+DRYSPONGE_XSIZE;
    const unsigned int fullkeysize = DRYSPONGE_CAPACITYSIZE+DRYSPONGE_XSIZE;
    uint8_t*x = (uint8_t*)ctx->x;
    if(fullkeysize == keylen){//all words for x assumed to be different
 800386c:	2a58      	cmp	r2, #88	; 0x58
 800386e:	4605      	mov	r5, r0
 8003870:	4689      	mov	r9, r1
    uint8_t*x = (uint8_t*)ctx->x;
 8003872:	f100 0848 	add.w	r8, r0, #72	; 0x48
    if(fullkeysize == keylen){//all words for x assumed to be different
 8003876:	f000 80c8 	beq.w	8003a0a <DRYSPONGE_set_key+0x1aa>
 800387a:	1e41      	subs	r1, r0, #1
        memcpy(ctx->c,key,DRYSPONGE_CAPACITYSIZE);
        memcpy(ctx->x,key+DRYSPONGE_CAPACITYSIZE,DRYSPONGE_XSIZE);
    } else {
        for(unsigned int i=0;i<DRYSPONGE_CAPACITYSIZE;i++){
 800387c:	2300      	movs	r3, #0
            ctx->c[i] = key[i%DRYSPONGE_KEYSIZE];
 800387e:	f003 001f 	and.w	r0, r3, #31
        for(unsigned int i=0;i<DRYSPONGE_CAPACITYSIZE;i++){
 8003882:	3301      	adds	r3, #1
            ctx->c[i] = key[i%DRYSPONGE_KEYSIZE];
 8003884:	f819 0000 	ldrb.w	r0, [r9, r0]
 8003888:	f801 0f01 	strb.w	r0, [r1, #1]!
        for(unsigned int i=0;i<DRYSPONGE_CAPACITYSIZE;i++){
 800388c:	2b48      	cmp	r3, #72	; 0x48
 800388e:	d1f6      	bne.n	800387e <DRYSPONGE_set_key+0x1e>
        }
        if(midkeysize == keylen){//all words for x assumed to be different
 8003890:	2a30      	cmp	r2, #48	; 0x30
 8003892:	d05e      	beq.n	8003952 <DRYSPONGE_set_key+0xf2>
            for(unsigned int i=0;i<DRYSPONGE_XSIZE;i++){
                x[i] = key[DRYSPONGE_KEYSIZE+i];
            }
        } else {
            assert(DRYSPONGE_KEYSIZE==keylen);
 8003894:	2a20      	cmp	r2, #32
 8003896:	f040 80d9 	bne.w	8003a4c <DRYSPONGE_set_key+0x1ec>
            DRYSPONGE_CoreRound(ctx,0);
 800389a:	2100      	movs	r1, #0
 800389c:	4628      	mov	r0, r5
 800389e:	f000 fcb3 	bl	8004208 <DRYSPONGE_CoreRound>
 80038a2:	466e      	mov	r6, sp
 80038a4:	af01      	add	r7, sp, #4
        for(unsigned int i=0;i<DRYSPONGE_CAPACITYSIZE;i++){
 80038a6:	46ab      	mov	fp, r5
            //need to fixup x such that all words are different
            unsigned int modified=1;
            while(modified){
                modified=0;
                for(unsigned int i=0;i<DRYSPONGE_XSIZE32-1;i++){
 80038a8:	f04f 0a00 	mov.w	sl, #0
                    for(unsigned int j=i+1;j<DRYSPONGE_XSIZE32;j++){
 80038ac:	f10a 0a01 	add.w	sl, sl, #1
 80038b0:	4654      	mov	r4, sl
                        uint32_t ci,cj;
                        DRYSPONGE_load32(&ci,ctx->c+i*sizeof(uint32_t));
 80038b2:	4659      	mov	r1, fp
 80038b4:	4630      	mov	r0, r6
 80038b6:	f7ff fced 	bl	8003294 <DRYSPONGE_load32>
                        DRYSPONGE_load32(&cj,ctx->c+j*sizeof(uint32_t));
 80038ba:	eb05 0184 	add.w	r1, r5, r4, lsl #2
 80038be:	4638      	mov	r0, r7
 80038c0:	f7ff fce8 	bl	8003294 <DRYSPONGE_load32>
                        if(ci==cj){
 80038c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d03d      	beq.n	8003948 <DRYSPONGE_set_key+0xe8>
                    for(unsigned int j=i+1;j<DRYSPONGE_XSIZE32;j++){
 80038cc:	3401      	adds	r4, #1
 80038ce:	2c04      	cmp	r4, #4
 80038d0:	d1ef      	bne.n	80038b2 <DRYSPONGE_set_key+0x52>
                for(unsigned int i=0;i<DRYSPONGE_XSIZE32-1;i++){
 80038d2:	f1ba 0f03 	cmp.w	sl, #3
 80038d6:	f10b 0b04 	add.w	fp, fp, #4
 80038da:	d1e7      	bne.n	80038ac <DRYSPONGE_set_key+0x4c>
                        }
                    }
                    if(modified) break;
                }
            }
            memcpy(ctx->x,ctx->c,DRYSPONGE_XSIZE);
 80038dc:	6828      	ldr	r0, [r5, #0]
 80038de:	6869      	ldr	r1, [r5, #4]
 80038e0:	68aa      	ldr	r2, [r5, #8]
 80038e2:	68eb      	ldr	r3, [r5, #12]
 80038e4:	64a8      	str	r0, [r5, #72]	; 0x48
 80038e6:	f8c8 1004 	str.w	r1, [r8, #4]
 80038ea:	f8c8 2008 	str.w	r2, [r8, #8]
 80038ee:	f8c8 300c 	str.w	r3, [r8, #12]
            memcpy(ctx->c,key,DRYSPONGE_XSIZE);
 80038f2:	f8d9 1000 	ldr.w	r1, [r9]
 80038f6:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80038fa:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80038fe:	f8d9 000c 	ldr.w	r0, [r9, #12]
 8003902:	60e8      	str	r0, [r5, #12]
 8003904:	6029      	str	r1, [r5, #0]
 8003906:	606a      	str	r2, [r5, #4]
 8003908:	60ab      	str	r3, [r5, #8]
 800390a:	4645      	mov	r5, r8
                    for(unsigned int j=i+1;j<DRYSPONGE_XSIZE32;j++){
 800390c:	f04f 0900 	mov.w	r9, #0
        }
    }
    //sanity check: all words in x shall be different
    for(unsigned int i=0;i<DRYSPONGE_XSIZE32-1;i++){
        for(unsigned int j=i+1;j<DRYSPONGE_XSIZE32;j++){
 8003910:	f109 0901 	add.w	r9, r9, #1
 8003914:	464c      	mov	r4, r9
            uint32_t xi,xj;
            DRYSPONGE_load32(&xi,ctx->x+i*sizeof(uint32_t));
 8003916:	4629      	mov	r1, r5
 8003918:	4630      	mov	r0, r6
 800391a:	f7ff fcbb 	bl	8003294 <DRYSPONGE_load32>
            DRYSPONGE_load32(&xj,ctx->x+j*sizeof(uint32_t));
 800391e:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 8003922:	4638      	mov	r0, r7
 8003924:	f7ff fcb6 	bl	8003294 <DRYSPONGE_load32>
            assert(xi!=xj);
 8003928:	e9dd 2300 	ldrd	r2, r3, [sp]
 800392c:	429a      	cmp	r2, r3
 800392e:	f000 8081 	beq.w	8003a34 <DRYSPONGE_set_key+0x1d4>
        for(unsigned int j=i+1;j<DRYSPONGE_XSIZE32;j++){
 8003932:	3401      	adds	r4, #1
 8003934:	2c04      	cmp	r4, #4
 8003936:	d1ee      	bne.n	8003916 <DRYSPONGE_set_key+0xb6>
    for(unsigned int i=0;i<DRYSPONGE_XSIZE32-1;i++){
 8003938:	f1b9 0f03 	cmp.w	r9, #3
 800393c:	f105 0504 	add.w	r5, r5, #4
 8003940:	d1e6      	bne.n	8003910 <DRYSPONGE_set_key+0xb0>
        }
    }
}
 8003942:	b003      	add	sp, #12
 8003944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                            DRYSPONGE_CoreRound(ctx,0);
 8003948:	2100      	movs	r1, #0
 800394a:	4628      	mov	r0, r5
 800394c:	f000 fc5c 	bl	8004208 <DRYSPONGE_CoreRound>
 8003950:	e7a9      	b.n	80038a6 <DRYSPONGE_set_key+0x46>
 8003952:	f109 0324 	add.w	r3, r9, #36	; 0x24
 8003956:	4598      	cmp	r8, r3
 8003958:	d248      	bcs.n	80039ec <DRYSPONGE_set_key+0x18c>
 800395a:	f109 0320 	add.w	r3, r9, #32
 800395e:	f105 024c 	add.w	r2, r5, #76	; 0x4c
 8003962:	4293      	cmp	r3, r2
 8003964:	d242      	bcs.n	80039ec <DRYSPONGE_set_key+0x18c>
                x[i] = key[DRYSPONGE_KEYSIZE+i];
 8003966:	f899 3020 	ldrb.w	r3, [r9, #32]
 800396a:	f885 3048 	strb.w	r3, [r5, #72]	; 0x48
 800396e:	f899 3021 	ldrb.w	r3, [r9, #33]	; 0x21
 8003972:	f885 3049 	strb.w	r3, [r5, #73]	; 0x49
 8003976:	f899 3022 	ldrb.w	r3, [r9, #34]	; 0x22
 800397a:	f885 304a 	strb.w	r3, [r5, #74]	; 0x4a
 800397e:	f899 3023 	ldrb.w	r3, [r9, #35]	; 0x23
 8003982:	f885 304b 	strb.w	r3, [r5, #75]	; 0x4b
 8003986:	f899 3024 	ldrb.w	r3, [r9, #36]	; 0x24
 800398a:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
 800398e:	f899 3025 	ldrb.w	r3, [r9, #37]	; 0x25
 8003992:	f885 304d 	strb.w	r3, [r5, #77]	; 0x4d
 8003996:	f899 3026 	ldrb.w	r3, [r9, #38]	; 0x26
 800399a:	f885 304e 	strb.w	r3, [r5, #78]	; 0x4e
 800399e:	f899 3027 	ldrb.w	r3, [r9, #39]	; 0x27
 80039a2:	f885 304f 	strb.w	r3, [r5, #79]	; 0x4f
 80039a6:	f899 3028 	ldrb.w	r3, [r9, #40]	; 0x28
 80039aa:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
 80039ae:	f899 3029 	ldrb.w	r3, [r9, #41]	; 0x29
 80039b2:	f885 3051 	strb.w	r3, [r5, #81]	; 0x51
 80039b6:	f899 302a 	ldrb.w	r3, [r9, #42]	; 0x2a
 80039ba:	f885 3052 	strb.w	r3, [r5, #82]	; 0x52
 80039be:	f899 302b 	ldrb.w	r3, [r9, #43]	; 0x2b
 80039c2:	f885 3053 	strb.w	r3, [r5, #83]	; 0x53
 80039c6:	f899 302c 	ldrb.w	r3, [r9, #44]	; 0x2c
 80039ca:	f885 3054 	strb.w	r3, [r5, #84]	; 0x54
 80039ce:	f899 302d 	ldrb.w	r3, [r9, #45]	; 0x2d
 80039d2:	f885 3055 	strb.w	r3, [r5, #85]	; 0x55
 80039d6:	f899 302e 	ldrb.w	r3, [r9, #46]	; 0x2e
 80039da:	f885 3056 	strb.w	r3, [r5, #86]	; 0x56
 80039de:	f899 302f 	ldrb.w	r3, [r9, #47]	; 0x2f
 80039e2:	f885 3057 	strb.w	r3, [r5, #87]	; 0x57
 80039e6:	466e      	mov	r6, sp
 80039e8:	af01      	add	r7, sp, #4
 80039ea:	e78e      	b.n	800390a <DRYSPONGE_set_key+0xaa>
 80039ec:	f8d9 3020 	ldr.w	r3, [r9, #32]
 80039f0:	64ab      	str	r3, [r5, #72]	; 0x48
 80039f2:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
 80039f6:	64eb      	str	r3, [r5, #76]	; 0x4c
 80039f8:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
 80039fc:	652b      	str	r3, [r5, #80]	; 0x50
 80039fe:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
 8003a02:	656b      	str	r3, [r5, #84]	; 0x54
 8003a04:	466e      	mov	r6, sp
 8003a06:	af01      	add	r7, sp, #4
 8003a08:	e77f      	b.n	800390a <DRYSPONGE_set_key+0xaa>
        memcpy(ctx->c,key,DRYSPONGE_CAPACITYSIZE);
 8003a0a:	2248      	movs	r2, #72	; 0x48
 8003a0c:	f000 fe10 	bl	8004630 <memcpy>
        memcpy(ctx->x,key+DRYSPONGE_CAPACITYSIZE,DRYSPONGE_XSIZE);
 8003a10:	f859 0f48 	ldr.w	r0, [r9, #72]!
 8003a14:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8003a18:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8003a1c:	f8d9 300c 	ldr.w	r3, [r9, #12]
 8003a20:	64a8      	str	r0, [r5, #72]	; 0x48
 8003a22:	466e      	mov	r6, sp
 8003a24:	af01      	add	r7, sp, #4
 8003a26:	f8c8 1004 	str.w	r1, [r8, #4]
 8003a2a:	f8c8 2008 	str.w	r2, [r8, #8]
 8003a2e:	f8c8 300c 	str.w	r3, [r8, #12]
 8003a32:	e76a      	b.n	800390a <DRYSPONGE_set_key+0xaa>
            assert(xi!=xj);
 8003a34:	4b08      	ldr	r3, [pc, #32]	; (8003a58 <DRYSPONGE_set_key+0x1f8>)
 8003a36:	4a09      	ldr	r2, [pc, #36]	; (8003a5c <DRYSPONGE_set_key+0x1fc>)
 8003a38:	4809      	ldr	r0, [pc, #36]	; (8003a60 <DRYSPONGE_set_key+0x200>)
 8003a3a:	2179      	movs	r1, #121	; 0x79
 8003a3c:	f000 fd9e 	bl	800457c <__assert_func>
    assert(DRYSPONGE_KEYSIZE<=keylen);
 8003a40:	4b08      	ldr	r3, [pc, #32]	; (8003a64 <DRYSPONGE_set_key+0x204>)
 8003a42:	4a06      	ldr	r2, [pc, #24]	; (8003a5c <DRYSPONGE_set_key+0x1fc>)
 8003a44:	4806      	ldr	r0, [pc, #24]	; (8003a60 <DRYSPONGE_set_key+0x200>)
 8003a46:	214b      	movs	r1, #75	; 0x4b
 8003a48:	f000 fd98 	bl	800457c <__assert_func>
            assert(DRYSPONGE_KEYSIZE==keylen);
 8003a4c:	4b06      	ldr	r3, [pc, #24]	; (8003a68 <DRYSPONGE_set_key+0x208>)
 8003a4e:	4a03      	ldr	r2, [pc, #12]	; (8003a5c <DRYSPONGE_set_key+0x1fc>)
 8003a50:	4803      	ldr	r0, [pc, #12]	; (8003a60 <DRYSPONGE_set_key+0x200>)
 8003a52:	215b      	movs	r1, #91	; 0x5b
 8003a54:	f000 fd92 	bl	800457c <__assert_func>
 8003a58:	08005a14 	.word	0x08005a14
 8003a5c:	08005abc 	.word	0x08005abc
 8003a60:	08005964 	.word	0x08005964
 8003a64:	08005948 	.word	0x08005948
 8003a68:	080059f8 	.word	0x080059f8

08003a6c <DRYSPONGE_padding>:
static unsigned int DRYSPONGE_padding(
    const uint8_t *const ib,//one block of input or less
    uintptr_t iblen,
    uint8_t *const ob//exactly one block
){
    assert(iblen<=DRYSPONGE_BLOCKSIZE);
 8003a6c:	2910      	cmp	r1, #16
){
 8003a6e:	b538      	push	{r3, r4, r5, lr}
 8003a70:	460c      	mov	r4, r1
    assert(iblen<=DRYSPONGE_BLOCKSIZE);
 8003a72:	d81a      	bhi.n	8003aaa <DRYSPONGE_padding+0x3e>
 8003a74:	4613      	mov	r3, r2
 8003a76:	4601      	mov	r1, r0
    memcpy(ob,ib,iblen);
 8003a78:	4622      	mov	r2, r4
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f000 fdd8 	bl	8004630 <memcpy>
    unsigned int padded = 0;
    if(iblen<DRYSPONGE_BLOCKSIZE){
 8003a80:	2c10      	cmp	r4, #16
    memcpy(ob,ib,iblen);
 8003a82:	4603      	mov	r3, r0
    if(iblen<DRYSPONGE_BLOCKSIZE){
 8003a84:	d00f      	beq.n	8003aa6 <DRYSPONGE_padding+0x3a>
        ob[iblen] = 0x01;
 8003a86:	2501      	movs	r5, #1
        if(iblen+1<DRYSPONGE_BLOCKSIZE){
 8003a88:	2c0f      	cmp	r4, #15
        ob[iblen] = 0x01;
 8003a8a:	5505      	strb	r5, [r0, r4]
        if(iblen+1<DRYSPONGE_BLOCKSIZE){
 8003a8c:	eb04 0005 	add.w	r0, r4, r5
 8003a90:	d101      	bne.n	8003a96 <DRYSPONGE_padding+0x2a>
            memset(ob+iblen+1,0,DRYSPONGE_BLOCKSIZE-iblen-1);
        }
        padded = 1;
 8003a92:	4628      	mov	r0, r5
    }
    return padded;
}
 8003a94:	bd38      	pop	{r3, r4, r5, pc}
            memset(ob+iblen+1,0,DRYSPONGE_BLOCKSIZE-iblen-1);
 8003a96:	f1c4 020f 	rsb	r2, r4, #15
 8003a9a:	4418      	add	r0, r3
 8003a9c:	2100      	movs	r1, #0
 8003a9e:	f000 fdd5 	bl	800464c <memset>
        padded = 1;
 8003aa2:	4628      	mov	r0, r5
}
 8003aa4:	bd38      	pop	{r3, r4, r5, pc}
    unsigned int padded = 0;
 8003aa6:	2000      	movs	r0, #0
}
 8003aa8:	bd38      	pop	{r3, r4, r5, pc}
    assert(iblen<=DRYSPONGE_BLOCKSIZE);
 8003aaa:	4b03      	ldr	r3, [pc, #12]	; (8003ab8 <DRYSPONGE_padding+0x4c>)
 8003aac:	4a03      	ldr	r2, [pc, #12]	; (8003abc <DRYSPONGE_padding+0x50>)
 8003aae:	4804      	ldr	r0, [pc, #16]	; (8003ac0 <DRYSPONGE_padding+0x54>)
 8003ab0:	2183      	movs	r1, #131	; 0x83
 8003ab2:	f000 fd63 	bl	800457c <__assert_func>
 8003ab6:	bf00      	nop
 8003ab8:	08005a1c 	.word	0x08005a1c
 8003abc:	08005ad0 	.word	0x08005ad0
 8003ac0:	08005964 	.word	0x08005964

08003ac4 <DRYSPONGE_absorb_only>:
    DRYSPONGE_t *const ctx,
    const uint8_t *const ad,
    size_t alen,
    unsigned int ds,
    unsigned int finalize
){
 8003ac4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    const uint8_t *iad = ad;
    size_t a = (alen + DRYSPONGE_BLOCKSIZE - 1) / DRYSPONGE_BLOCKSIZE;
 8003ac8:	f102 070f 	add.w	r7, r2, #15
    if(a){
 8003acc:	2f0f      	cmp	r7, #15
){
 8003ace:	b084      	sub	sp, #16
 8003ad0:	4691      	mov	r9, r2
 8003ad2:	4606      	mov	r6, r0
 8003ad4:	4688      	mov	r8, r1
 8003ad6:	469a      	mov	sl, r3
    if(a){
 8003ad8:	d910      	bls.n	8003afc <DRYSPONGE_absorb_only+0x38>
    size_t a = (alen + DRYSPONGE_BLOCKSIZE - 1) / DRYSPONGE_BLOCKSIZE;
 8003ada:	093f      	lsrs	r7, r7, #4
        for(size_t i = 0; i<a-1; i++){//process all blocks except last one
 8003adc:	3f01      	subs	r7, #1
 8003ade:	d00d      	beq.n	8003afc <DRYSPONGE_absorb_only+0x38>
    const uint8_t *iad = ad;
 8003ae0:	460d      	mov	r5, r1
        for(size_t i = 0; i<a-1; i++){//process all blocks except last one
 8003ae2:	2400      	movs	r4, #0
            DRYSPONGE_f(ctx,iad);
 8003ae4:	4629      	mov	r1, r5
        for(size_t i = 0; i<a-1; i++){//process all blocks except last one
 8003ae6:	3401      	adds	r4, #1
            DRYSPONGE_f(ctx,iad);
 8003ae8:	4630      	mov	r0, r6
 8003aea:	f7ff feaf 	bl	800384c <DRYSPONGE_f>
        for(size_t i = 0; i<a-1; i++){//process all blocks except last one
 8003aee:	42bc      	cmp	r4, r7
            iad+=DRYSPONGE_BLOCKSIZE;
 8003af0:	f105 0510 	add.w	r5, r5, #16
        for(size_t i = 0; i<a-1; i++){//process all blocks except last one
 8003af4:	d1f6      	bne.n	8003ae4 <DRYSPONGE_absorb_only+0x20>
 8003af6:	eb08 1004 	add.w	r0, r8, r4, lsl #4
 8003afa:	e000      	b.n	8003afe <DRYSPONGE_absorb_only+0x3a>
    const uint8_t *iad = ad;
 8003afc:	4640      	mov	r0, r8
        }
    }
    uint8_t last_block[DRYSPONGE_BLOCKSIZE];
    uintptr_t remaining = ad+alen-iad;
 8003afe:	eb08 0109 	add.w	r1, r8, r9
    uint8_t apad = DRYSPONGE_padding(iad,remaining,last_block);
 8003b02:	466a      	mov	r2, sp
 8003b04:	1a09      	subs	r1, r1, r0
 8003b06:	f7ff ffb1 	bl	8003a6c <DRYSPONGE_padding>
    DRYSPONGE_DomainSeparator(DRYSPONGE_EXT_ARG,DRYSPONGE_DSINFO(apad,ds,finalize));
 8003b0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003b0c:	4651      	mov	r1, sl
 8003b0e:	b2c0      	uxtb	r0, r0
 8003b10:	f7ff fbba 	bl	8003288 <DRYSPONGE_DSINFO>
 8003b14:	4601      	mov	r1, r0
 8003b16:	f106 0078 	add.w	r0, r6, #120	; 0x78
 8003b1a:	f7ff fc07 	bl	800332c <DRYSPONGE_DomainSeparator>
    DRYSPONGE_f(ctx,last_block);
 8003b1e:	4669      	mov	r1, sp
 8003b20:	4630      	mov	r0, r6
 8003b22:	f7ff fe93 	bl	800384c <DRYSPONGE_f>
}
 8003b26:	b004      	add	sp, #16
 8003b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003b2c <DRYSPONGE_squeez_only>:
static void DRYSPONGE_squeez_only(
    DRYSPONGE_t *const ctx,
    uint8_t *out,
    unsigned int remaining
){
    while(remaining){
 8003b2c:	b1c2      	cbz	r2, 8003b60 <DRYSPONGE_squeez_only+0x34>
){
 8003b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b32:	4680      	mov	r8, r0
 8003b34:	460e      	mov	r6, r1
 8003b36:	4614      	mov	r4, r2
 8003b38:	f100 0758 	add.w	r7, r0, #88	; 0x58
        unsigned int len = remaining > DRYSPONGE_BLOCKSIZE ? DRYSPONGE_BLOCKSIZE : remaining;
 8003b3c:	2c10      	cmp	r4, #16
 8003b3e:	4625      	mov	r5, r4
 8003b40:	bf28      	it	cs
 8003b42:	2510      	movcs	r5, #16
        memcpy(out,ctx->r,len);
 8003b44:	462a      	mov	r2, r5
 8003b46:	4639      	mov	r1, r7
 8003b48:	4630      	mov	r0, r6
 8003b4a:	f000 fd71 	bl	8004630 <memcpy>
        out+=len;
        remaining-=len;
        if(remaining){
 8003b4e:	1b64      	subs	r4, r4, r5
 8003b50:	d101      	bne.n	8003b56 <DRYSPONGE_squeez_only+0x2a>
            DRYSPONGE_g(ctx);
        }
    }
}
 8003b52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            DRYSPONGE_g(ctx);
 8003b56:	4640      	mov	r0, r8
        out+=len;
 8003b58:	442e      	add	r6, r5
            DRYSPONGE_g(ctx);
 8003b5a:	f7ff fcff 	bl	800355c <DRYSPONGE_g>
 8003b5e:	e7ed      	b.n	8003b3c <DRYSPONGE_squeez_only+0x10>
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop

08003b64 <DRYSPONGE_init_ctx>:
    DRYSPONGE_t *const ctx
){
    #ifdef DRYSPONGE_EXT
    memset(DRYSPONGE_EXT_ARG,0,sizeof(DRYSPONGE_EXT_t));
    #endif
    ctx->fcnt=0;
 8003b64:	2300      	movs	r3, #0
 8003b66:	2200      	movs	r2, #0
 8003b68:	e9c0 231c 	strd	r2, r3, [r0, #112]	; 0x70
    memset(DRYSPONGE_EXT_ARG,0,sizeof(DRYSPONGE_EXT_t));
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	6783      	str	r3, [r0, #120]	; 0x78
 8003b70:	67c3      	str	r3, [r0, #124]	; 0x7c
    memset(ctx->r,0x00,DRYSPONGE_BLOCKSIZE);
 8003b72:	6583      	str	r3, [r0, #88]	; 0x58
 8003b74:	65c3      	str	r3, [r0, #92]	; 0x5c
 8003b76:	6603      	str	r3, [r0, #96]	; 0x60
 8003b78:	6643      	str	r3, [r0, #100]	; 0x64
}
 8003b7a:	4770      	bx	lr

08003b7c <DRYSPONGE_hash>:

static void DRYSPONGE_hash(
    const uint8_t *const message,
    const size_t mlen,
    uint8_t *const digest
){
 8003b7c:	b570      	push	{r4, r5, r6, lr}
 8003b7e:	b0c4      	sub	sp, #272	; 0x110
 8003b80:	4605      	mov	r5, r0
    DRYSPONGE_t ctx_storage;
    DRYSPONGE_t *const ctx = &ctx_storage;
    DRYSPONGE_init_ctx(ctx);
 8003b82:	a822      	add	r0, sp, #136	; 0x88
){
 8003b84:	460e      	mov	r6, r1
 8003b86:	4614      	mov	r4, r2
    DRYSPONGE_init_ctx(ctx);
 8003b88:	f7ff ffec 	bl	8003b64 <DRYSPONGE_init_ctx>
    ctx->rounds=DRYSPONGE_ROUNDS;
 8003b8c:	2308      	movs	r3, #8
    #if DRYSPONGE_DBG_EN
        bytes_utiles_printf("Hashing %lu bytes message: ",mlen);
        print_bytes_sep("",message,mlen,"\n","");
    #endif
    const uint8_t CST_H[] = {
 8003b8e:	490d      	ldr	r1, [pc, #52]	; (8003bc4 <DRYSPONGE_hash+0x48>)
    ctx->rounds=DRYSPONGE_ROUNDS;
 8003b90:	9342      	str	r3, [sp, #264]	; 0x108
    const uint8_t CST_H[] = {
 8003b92:	a802      	add	r0, sp, #8
 8003b94:	2280      	movs	r2, #128	; 0x80
 8003b96:	f000 fd4b 	bl	8004630 <memcpy>
        0xba,0x7c,0x90,0x45,0xf1,0x2c,0x7f,0x99,
        0x24,0xa1,0x99,0x47,0xb3,0x91,0x6c,0xf7,
        0x08,0x01,0xf2,0xe2,0x85,0x8e,0xfc,0x16,
        0x63,0x69,0x20,0xd8,0x71,0x57,0x4e,0x69,
    };
    DRYSPONGE_set_key(ctx,CST_H,DRYSPONGE_KEYSIZE+DRYSPONGE_XSIZE);
 8003b9a:	a902      	add	r1, sp, #8
 8003b9c:	a822      	add	r0, sp, #136	; 0x88
 8003b9e:	2230      	movs	r2, #48	; 0x30
 8003ba0:	f7ff fe5e 	bl	8003860 <DRYSPONGE_set_key>
    DRYSPONGE_absorb_only(ctx,message,mlen,DRYSPONGE_DS,1);
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	4632      	mov	r2, r6
 8003ba8:	4629      	mov	r1, r5
 8003baa:	a822      	add	r0, sp, #136	; 0x88
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	2302      	movs	r3, #2
 8003bb0:	f7ff ff88 	bl	8003ac4 <DRYSPONGE_absorb_only>
    DRYSPONGE_squeez_only(ctx,digest,DRYSPONGE_DIGESTSIZE);
 8003bb4:	4621      	mov	r1, r4
 8003bb6:	a822      	add	r0, sp, #136	; 0x88
 8003bb8:	2240      	movs	r2, #64	; 0x40
 8003bba:	f7ff ffb7 	bl	8003b2c <DRYSPONGE_squeez_only>
    #if DRYSPONGE_DBG_EN
        bytes_utiles_printf("   Final state:\n");
        DRYSPONGE_print_state(ctx);
        print_bytes_sep("   Digest: ",digest,DRYSPONGE_DIGESTSIZE,"\n","");
    #endif
}
 8003bbe:	b044      	add	sp, #272	; 0x110
 8003bc0:	bd70      	pop	{r4, r5, r6, pc}
 8003bc2:	bf00      	nop
 8003bc4:	08005a38 	.word	0x08005a38

08003bc8 <DRYSPONGE_MixPhase>:
#include "drysponge_ref.h"

static void DRYSPONGE_MixPhase(
    DRYSPONGE_t *const ctx,
    const uint8_t *const in
){
 8003bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bcc:	4605      	mov	r5, r0
 8003bce:	b084      	sub	sp, #16
 8003bd0:	460e      	mov	r6, r1
 8003bd2:	f100 0748 	add.w	r7, r0, #72	; 0x48
    unsigned int bitidx=0;
 8003bd6:	2400      	movs	r4, #0
            ext = ctx->ext;
            ctx->ext = ctx->ext >> ((DRYSPONGE_BLOCKSIZE*8)%DRYSPONGE_MPR_INPUT_WIDTH);
            ctx->ext = ctx->ext >> ((((DRYSPONGE_MPR_ROUNDS-1)*DRYSPONGE_MPR_INPUT_WIDTH))-(DRYSPONGE_BLOCKSIZE*8));
        }
        #endif
        DRYSPONGE_MixPhaseRound(ext,ctx->c,ctx->x,in,bitidx,DRYSPONGE_BLOCKSIZE);
 8003bd8:	f04f 0810 	mov.w	r8, #16
 8003bdc:	e9cd 4801 	strd	r4, r8, [sp, #4]
 8003be0:	463b      	mov	r3, r7
 8003be2:	462a      	mov	r2, r5
 8003be4:	2000      	movs	r0, #0
 8003be6:	2100      	movs	r1, #0
 8003be8:	9600      	str	r6, [sp, #0]
 8003bea:	f7ff fba5 	bl	8003338 <DRYSPONGE_MixPhaseRound>
        bitidx+=DRYSPONGE_MPR_INPUT_WIDTH;
 8003bee:	3412      	adds	r4, #18
        DRYSPONGE_CoreRound(ctx,0);
 8003bf0:	2100      	movs	r1, #0
 8003bf2:	4628      	mov	r0, r5
 8003bf4:	f000 fb08 	bl	8004208 <DRYSPONGE_CoreRound>
    for(unsigned int i=0;i<DRYSPONGE_MPR_ROUNDS-1;i++){
 8003bf8:	2c7e      	cmp	r4, #126	; 0x7e
 8003bfa:	d1ef      	bne.n	8003bdc <DRYSPONGE_MixPhase+0x14>
    }
    #endif
    DRYSPONGE_MixPhaseRound(ctx->ext,ctx->c,ctx->x,in,bitidx,DRYSPONGE_BLOCKSIZE);
 8003bfc:	e9cd 4801 	strd	r4, r8, [sp, #4]
 8003c00:	9600      	str	r6, [sp, #0]
 8003c02:	463b      	mov	r3, r7
 8003c04:	462a      	mov	r2, r5
 8003c06:	e9d5 011e 	ldrd	r0, r1, [r5, #120]	; 0x78
 8003c0a:	f7ff fb95 	bl	8003338 <DRYSPONGE_MixPhaseRound>
    ctx->ext=0;
 8003c0e:	2200      	movs	r2, #0
 8003c10:	2300      	movs	r3, #0
 8003c12:	e9c5 231e 	strd	r2, r3, [r5, #120]	; 0x78
}
 8003c16:	b004      	add	sp, #16
 8003c18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003c1c <gascon_sboxes>:

static void gascon_sboxes(uint64_t * const x, unsigned int nw){
 8003c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    uint64_t t[DRYSPONGE_CAPACITYSIZE64];
    const unsigned int mid = nw/2;
 8003c20:	ea4f 0a51 	mov.w	sl, r1, lsr #1
 8003c24:	f100 0e10 	add.w	lr, r0, #16
static void gascon_sboxes(uint64_t * const x, unsigned int nw){
 8003c28:	b092      	sub	sp, #72	; 0x48
 8003c2a:	eb0e 1e0a 	add.w	lr, lr, sl, lsl #4
 8003c2e:	1e4e      	subs	r6, r1, #1
 8003c30:	4603      	mov	r3, r0
    const unsigned int mid = nw/2;
 8003c32:	4604      	mov	r4, r0
    for(unsigned int i=0;i<mid+1;i++){
        unsigned int dst = 2*i;
        unsigned int src = (nw+dst-1) % nw;
 8003c34:	fbb6 f5f1 	udiv	r5, r6, r1
 8003c38:	fb01 6515 	mls	r5, r1, r5, r6
        x[dst] ^= x[src];
 8003c3c:	eb00 07c5 	add.w	r7, r0, r5, lsl #3
 8003c40:	6862      	ldr	r2, [r4, #4]
 8003c42:	687f      	ldr	r7, [r7, #4]
 8003c44:	f850 5035 	ldr.w	r5, [r0, r5, lsl #3]
 8003c48:	4057      	eors	r7, r2
 8003c4a:	6822      	ldr	r2, [r4, #0]
 8003c4c:	4055      	eors	r5, r2
 8003c4e:	e9c4 5700 	strd	r5, r7, [r4]
 8003c52:	3410      	adds	r4, #16
    for(unsigned int i=0;i<mid+1;i++){
 8003c54:	4574      	cmp	r4, lr
 8003c56:	f106 0602 	add.w	r6, r6, #2
 8003c5a:	d1eb      	bne.n	8003c34 <gascon_sboxes+0x18>
    }
    for(unsigned int i=0;i<nw;i++){
 8003c5c:	2900      	cmp	r1, #0
 8003c5e:	f000 8182 	beq.w	8003f66 <gascon_sboxes+0x34a>
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003c62:	f04f 0801 	mov.w	r8, #1
 8003c66:	fbb8 f8f1 	udiv	r8, r8, r1
 8003c6a:	fb01 f808 	mul.w	r8, r1, r8
 8003c6e:	f1c8 0801 	rsb	r8, r8, #1
 8003c72:	eb00 05c8 	add.w	r5, r0, r8, lsl #3
 8003c76:	f850 6038 	ldr.w	r6, [r0, r8, lsl #3]
 8003c7a:	686f      	ldr	r7, [r5, #4]
 8003c7c:	6844      	ldr	r4, [r0, #4]
 8003c7e:	6805      	ldr	r5, [r0, #0]
 8003c80:	ea27 0704 	bic.w	r7, r7, r4
 8003c84:	ea26 0605 	bic.w	r6, r6, r5
    for(unsigned int i=0;i<nw;i++){
 8003c88:	2901      	cmp	r1, #1
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003c8a:	9701      	str	r7, [sp, #4]
 8003c8c:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8003c90:	9600      	str	r6, [sp, #0]
    for(unsigned int i=0;i<nw;i++){
 8003c92:	f240 8193 	bls.w	8003fbc <gascon_sboxes+0x3a0>
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003c96:	2602      	movs	r6, #2
 8003c98:	fbb6 f6f1 	udiv	r6, r6, r1
 8003c9c:	fb01 f606 	mul.w	r6, r1, r6
 8003ca0:	f1c6 0602 	rsb	r6, r6, #2
 8003ca4:	eb00 07c6 	add.w	r7, r0, r6, lsl #3
 8003ca8:	e9d0 ce02 	ldrd	ip, lr, [r0, #8]
 8003cac:	f850 6036 	ldr.w	r6, [r0, r6, lsl #3]
 8003cb0:	687f      	ldr	r7, [r7, #4]
 8003cb2:	ea26 060c 	bic.w	r6, r6, ip
 8003cb6:	ea27 070e 	bic.w	r7, r7, lr
    for(unsigned int i=0;i<nw;i++){
 8003cba:	2902      	cmp	r1, #2
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003cbc:	e9cd 6702 	strd	r6, r7, [sp, #8]
    for(unsigned int i=0;i<nw;i++){
 8003cc0:	f000 8099 	beq.w	8003df6 <gascon_sboxes+0x1da>
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003cc4:	2603      	movs	r6, #3
 8003cc6:	fbb6 f6f1 	udiv	r6, r6, r1
 8003cca:	fb01 f606 	mul.w	r6, r1, r6
 8003cce:	f1c6 0603 	rsb	r6, r6, #3
 8003cd2:	eb00 07c6 	add.w	r7, r0, r6, lsl #3
 8003cd6:	6942      	ldr	r2, [r0, #20]
 8003cd8:	687f      	ldr	r7, [r7, #4]
 8003cda:	f850 6036 	ldr.w	r6, [r0, r6, lsl #3]
 8003cde:	ea27 0702 	bic.w	r7, r7, r2
 8003ce2:	6902      	ldr	r2, [r0, #16]
    for(unsigned int i=0;i<nw;i++){
 8003ce4:	2903      	cmp	r1, #3
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003ce6:	ea26 0602 	bic.w	r6, r6, r2
 8003cea:	e9cd 6704 	strd	r6, r7, [sp, #16]
    for(unsigned int i=0;i<nw;i++){
 8003cee:	f000 8082 	beq.w	8003df6 <gascon_sboxes+0x1da>
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003cf2:	2604      	movs	r6, #4
 8003cf4:	fbb6 f6f1 	udiv	r6, r6, r1
 8003cf8:	fb01 f606 	mul.w	r6, r1, r6
 8003cfc:	f1c6 0604 	rsb	r6, r6, #4
 8003d00:	eb00 07c6 	add.w	r7, r0, r6, lsl #3
 8003d04:	69c2      	ldr	r2, [r0, #28]
 8003d06:	687f      	ldr	r7, [r7, #4]
 8003d08:	f850 6036 	ldr.w	r6, [r0, r6, lsl #3]
 8003d0c:	ea27 0702 	bic.w	r7, r7, r2
 8003d10:	6982      	ldr	r2, [r0, #24]
    for(unsigned int i=0;i<nw;i++){
 8003d12:	2904      	cmp	r1, #4
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003d14:	ea26 0602 	bic.w	r6, r6, r2
 8003d18:	e9cd 6706 	strd	r6, r7, [sp, #24]
    for(unsigned int i=0;i<nw;i++){
 8003d1c:	d06b      	beq.n	8003df6 <gascon_sboxes+0x1da>
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003d1e:	2605      	movs	r6, #5
 8003d20:	fbb6 f6f1 	udiv	r6, r6, r1
 8003d24:	fb01 f606 	mul.w	r6, r1, r6
 8003d28:	f1c6 0605 	rsb	r6, r6, #5
 8003d2c:	eb00 07c6 	add.w	r7, r0, r6, lsl #3
 8003d30:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8003d32:	687f      	ldr	r7, [r7, #4]
 8003d34:	f850 6036 	ldr.w	r6, [r0, r6, lsl #3]
 8003d38:	ea27 0702 	bic.w	r7, r7, r2
 8003d3c:	6a02      	ldr	r2, [r0, #32]
    for(unsigned int i=0;i<nw;i++){
 8003d3e:	2905      	cmp	r1, #5
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003d40:	ea26 0602 	bic.w	r6, r6, r2
 8003d44:	e9cd 6708 	strd	r6, r7, [sp, #32]
    for(unsigned int i=0;i<nw;i++){
 8003d48:	d055      	beq.n	8003df6 <gascon_sboxes+0x1da>
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003d4a:	2606      	movs	r6, #6
 8003d4c:	fbb6 f6f1 	udiv	r6, r6, r1
 8003d50:	fb01 f606 	mul.w	r6, r1, r6
 8003d54:	f1c6 0606 	rsb	r6, r6, #6
 8003d58:	eb00 07c6 	add.w	r7, r0, r6, lsl #3
 8003d5c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8003d5e:	687f      	ldr	r7, [r7, #4]
 8003d60:	f850 6036 	ldr.w	r6, [r0, r6, lsl #3]
 8003d64:	ea27 0702 	bic.w	r7, r7, r2
 8003d68:	6a82      	ldr	r2, [r0, #40]	; 0x28
    for(unsigned int i=0;i<nw;i++){
 8003d6a:	2906      	cmp	r1, #6
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003d6c:	ea26 0602 	bic.w	r6, r6, r2
 8003d70:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
    for(unsigned int i=0;i<nw;i++){
 8003d74:	d03f      	beq.n	8003df6 <gascon_sboxes+0x1da>
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003d76:	2607      	movs	r6, #7
 8003d78:	fbb6 f6f1 	udiv	r6, r6, r1
 8003d7c:	fb01 f606 	mul.w	r6, r1, r6
 8003d80:	f1c6 0607 	rsb	r6, r6, #7
 8003d84:	eb00 07c6 	add.w	r7, r0, r6, lsl #3
 8003d88:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003d8a:	687f      	ldr	r7, [r7, #4]
 8003d8c:	f850 6036 	ldr.w	r6, [r0, r6, lsl #3]
 8003d90:	ea27 0702 	bic.w	r7, r7, r2
 8003d94:	6b02      	ldr	r2, [r0, #48]	; 0x30
    for(unsigned int i=0;i<nw;i++){
 8003d96:	2907      	cmp	r1, #7
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003d98:	ea26 0602 	bic.w	r6, r6, r2
 8003d9c:	e9cd 670c 	strd	r6, r7, [sp, #48]	; 0x30
    for(unsigned int i=0;i<nw;i++){
 8003da0:	d029      	beq.n	8003df6 <gascon_sboxes+0x1da>
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003da2:	2608      	movs	r6, #8
 8003da4:	fbb6 f6f1 	udiv	r6, r6, r1
 8003da8:	fb01 f606 	mul.w	r6, r1, r6
 8003dac:	f1c6 0608 	rsb	r6, r6, #8
 8003db0:	eb00 07c6 	add.w	r7, r0, r6, lsl #3
 8003db4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8003db6:	687f      	ldr	r7, [r7, #4]
 8003db8:	f850 6036 	ldr.w	r6, [r0, r6, lsl #3]
 8003dbc:	ea27 0702 	bic.w	r7, r7, r2
 8003dc0:	6b82      	ldr	r2, [r0, #56]	; 0x38
    for(unsigned int i=0;i<nw;i++){
 8003dc2:	2908      	cmp	r1, #8
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003dc4:	ea26 0602 	bic.w	r6, r6, r2
 8003dc8:	e9cd 670e 	strd	r6, r7, [sp, #56]	; 0x38
    for(unsigned int i=0;i<nw;i++){
 8003dcc:	d013      	beq.n	8003df6 <gascon_sboxes+0x1da>
        t[i] = (x[i] ^ 0xFFFFFFFFFFFFFFFFull) & x[(i+1)%nw];
 8003dce:	2609      	movs	r6, #9
 8003dd0:	fbb6 f6f1 	udiv	r6, r6, r1
 8003dd4:	fb01 f606 	mul.w	r6, r1, r6
 8003dd8:	f1c6 0609 	rsb	r6, r6, #9
 8003ddc:	eb00 07c6 	add.w	r7, r0, r6, lsl #3
 8003de0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003de2:	687f      	ldr	r7, [r7, #4]
 8003de4:	f850 6036 	ldr.w	r6, [r0, r6, lsl #3]
 8003de8:	ea27 0702 	bic.w	r7, r7, r2
 8003dec:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003dee:	ea26 0602 	bic.w	r6, r6, r2
 8003df2:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
    }
    for(unsigned int i=0;i<nw;i++){
        x[i] ^= t[(i+1)%nw];
 8003df6:	2602      	movs	r6, #2
 8003df8:	fbb6 f6f1 	udiv	r6, r6, r1
 8003dfc:	fb01 f606 	mul.w	r6, r1, r6
 8003e00:	aa12      	add	r2, sp, #72	; 0x48
 8003e02:	f1c6 0602 	rsb	r6, r6, #2
 8003e06:	4490      	add	r8, r2
 8003e08:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8003e0c:	e956 7612 	ldrd	r7, r6, [r6, #-72]	; 0x48
 8003e10:	f858 9c48 	ldr.w	r9, [r8, #-72]
 8003e14:	f858 8c44 	ldr.w	r8, [r8, #-68]
 8003e18:	ea8c 0707 	eor.w	r7, ip, r7
 8003e1c:	ea8e 0606 	eor.w	r6, lr, r6
 8003e20:	ea89 0505 	eor.w	r5, r9, r5
 8003e24:	ea88 0404 	eor.w	r4, r8, r4
    for(unsigned int i=0;i<nw;i++){
 8003e28:	2902      	cmp	r1, #2
        x[i] ^= t[(i+1)%nw];
 8003e2a:	e9c0 7602 	strd	r7, r6, [r0, #8]
 8003e2e:	e9c0 5400 	strd	r5, r4, [r0]
    for(unsigned int i=0;i<nw;i++){
 8003e32:	f000 8098 	beq.w	8003f66 <gascon_sboxes+0x34a>
        x[i] ^= t[(i+1)%nw];
 8003e36:	2403      	movs	r4, #3
 8003e38:	fbb4 f4f1 	udiv	r4, r4, r1
 8003e3c:	fb01 f404 	mul.w	r4, r1, r4
 8003e40:	f1c4 0403 	rsb	r4, r4, #3
 8003e44:	aa12      	add	r2, sp, #72	; 0x48
 8003e46:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8003e4a:	e954 7612 	ldrd	r7, r6, [r4, #-72]	; 0x48
 8003e4e:	6905      	ldr	r5, [r0, #16]
 8003e50:	6944      	ldr	r4, [r0, #20]
 8003e52:	407d      	eors	r5, r7
 8003e54:	4074      	eors	r4, r6
    for(unsigned int i=0;i<nw;i++){
 8003e56:	2903      	cmp	r1, #3
        x[i] ^= t[(i+1)%nw];
 8003e58:	e9c0 5404 	strd	r5, r4, [r0, #16]
    for(unsigned int i=0;i<nw;i++){
 8003e5c:	f000 8083 	beq.w	8003f66 <gascon_sboxes+0x34a>
        x[i] ^= t[(i+1)%nw];
 8003e60:	2404      	movs	r4, #4
 8003e62:	fbb4 f4f1 	udiv	r4, r4, r1
 8003e66:	fb01 f404 	mul.w	r4, r1, r4
 8003e6a:	f1c4 0404 	rsb	r4, r4, #4
 8003e6e:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8003e72:	e954 7612 	ldrd	r7, r6, [r4, #-72]	; 0x48
 8003e76:	6985      	ldr	r5, [r0, #24]
 8003e78:	69c4      	ldr	r4, [r0, #28]
 8003e7a:	407d      	eors	r5, r7
 8003e7c:	4074      	eors	r4, r6
    for(unsigned int i=0;i<nw;i++){
 8003e7e:	2904      	cmp	r1, #4
        x[i] ^= t[(i+1)%nw];
 8003e80:	e9c0 5406 	strd	r5, r4, [r0, #24]
    for(unsigned int i=0;i<nw;i++){
 8003e84:	d06f      	beq.n	8003f66 <gascon_sboxes+0x34a>
        x[i] ^= t[(i+1)%nw];
 8003e86:	2405      	movs	r4, #5
 8003e88:	fbb4 f4f1 	udiv	r4, r4, r1
 8003e8c:	fb01 f404 	mul.w	r4, r1, r4
 8003e90:	f1c4 0405 	rsb	r4, r4, #5
 8003e94:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8003e98:	e954 7612 	ldrd	r7, r6, [r4, #-72]	; 0x48
 8003e9c:	6a05      	ldr	r5, [r0, #32]
 8003e9e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003ea0:	407d      	eors	r5, r7
 8003ea2:	4074      	eors	r4, r6
    for(unsigned int i=0;i<nw;i++){
 8003ea4:	2905      	cmp	r1, #5
        x[i] ^= t[(i+1)%nw];
 8003ea6:	e9c0 5408 	strd	r5, r4, [r0, #32]
    for(unsigned int i=0;i<nw;i++){
 8003eaa:	d05c      	beq.n	8003f66 <gascon_sboxes+0x34a>
        x[i] ^= t[(i+1)%nw];
 8003eac:	2406      	movs	r4, #6
 8003eae:	fbb4 f4f1 	udiv	r4, r4, r1
 8003eb2:	fb01 f404 	mul.w	r4, r1, r4
 8003eb6:	f1c4 0406 	rsb	r4, r4, #6
 8003eba:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8003ebe:	e954 7612 	ldrd	r7, r6, [r4, #-72]	; 0x48
 8003ec2:	6a85      	ldr	r5, [r0, #40]	; 0x28
 8003ec4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003ec6:	407d      	eors	r5, r7
 8003ec8:	4074      	eors	r4, r6
    for(unsigned int i=0;i<nw;i++){
 8003eca:	2906      	cmp	r1, #6
        x[i] ^= t[(i+1)%nw];
 8003ecc:	e9c0 540a 	strd	r5, r4, [r0, #40]	; 0x28
    for(unsigned int i=0;i<nw;i++){
 8003ed0:	d049      	beq.n	8003f66 <gascon_sboxes+0x34a>
        x[i] ^= t[(i+1)%nw];
 8003ed2:	2407      	movs	r4, #7
 8003ed4:	fbb4 f4f1 	udiv	r4, r4, r1
 8003ed8:	fb01 f404 	mul.w	r4, r1, r4
 8003edc:	f1c4 0407 	rsb	r4, r4, #7
 8003ee0:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8003ee4:	e954 7612 	ldrd	r7, r6, [r4, #-72]	; 0x48
 8003ee8:	6b05      	ldr	r5, [r0, #48]	; 0x30
 8003eea:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003eec:	407d      	eors	r5, r7
 8003eee:	4074      	eors	r4, r6
    for(unsigned int i=0;i<nw;i++){
 8003ef0:	2907      	cmp	r1, #7
        x[i] ^= t[(i+1)%nw];
 8003ef2:	e9c0 540c 	strd	r5, r4, [r0, #48]	; 0x30
    for(unsigned int i=0;i<nw;i++){
 8003ef6:	d036      	beq.n	8003f66 <gascon_sboxes+0x34a>
        x[i] ^= t[(i+1)%nw];
 8003ef8:	2408      	movs	r4, #8
 8003efa:	fbb4 f4f1 	udiv	r4, r4, r1
 8003efe:	fb01 f404 	mul.w	r4, r1, r4
 8003f02:	f1c4 0408 	rsb	r4, r4, #8
 8003f06:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8003f0a:	e954 7612 	ldrd	r7, r6, [r4, #-72]	; 0x48
 8003f0e:	6b85      	ldr	r5, [r0, #56]	; 0x38
 8003f10:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003f12:	407d      	eors	r5, r7
 8003f14:	4074      	eors	r4, r6
    for(unsigned int i=0;i<nw;i++){
 8003f16:	2908      	cmp	r1, #8
        x[i] ^= t[(i+1)%nw];
 8003f18:	e9c0 540e 	strd	r5, r4, [r0, #56]	; 0x38
    for(unsigned int i=0;i<nw;i++){
 8003f1c:	d023      	beq.n	8003f66 <gascon_sboxes+0x34a>
        x[i] ^= t[(i+1)%nw];
 8003f1e:	2409      	movs	r4, #9
 8003f20:	fbb4 f4f1 	udiv	r4, r4, r1
 8003f24:	fb01 f404 	mul.w	r4, r1, r4
 8003f28:	f1c4 0409 	rsb	r4, r4, #9
 8003f2c:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8003f30:	e954 7612 	ldrd	r7, r6, [r4, #-72]	; 0x48
 8003f34:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003f36:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003f38:	407d      	eors	r5, r7
 8003f3a:	4074      	eors	r4, r6
    for(unsigned int i=0;i<nw;i++){
 8003f3c:	2909      	cmp	r1, #9
        x[i] ^= t[(i+1)%nw];
 8003f3e:	e9c0 5410 	strd	r5, r4, [r0, #64]	; 0x40
    for(unsigned int i=0;i<nw;i++){
 8003f42:	d010      	beq.n	8003f66 <gascon_sboxes+0x34a>
        x[i] ^= t[(i+1)%nw];
 8003f44:	240a      	movs	r4, #10
 8003f46:	fbb4 f4f1 	udiv	r4, r4, r1
 8003f4a:	fb01 f404 	mul.w	r4, r1, r4
 8003f4e:	f1c4 040a 	rsb	r4, r4, #10
 8003f52:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8003f56:	e954 7612 	ldrd	r7, r6, [r4, #-72]	; 0x48
 8003f5a:	6c85      	ldr	r5, [r0, #72]	; 0x48
 8003f5c:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003f5e:	407d      	eors	r5, r7
 8003f60:	4074      	eors	r4, r6
 8003f62:	e9c0 5412 	strd	r5, r4, [r0, #72]	; 0x48
 8003f66:	ea4f 084a 	mov.w	r8, sl, lsl #1
 8003f6a:	f108 0803 	add.w	r8, r8, #3
    const unsigned int mid = nw/2;
 8003f6e:	f04f 0e01 	mov.w	lr, #1
    }
    for(unsigned int i=0;i<mid+1;i++){
        unsigned int src = 2*i;
        unsigned int dst = (src+1) % nw;
 8003f72:	fbbe fcf1 	udiv	ip, lr, r1
 8003f76:	fb01 ec1c 	mls	ip, r1, ip, lr
        x[dst] ^= x[src];
 8003f7a:	eb00 09cc 	add.w	r9, r0, ip, lsl #3
 8003f7e:	e9d3 7600 	ldrd	r7, r6, [r3]
 8003f82:	f850 503c 	ldr.w	r5, [r0, ip, lsl #3]
 8003f86:	f8d9 4004 	ldr.w	r4, [r9, #4]
 8003f8a:	f10e 0e02 	add.w	lr, lr, #2
 8003f8e:	407d      	eors	r5, r7
 8003f90:	4074      	eors	r4, r6
    for(unsigned int i=0;i<mid+1;i++){
 8003f92:	45c6      	cmp	lr, r8
        x[dst] ^= x[src];
 8003f94:	f840 503c 	str.w	r5, [r0, ip, lsl #3]
 8003f98:	f103 0310 	add.w	r3, r3, #16
 8003f9c:	f8c9 4004 	str.w	r4, [r9, #4]
    for(unsigned int i=0;i<mid+1;i++){
 8003fa0:	d1e7      	bne.n	8003f72 <gascon_sboxes+0x356>
    }
    x[mid] ^= 0XFFFFFFFFFFFFFFFFull;
 8003fa2:	eb00 04ca 	add.w	r4, r0, sl, lsl #3
 8003fa6:	f850 103a 	ldr.w	r1, [r0, sl, lsl #3]
 8003faa:	6863      	ldr	r3, [r4, #4]
 8003fac:	43c9      	mvns	r1, r1
 8003fae:	43db      	mvns	r3, r3
 8003fb0:	f840 103a 	str.w	r1, [r0, sl, lsl #3]
 8003fb4:	6063      	str	r3, [r4, #4]
}
 8003fb6:	b012      	add	sp, #72	; 0x48
 8003fb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        x[i] ^= t[(i+1)%nw];
 8003fbc:	aa12      	add	r2, sp, #72	; 0x48
 8003fbe:	4490      	add	r8, r2
 8003fc0:	e958 7612 	ldrd	r7, r6, [r8, #-72]	; 0x48
 8003fc4:	407d      	eors	r5, r7
 8003fc6:	4074      	eors	r4, r6
 8003fc8:	e9c0 5400 	strd	r5, r4, [r0]
 8003fcc:	e7cb      	b.n	8003f66 <gascon_sboxes+0x34a>
 8003fce:	bf00      	nop

08003fd0 <gascon_rotr64_interleaved>:

static uint64_t gascon_rotr64_interleaved(uint64_t in, unsigned int shift){
    uint32_t i[2];
    i[0] = in;
    i[1] = in>>32;
    unsigned int shift2 = shift/2;
 8003fd0:	0853      	lsrs	r3, r2, #1
    if(shift & 1){
 8003fd2:	07d2      	lsls	r2, r2, #31
 8003fd4:	d511      	bpl.n	8003ffa <gascon_rotr64_interleaved+0x2a>
static uint64_t gascon_rotr64_interleaved(uint64_t in, unsigned int shift){
 8003fd6:	b410      	push	{r4}
        uint32_t tmp = DRYSPONGE_ROTR32(i[1],shift2);
        i[1] = DRYSPONGE_ROTR32(i[0],(shift2+1)%32);
 8003fd8:	43da      	mvns	r2, r3
 8003fda:	1c5c      	adds	r4, r3, #1
 8003fdc:	f004 041f 	and.w	r4, r4, #31
 8003fe0:	f002 021f 	and.w	r2, r2, #31
 8003fe4:	fa20 f404 	lsr.w	r4, r0, r4
 8003fe8:	fa00 f202 	lsl.w	r2, r0, r2
        uint32_t tmp = DRYSPONGE_ROTR32(i[1],shift2);
 8003fec:	fa61 f003 	ror.w	r0, r1, r3
        i[1] = DRYSPONGE_ROTR32(i[0],(shift2+1)%32);
 8003ff0:	ea44 0102 	orr.w	r1, r4, r2
        i[1] = DRYSPONGE_ROTR32(i[1],shift2);
    }
    in = i[1];
    in = (in<<32)|i[0];
    return in;
}
 8003ff4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ff8:	4770      	bx	lr
        i[0] = DRYSPONGE_ROTR32(i[0],shift2);
 8003ffa:	41d8      	rors	r0, r3
        i[1] = DRYSPONGE_ROTR32(i[1],shift2);
 8003ffc:	41d9      	rors	r1, r3
}
 8003ffe:	4770      	bx	lr

08004000 <gascon_permutation_round>:

static void gascon_permutation_round(uint8_t* S, unsigned int round) {
 8004000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004004:	b095      	sub	sp, #84	; 0x54
 8004006:	4605      	mov	r5, r0
 8004008:	4688      	mov	r8, r1
 800400a:	4606      	mov	r6, r0
 800400c:	ac02      	add	r4, sp, #8
 800400e:	af14      	add	r7, sp, #80	; 0x50
    (void)DRYSPONGE_rotr64;
    uint64_t x[DRYSPONGE_CAPACITYSIZE64];
    for(unsigned int i=0;i<DRYSPONGE_CAPACITYSIZE64;i++){
        DRYSPONGE_load64(x+i, S + 8*i);
 8004010:	4631      	mov	r1, r6
 8004012:	4620      	mov	r0, r4
 8004014:	3408      	adds	r4, #8
 8004016:	f7ff f94f 	bl	80032b8 <DRYSPONGE_load64>
    for(unsigned int i=0;i<DRYSPONGE_CAPACITYSIZE64;i++){
 800401a:	42bc      	cmp	r4, r7
 800401c:	f106 0608 	add.w	r6, r6, #8
 8004020:	d1f6      	bne.n	8004010 <gascon_permutation_round+0x10>
    }
    const unsigned int mid = DRYSPONGE_CAPACITYSIZE64 / 2;
    unsigned int rounds=12;
    const unsigned int r = 12-rounds+round;
    // addition of round constant
    x[mid] ^= ((0xfull - r) << 4) | r;
 8004022:	220f      	movs	r2, #15
 8004024:	ebb2 0208 	subs.w	r2, r2, r8
 8004028:	f04f 0300 	mov.w	r3, #0
 800402c:	f163 0300 	sbc.w	r3, r3, #0
 8004030:	e9dd 410a 	ldrd	r4, r1, [sp, #40]	; 0x28
 8004034:	011b      	lsls	r3, r3, #4
 8004036:	ea48 1802 	orr.w	r8, r8, r2, lsl #4
 800403a:	ea43 7312 	orr.w	r3, r3, r2, lsr #28
 800403e:	404b      	eors	r3, r1
 8004040:	ea84 0408 	eor.w	r4, r4, r8
    // substitution layer
    gascon_sboxes(x,DRYSPONGE_CAPACITYSIZE64);
 8004044:	a802      	add	r0, sp, #8
 8004046:	2109      	movs	r1, #9
    x[mid] ^= ((0xfull - r) << 4) | r;
 8004048:	e9cd 430a 	strd	r4, r3, [sp, #40]	; 0x28
    gascon_sboxes(x,DRYSPONGE_CAPACITYSIZE64);
 800404c:	f7ff fde6 	bl	8003c1c <gascon_sboxes>
    // linear diffusion layer
    x[0] ^= gascon_rotr64_interleaved(x[0], 19) ^ gascon_rotr64_interleaved(x[0], 28);
 8004050:	e9dd 4602 	ldrd	r4, r6, [sp, #8]
 8004054:	2213      	movs	r2, #19
 8004056:	4620      	mov	r0, r4
 8004058:	4631      	mov	r1, r6
 800405a:	f7ff ffb9 	bl	8003fd0 <gascon_rotr64_interleaved>
 800405e:	221c      	movs	r2, #28
 8004060:	4607      	mov	r7, r0
 8004062:	4688      	mov	r8, r1
 8004064:	4620      	mov	r0, r4
 8004066:	4631      	mov	r1, r6
 8004068:	f7ff ffb2 	bl	8003fd0 <gascon_rotr64_interleaved>
    x[1] ^= gascon_rotr64_interleaved(x[1], 61) ^ gascon_rotr64_interleaved(x[1], 38);
 800406c:	e9dd 9a04 	ldrd	r9, sl, [sp, #16]
    x[0] ^= gascon_rotr64_interleaved(x[0], 19) ^ gascon_rotr64_interleaved(x[0], 28);
 8004070:	ea88 0101 	eor.w	r1, r8, r1
 8004074:	4078      	eors	r0, r7
 8004076:	404e      	eors	r6, r1
 8004078:	4044      	eors	r4, r0
    x[1] ^= gascon_rotr64_interleaved(x[1], 61) ^ gascon_rotr64_interleaved(x[1], 38);
 800407a:	4651      	mov	r1, sl
 800407c:	4648      	mov	r0, r9
 800407e:	223d      	movs	r2, #61	; 0x3d
    x[0] ^= gascon_rotr64_interleaved(x[0], 19) ^ gascon_rotr64_interleaved(x[0], 28);
 8004080:	e9cd 4602 	strd	r4, r6, [sp, #8]
    x[1] ^= gascon_rotr64_interleaved(x[1], 61) ^ gascon_rotr64_interleaved(x[1], 38);
 8004084:	f7ff ffa4 	bl	8003fd0 <gascon_rotr64_interleaved>
 8004088:	2226      	movs	r2, #38	; 0x26
 800408a:	4604      	mov	r4, r0
 800408c:	460e      	mov	r6, r1
 800408e:	4648      	mov	r0, r9
 8004090:	4651      	mov	r1, sl
 8004092:	f7ff ff9d 	bl	8003fd0 <gascon_rotr64_interleaved>
    x[2] ^= gascon_rotr64_interleaved(x[2],  1) ^ gascon_rotr64_interleaved(x[2],  6);
 8004096:	e9dd b306 	ldrd	fp, r3, [sp, #24]
    x[1] ^= gascon_rotr64_interleaved(x[1], 61) ^ gascon_rotr64_interleaved(x[1], 38);
 800409a:	404e      	eors	r6, r1
 800409c:	4044      	eors	r4, r0
 800409e:	ea86 060a 	eor.w	r6, r6, sl
 80040a2:	ea84 0409 	eor.w	r4, r4, r9
    x[2] ^= gascon_rotr64_interleaved(x[2],  1) ^ gascon_rotr64_interleaved(x[2],  6);
 80040a6:	4658      	mov	r0, fp
 80040a8:	4619      	mov	r1, r3
 80040aa:	2201      	movs	r2, #1
    x[1] ^= gascon_rotr64_interleaved(x[1], 61) ^ gascon_rotr64_interleaved(x[1], 38);
 80040ac:	e9cd 4604 	strd	r4, r6, [sp, #16]
    x[2] ^= gascon_rotr64_interleaved(x[2],  1) ^ gascon_rotr64_interleaved(x[2],  6);
 80040b0:	9301      	str	r3, [sp, #4]
 80040b2:	f7ff ff8d 	bl	8003fd0 <gascon_rotr64_interleaved>
 80040b6:	9b01      	ldr	r3, [sp, #4]
 80040b8:	4688      	mov	r8, r1
 80040ba:	4607      	mov	r7, r0
 80040bc:	4619      	mov	r1, r3
 80040be:	4658      	mov	r0, fp
 80040c0:	2206      	movs	r2, #6
 80040c2:	f7ff ff85 	bl	8003fd0 <gascon_rotr64_interleaved>
    x[3] ^= gascon_rotr64_interleaved(x[3], 10) ^ gascon_rotr64_interleaved(x[3], 17);
 80040c6:	e9dd 9a08 	ldrd	r9, sl, [sp, #32]
    x[2] ^= gascon_rotr64_interleaved(x[2],  1) ^ gascon_rotr64_interleaved(x[2],  6);
 80040ca:	9b01      	ldr	r3, [sp, #4]
 80040cc:	ea88 0101 	eor.w	r1, r8, r1
 80040d0:	4047      	eors	r7, r0
 80040d2:	404b      	eors	r3, r1
 80040d4:	ea87 070b 	eor.w	r7, r7, fp
    x[3] ^= gascon_rotr64_interleaved(x[3], 10) ^ gascon_rotr64_interleaved(x[3], 17);
 80040d8:	4648      	mov	r0, r9
 80040da:	4651      	mov	r1, sl
 80040dc:	220a      	movs	r2, #10
    x[2] ^= gascon_rotr64_interleaved(x[2],  1) ^ gascon_rotr64_interleaved(x[2],  6);
 80040de:	e9cd 7306 	strd	r7, r3, [sp, #24]
    x[3] ^= gascon_rotr64_interleaved(x[3], 10) ^ gascon_rotr64_interleaved(x[3], 17);
 80040e2:	f7ff ff75 	bl	8003fd0 <gascon_rotr64_interleaved>
 80040e6:	2211      	movs	r2, #17
 80040e8:	4604      	mov	r4, r0
 80040ea:	460e      	mov	r6, r1
 80040ec:	4648      	mov	r0, r9
 80040ee:	4651      	mov	r1, sl
 80040f0:	f7ff ff6e 	bl	8003fd0 <gascon_rotr64_interleaved>
    x[4] ^= gascon_rotr64_interleaved(x[4],  7) ^ gascon_rotr64_interleaved(x[4], 40);
 80040f4:	e9dd b30a 	ldrd	fp, r3, [sp, #40]	; 0x28
    x[3] ^= gascon_rotr64_interleaved(x[3], 10) ^ gascon_rotr64_interleaved(x[3], 17);
 80040f8:	404e      	eors	r6, r1
 80040fa:	4044      	eors	r4, r0
 80040fc:	ea86 060a 	eor.w	r6, r6, sl
 8004100:	ea84 0409 	eor.w	r4, r4, r9
    x[4] ^= gascon_rotr64_interleaved(x[4],  7) ^ gascon_rotr64_interleaved(x[4], 40);
 8004104:	4658      	mov	r0, fp
 8004106:	4619      	mov	r1, r3
 8004108:	2207      	movs	r2, #7
    x[3] ^= gascon_rotr64_interleaved(x[3], 10) ^ gascon_rotr64_interleaved(x[3], 17);
 800410a:	e9cd 4608 	strd	r4, r6, [sp, #32]
    x[4] ^= gascon_rotr64_interleaved(x[4],  7) ^ gascon_rotr64_interleaved(x[4], 40);
 800410e:	9301      	str	r3, [sp, #4]
 8004110:	f7ff ff5e 	bl	8003fd0 <gascon_rotr64_interleaved>
 8004114:	9b01      	ldr	r3, [sp, #4]
 8004116:	4688      	mov	r8, r1
 8004118:	4607      	mov	r7, r0
 800411a:	4619      	mov	r1, r3
 800411c:	4658      	mov	r0, fp
 800411e:	2228      	movs	r2, #40	; 0x28
 8004120:	f7ff ff56 	bl	8003fd0 <gascon_rotr64_interleaved>
    #if DRYSPONGE_CAPACITYSIZE64 > 5
        x[5] ^= gascon_rotr64_interleaved(x[5], 31) ^ gascon_rotr64_interleaved(x[5], 26);
 8004124:	e9dd 9a0c 	ldrd	r9, sl, [sp, #48]	; 0x30
    x[4] ^= gascon_rotr64_interleaved(x[4],  7) ^ gascon_rotr64_interleaved(x[4], 40);
 8004128:	9b01      	ldr	r3, [sp, #4]
 800412a:	ea88 0101 	eor.w	r1, r8, r1
 800412e:	4047      	eors	r7, r0
 8004130:	404b      	eors	r3, r1
 8004132:	ea87 070b 	eor.w	r7, r7, fp
        x[5] ^= gascon_rotr64_interleaved(x[5], 31) ^ gascon_rotr64_interleaved(x[5], 26);
 8004136:	4648      	mov	r0, r9
 8004138:	4651      	mov	r1, sl
 800413a:	221f      	movs	r2, #31
    x[4] ^= gascon_rotr64_interleaved(x[4],  7) ^ gascon_rotr64_interleaved(x[4], 40);
 800413c:	e9cd 730a 	strd	r7, r3, [sp, #40]	; 0x28
        x[5] ^= gascon_rotr64_interleaved(x[5], 31) ^ gascon_rotr64_interleaved(x[5], 26);
 8004140:	f7ff ff46 	bl	8003fd0 <gascon_rotr64_interleaved>
 8004144:	221a      	movs	r2, #26
 8004146:	4604      	mov	r4, r0
 8004148:	460e      	mov	r6, r1
 800414a:	4648      	mov	r0, r9
 800414c:	4651      	mov	r1, sl
 800414e:	f7ff ff3f 	bl	8003fd0 <gascon_rotr64_interleaved>
        x[6] ^= gascon_rotr64_interleaved(x[6], 53) ^ gascon_rotr64_interleaved(x[6], 58);
 8004152:	e9dd b30e 	ldrd	fp, r3, [sp, #56]	; 0x38
        x[5] ^= gascon_rotr64_interleaved(x[5], 31) ^ gascon_rotr64_interleaved(x[5], 26);
 8004156:	404e      	eors	r6, r1
 8004158:	4044      	eors	r4, r0
 800415a:	ea86 060a 	eor.w	r6, r6, sl
 800415e:	ea84 0409 	eor.w	r4, r4, r9
        x[6] ^= gascon_rotr64_interleaved(x[6], 53) ^ gascon_rotr64_interleaved(x[6], 58);
 8004162:	4619      	mov	r1, r3
 8004164:	2235      	movs	r2, #53	; 0x35
 8004166:	4658      	mov	r0, fp
 8004168:	9301      	str	r3, [sp, #4]
        x[5] ^= gascon_rotr64_interleaved(x[5], 31) ^ gascon_rotr64_interleaved(x[5], 26);
 800416a:	e9cd 460c 	strd	r4, r6, [sp, #48]	; 0x30
        x[6] ^= gascon_rotr64_interleaved(x[6], 53) ^ gascon_rotr64_interleaved(x[6], 58);
 800416e:	f7ff ff2f 	bl	8003fd0 <gascon_rotr64_interleaved>
 8004172:	9b01      	ldr	r3, [sp, #4]
 8004174:	4688      	mov	r8, r1
 8004176:	4607      	mov	r7, r0
 8004178:	4619      	mov	r1, r3
 800417a:	223a      	movs	r2, #58	; 0x3a
 800417c:	4658      	mov	r0, fp
 800417e:	f7ff ff27 	bl	8003fd0 <gascon_rotr64_interleaved>
        x[7] ^= gascon_rotr64_interleaved(x[7],  9) ^ gascon_rotr64_interleaved(x[7], 46);
 8004182:	e9dd 9a10 	ldrd	r9, sl, [sp, #64]	; 0x40
        x[6] ^= gascon_rotr64_interleaved(x[6], 53) ^ gascon_rotr64_interleaved(x[6], 58);
 8004186:	9b01      	ldr	r3, [sp, #4]
 8004188:	ea88 0101 	eor.w	r1, r8, r1
 800418c:	4047      	eors	r7, r0
 800418e:	404b      	eors	r3, r1
 8004190:	ea87 070b 	eor.w	r7, r7, fp
        x[7] ^= gascon_rotr64_interleaved(x[7],  9) ^ gascon_rotr64_interleaved(x[7], 46);
 8004194:	2209      	movs	r2, #9
 8004196:	4648      	mov	r0, r9
 8004198:	4651      	mov	r1, sl
        x[6] ^= gascon_rotr64_interleaved(x[6], 53) ^ gascon_rotr64_interleaved(x[6], 58);
 800419a:	e9cd 730e 	strd	r7, r3, [sp, #56]	; 0x38
        x[7] ^= gascon_rotr64_interleaved(x[7],  9) ^ gascon_rotr64_interleaved(x[7], 46);
 800419e:	f7ff ff17 	bl	8003fd0 <gascon_rotr64_interleaved>
 80041a2:	222e      	movs	r2, #46	; 0x2e
 80041a4:	4604      	mov	r4, r0
 80041a6:	460e      	mov	r6, r1
 80041a8:	4648      	mov	r0, r9
 80041aa:	4651      	mov	r1, sl
 80041ac:	f7ff ff10 	bl	8003fd0 <gascon_rotr64_interleaved>
        x[8] ^= gascon_rotr64_interleaved(x[8], 43) ^ gascon_rotr64_interleaved(x[8], 50);
 80041b0:	e9dd 7812 	ldrd	r7, r8, [sp, #72]	; 0x48
        x[7] ^= gascon_rotr64_interleaved(x[7],  9) ^ gascon_rotr64_interleaved(x[7], 46);
 80041b4:	404e      	eors	r6, r1
 80041b6:	4044      	eors	r4, r0
 80041b8:	ea86 060a 	eor.w	r6, r6, sl
 80041bc:	ea84 0409 	eor.w	r4, r4, r9
        x[8] ^= gascon_rotr64_interleaved(x[8], 43) ^ gascon_rotr64_interleaved(x[8], 50);
 80041c0:	222b      	movs	r2, #43	; 0x2b
 80041c2:	4638      	mov	r0, r7
 80041c4:	4641      	mov	r1, r8
        x[7] ^= gascon_rotr64_interleaved(x[7],  9) ^ gascon_rotr64_interleaved(x[7], 46);
 80041c6:	e9cd 4610 	strd	r4, r6, [sp, #64]	; 0x40
        x[8] ^= gascon_rotr64_interleaved(x[8], 43) ^ gascon_rotr64_interleaved(x[8], 50);
 80041ca:	f7ff ff01 	bl	8003fd0 <gascon_rotr64_interleaved>
 80041ce:	2232      	movs	r2, #50	; 0x32
 80041d0:	4604      	mov	r4, r0
 80041d2:	460e      	mov	r6, r1
 80041d4:	4638      	mov	r0, r7
 80041d6:	4641      	mov	r1, r8
 80041d8:	f7ff fefa 	bl	8003fd0 <gascon_rotr64_interleaved>
 80041dc:	4071      	eors	r1, r6
 80041de:	4060      	eors	r0, r4
 80041e0:	ea81 0108 	eor.w	r1, r1, r8
 80041e4:	4078      	eors	r0, r7
 80041e6:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80041ea:	466c      	mov	r4, sp
 80041ec:	ae12      	add	r6, sp, #72	; 0x48
    #endif
    for(unsigned int i=0;i<DRYSPONGE_CAPACITYSIZE64;i++){
        DRYSPONGE_store64(S + 8*i,x[i]);
 80041ee:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 80041f2:	4628      	mov	r0, r5
 80041f4:	f7ff f888 	bl	8003308 <DRYSPONGE_store64>
    for(unsigned int i=0;i<DRYSPONGE_CAPACITYSIZE64;i++){
 80041f8:	42b4      	cmp	r4, r6
 80041fa:	f105 0508 	add.w	r5, r5, #8
 80041fe:	d1f6      	bne.n	80041ee <gascon_permutation_round+0x1ee>
    }
}
 8004200:	b015      	add	sp, #84	; 0x54
 8004202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004206:	bf00      	nop

08004208 <DRYSPONGE_CoreRound>:

static void DRYSPONGE_CoreRound(
    DRYSPONGE_t *const ctx,
    unsigned int r
){
    gascon_permutation_round(ctx->c, r);
 8004208:	f7ff befa 	b.w	8004000 <gascon_permutation_round>

0800420c <crypto_hash>:

int crypto_hash(
    unsigned char *out,
    const unsigned char *in,
    unsigned long long inlen
){
 800420c:	b510      	push	{r4, lr}
 800420e:	4613      	mov	r3, r2
 8004210:	4604      	mov	r4, r0
    (void) DRYSPONGE_enc; //avoid warning
    (void) DRYSPONGE_dec; //avoid warning
    DRYSPONGE_hash(
 8004212:	4622      	mov	r2, r4
 8004214:	4608      	mov	r0, r1
 8004216:	4619      	mov	r1, r3
 8004218:	f7ff fcb0 	bl	8003b7c <DRYSPONGE_hash>
        in,     // message,
        inlen,  // mlen,
        out     //digest
    );
    return 0;
}
 800421c:	2000      	movs	r0, #0
 800421e:	bd10      	pop	{r4, pc}

08004220 <genkat_benchmark_hash_aead>:
#else
static const char algo_en_dis_str[128] = "Test Disabled";
#endif


int genkat_benchmark_hash_aead(void) {
 8004220:	b538      	push	{r3, r4, r5, lr}

	int ret = 0;

	get_memory_usage();
 8004222:	f000 f953 	bl	80044cc <get_memory_usage>
	tick_msr_start();
	tick_msr_end();

	lwc_printf("\n\n\n\nStarting...\n%s\n"__DATE__" "__TIME__"\nOptimization: "OPTIMIZATION_LEVEL"\nAlgorithm: %s\n",algo_en_dis_str, algo_name_str);
	lwc_printf("Memory usage: ");
	lwc_printf("Total FLASH: %6luB Total RAM: %6luB \n", mem_stat.tot_flash_usg, mem_stat.tot_ram_usg);
 8004226:	4c16      	ldr	r4, [pc, #88]	; (8004280 <genkat_benchmark_hash_aead+0x60>)
	tick_msr_start();
 8004228:	f000 f8fc 	bl	8004424 <tick_msr_start>
	tick_msr_end();
 800422c:	f000 f912 	bl	8004454 <tick_msr_end>
	lwc_printf("\n\n\n\nStarting...\n%s\n"__DATE__" "__TIME__"\nOptimization: "OPTIMIZATION_LEVEL"\nAlgorithm: %s\n",algo_en_dis_str, algo_name_str);
 8004230:	4a14      	ldr	r2, [pc, #80]	; (8004284 <genkat_benchmark_hash_aead+0x64>)
 8004232:	4915      	ldr	r1, [pc, #84]	; (8004288 <genkat_benchmark_hash_aead+0x68>)
 8004234:	4815      	ldr	r0, [pc, #84]	; (800428c <genkat_benchmark_hash_aead+0x6c>)
 8004236:	f000 f92b 	bl	8004490 <lwc_printf>
	lwc_printf("Memory usage: ");
 800423a:	4815      	ldr	r0, [pc, #84]	; (8004290 <genkat_benchmark_hash_aead+0x70>)
 800423c:	f000 f928 	bl	8004490 <lwc_printf>
	lwc_printf("Total FLASH: %6luB Total RAM: %6luB \n", mem_stat.tot_flash_usg, mem_stat.tot_ram_usg);
 8004240:	e9d4 210b 	ldrd	r2, r1, [r4, #44]	; 0x2c
 8004244:	4813      	ldr	r0, [pc, #76]	; (8004294 <genkat_benchmark_hash_aead+0x74>)
 8004246:	f000 f923 	bl	8004490 <lwc_printf>
	lwc_printf("Sections: text %6luB data %6luB bss %6luB\n", mem_stat.text_size, mem_stat.data_size, mem_stat.bss_size);

	memset(aead_enc_ticks_res, 0, sizeof(aead_enc_ticks_res));
 800424a:	f44f 7580 	mov.w	r5, #256	; 0x100
	lwc_printf("Sections: text %6luB data %6luB bss %6luB\n", mem_stat.text_size, mem_stat.data_size, mem_stat.bss_size);
 800424e:	e9d4 2309 	ldrd	r2, r3, [r4, #36]	; 0x24
 8004252:	6a21      	ldr	r1, [r4, #32]
 8004254:	4810      	ldr	r0, [pc, #64]	; (8004298 <genkat_benchmark_hash_aead+0x78>)
 8004256:	f000 f91b 	bl	8004490 <lwc_printf>
	memset(aead_enc_ticks_res, 0, sizeof(aead_enc_ticks_res));
 800425a:	462a      	mov	r2, r5
 800425c:	2100      	movs	r1, #0
 800425e:	480f      	ldr	r0, [pc, #60]	; (800429c <genkat_benchmark_hash_aead+0x7c>)
 8004260:	f000 f9f4 	bl	800464c <memset>
	memset(aead_dec_ticks_res, 0, sizeof(aead_dec_ticks_res));
 8004264:	462a      	mov	r2, r5
 8004266:	2100      	movs	r1, #0
 8004268:	480d      	ldr	r0, [pc, #52]	; (80042a0 <genkat_benchmark_hash_aead+0x80>)
 800426a:	f000 f9ef 	bl	800464c <memset>
	memset(hash_ticks_res,     0, sizeof(hash_ticks_res));
 800426e:	462a      	mov	r2, r5
 8004270:	480c      	ldr	r0, [pc, #48]	; (80042a4 <genkat_benchmark_hash_aead+0x84>)
 8004272:	2100      	movs	r1, #0
 8004274:	f000 f9ea 	bl	800464c <memset>
#ifdef LWC_ALGO_HASH
	ret = hash_generate_test_vectors();
#endif

	return ret;
}
 8004278:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = hash_generate_test_vectors();
 800427c:	f000 b814 	b.w	80042a8 <hash_generate_test_vectors>
 8004280:	2000067c 	.word	0x2000067c
 8004284:	08005ae4 	.word	0x08005ae4
 8004288:	08005b64 	.word	0x08005b64
 800428c:	08005be4 	.word	0x08005be4
 8004290:	08005c30 	.word	0x08005c30
 8004294:	08005c40 	.word	0x08005c40
 8004298:	08005c68 	.word	0x08005c68
 800429c:	20000098 	.word	0x20000098
 80042a0:	20000198 	.word	0x20000198
 80042a4:	20000298 	.word	0x20000298

080042a8 <hash_generate_test_vectors>:

#ifdef LWC_ALGO_HASH

#define MAX_MESSAGE_LENGTH			1024

int hash_generate_test_vectors(){
 80042a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042ac:	f2ad 4d44 	subw	sp, sp, #1092	; 0x444

	unsigned char       msg[MAX_MESSAGE_LENGTH];
	unsigned char		digest[CRYPTO_BYTES];
	int                 ret_val = KAT_SUCCESS;

	init_buffer(msg, sizeof(msg));
 80042b0:	a810      	add	r0, sp, #64	; 0x40
 80042b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80042b6:	2300      	movs	r3, #0
 80042b8:	f000 f89a 	bl	80043f0 <init_buffer>
 80042bc:	4f36      	ldr	r7, [pc, #216]	; (8004398 <hash_generate_test_vectors+0xf0>)
 80042be:	f8df a0e8 	ldr.w	sl, [pc, #232]	; 80043a8 <hash_generate_test_vectors+0x100>

	for (unsigned long long mlen = 0; mlen <= MAX_MESSAGE_LENGTH; mlen *= 2) {

		lwc_printf("msg_len:%6d ", (int)mlen);
 80042c2:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 80043ac <hash_generate_test_vectors+0x104>
		tick_msr_end();

		hash_ticks_res[ticks_res_pos++] = gb_tick_cnt;

		if(ret_val == 0) {
			lwc_printf( "hash:%10d us:%9d ms:%7d \n", (int)gb_tick_cnt, (int)gb_tick_cnt/16, (int)gb_ms_ticks);
 80042c6:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 80043b0 <hash_generate_test_vectors+0x108>
 80042ca:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 80043b4 <hash_generate_test_vectors+0x10c>
	for (unsigned long long mlen = 0; mlen <= MAX_MESSAGE_LENGTH; mlen *= 2) {
 80042ce:	2400      	movs	r4, #0
 80042d0:	2500      	movs	r5, #0
		lwc_printf("msg_len:%6d ", (int)mlen);
 80042d2:	4621      	mov	r1, r4
 80042d4:	4640      	mov	r0, r8
 80042d6:	f000 f8db 	bl	8004490 <lwc_printf>
		tick_msr_start();
 80042da:	f000 f8a3 	bl	8004424 <tick_msr_start>
		ret_val = crypto_hash(digest, msg, mlen);
 80042de:	4622      	mov	r2, r4
 80042e0:	462b      	mov	r3, r5
 80042e2:	a910      	add	r1, sp, #64	; 0x40
 80042e4:	4668      	mov	r0, sp
 80042e6:	f7ff ff91 	bl	800420c <crypto_hash>
 80042ea:	4606      	mov	r6, r0
		tick_msr_end();
 80042ec:	f000 f8b2 	bl	8004454 <tick_msr_end>
		hash_ticks_res[ticks_res_pos++] = gb_tick_cnt;
 80042f0:	4a2a      	ldr	r2, [pc, #168]	; (800439c <hash_generate_test_vectors+0xf4>)
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	6812      	ldr	r2, [r2, #0]
 80042f6:	f84a 2023 	str.w	r2, [sl, r3, lsl #2]
 80042fa:	3301      	adds	r3, #1
			lwc_printf( "hash:%10d us:%9d ms:%7d \n", (int)gb_tick_cnt, (int)gb_tick_cnt/16, (int)gb_ms_ticks);
 80042fc:	4611      	mov	r1, r2
 80042fe:	4648      	mov	r0, r9
 8004300:	4694      	mov	ip, r2
		hash_ticks_res[ticks_res_pos++] = gb_tick_cnt;
 8004302:	603b      	str	r3, [r7, #0]
		if(ret_val == 0) {
 8004304:	2e00      	cmp	r6, #0
 8004306:	d143      	bne.n	8004390 <hash_generate_test_vectors+0xe8>
			lwc_printf( "hash:%10d us:%9d ms:%7d \n", (int)gb_tick_cnt, (int)gb_tick_cnt/16, (int)gb_ms_ticks);
 8004308:	2a00      	cmp	r2, #0
 800430a:	bfb8      	it	lt
 800430c:	f102 0c0f 	addlt.w	ip, r2, #15
 8004310:	f8db 3000 	ldr.w	r3, [fp]
 8004314:	ea4f 122c 	mov.w	r2, ip, asr #4
 8004318:	f000 f8ba 	bl	8004490 <lwc_printf>
		}else{
			ret_val = KAT_CRYPTO_FAILURE;
			break;
		}

		if(mlen==0){
 800431c:	ea54 0105 	orrs.w	r1, r4, r5
	for (unsigned long long mlen = 0; mlen <= MAX_MESSAGE_LENGTH; mlen *= 2) {
 8004320:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004324:	f04f 0300 	mov.w	r3, #0
		if(mlen==0){
 8004328:	d02c      	beq.n	8004384 <hash_generate_test_vectors+0xdc>
	for (unsigned long long mlen = 0; mlen <= MAX_MESSAGE_LENGTH; mlen *= 2) {
 800432a:	1924      	adds	r4, r4, r4
 800432c:	416d      	adcs	r5, r5
 800432e:	42ab      	cmp	r3, r5
 8004330:	bf08      	it	eq
 8004332:	42a2      	cmpeq	r2, r4
 8004334:	d2cd      	bcs.n	80042d2 <hash_generate_test_vectors+0x2a>
			mlen = 4;
		}
	}//end of for loop


	ticks_res_pos = 0;
 8004336:	2300      	movs	r3, #0
	aead_hash_print_res("HASH");
 8004338:	4819      	ldr	r0, [pc, #100]	; (80043a0 <hash_generate_test_vectors+0xf8>)
	ticks_res_pos = 0;
 800433a:	603b      	str	r3, [r7, #0]
	aead_hash_print_res("HASH");
 800433c:	f000 f83e 	bl	80043bc <aead_hash_print_res>
	lwc_printf("HASHTotRes: ");
 8004340:	4818      	ldr	r0, [pc, #96]	; (80043a4 <hash_generate_test_vectors+0xfc>)
	for (unsigned long long mlen = 0; mlen <= MAX_MESSAGE_LENGTH; mlen *= 2) {

		lwc_printf("h(%d) = %d ", (int)mlen, (int)hash_ticks_res[ticks_res_pos++]);
 8004342:	f8df b074 	ldr.w	fp, [pc, #116]	; 80043b8 <hash_generate_test_vectors+0x110>
	lwc_printf("HASHTotRes: ");
 8004346:	f000 f8a3 	bl	8004490 <lwc_printf>
	for (unsigned long long mlen = 0; mlen <= MAX_MESSAGE_LENGTH; mlen *= 2) {
 800434a:	2400      	movs	r4, #0
 800434c:	2500      	movs	r5, #0
 800434e:	f44f 6880 	mov.w	r8, #1024	; 0x400
 8004352:	f04f 0900 	mov.w	r9, #0
		lwc_printf("h(%d) = %d ", (int)mlen, (int)hash_ticks_res[ticks_res_pos++]);
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	1c58      	adds	r0, r3, #1
 800435a:	f85a 2023 	ldr.w	r2, [sl, r3, lsl #2]
 800435e:	6038      	str	r0, [r7, #0]
 8004360:	4621      	mov	r1, r4
 8004362:	4658      	mov	r0, fp
 8004364:	f000 f894 	bl	8004490 <lwc_printf>

		if(mlen==0){
 8004368:	ea54 0305 	orrs.w	r3, r4, r5
 800436c:	d00d      	beq.n	800438a <hash_generate_test_vectors+0xe2>
	for (unsigned long long mlen = 0; mlen <= MAX_MESSAGE_LENGTH; mlen *= 2) {
 800436e:	1924      	adds	r4, r4, r4
 8004370:	416d      	adcs	r5, r5
 8004372:	45a9      	cmp	r9, r5
 8004374:	bf08      	it	eq
 8004376:	45a0      	cmpeq	r8, r4
 8004378:	d2ed      	bcs.n	8004356 <hash_generate_test_vectors+0xae>
			mlen = 4;
		}
	}

	return ret_val;
}
 800437a:	4630      	mov	r0, r6
 800437c:	f20d 4d44 	addw	sp, sp, #1092	; 0x444
 8004380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (unsigned long long mlen = 0; mlen <= MAX_MESSAGE_LENGTH; mlen *= 2) {
 8004384:	2408      	movs	r4, #8
 8004386:	2500      	movs	r5, #0
 8004388:	e7a3      	b.n	80042d2 <hash_generate_test_vectors+0x2a>
	for (unsigned long long mlen = 0; mlen <= MAX_MESSAGE_LENGTH; mlen *= 2) {
 800438a:	2408      	movs	r4, #8
 800438c:	2500      	movs	r5, #0
 800438e:	e7e2      	b.n	8004356 <hash_generate_test_vectors+0xae>
			ret_val = KAT_CRYPTO_FAILURE;
 8004390:	f06f 0603 	mvn.w	r6, #3
 8004394:	e7cf      	b.n	8004336 <hash_generate_test_vectors+0x8e>
 8004396:	bf00      	nop
 8004398:	20000398 	.word	0x20000398
 800439c:	20000090 	.word	0x20000090
 80043a0:	08005cc0 	.word	0x08005cc0
 80043a4:	08005cc8 	.word	0x08005cc8
 80043a8:	20000298 	.word	0x20000298
 80043ac:	08005c94 	.word	0x08005c94
 80043b0:	20000094 	.word	0x20000094
 80043b4:	08005ca4 	.word	0x08005ca4
 80043b8:	08005cd8 	.word	0x08005cd8

080043bc <aead_hash_print_res>:

#endif

void aead_hash_print_res(char *algo_type){
 80043bc:	b510      	push	{r4, lr}
 80043be:	4601      	mov	r1, r0
	lwc_printf("%s %s "__DATE__" "__TIME__" Optimization: "OPTIMIZATION_LEVEL" Algorithm: %s ", algo_type, algo_en_dis_str, algo_name_str);
 80043c0:	4b06      	ldr	r3, [pc, #24]	; (80043dc <aead_hash_print_res+0x20>)
 80043c2:	4a07      	ldr	r2, [pc, #28]	; (80043e0 <aead_hash_print_res+0x24>)
 80043c4:	4807      	ldr	r0, [pc, #28]	; (80043e4 <aead_hash_print_res+0x28>)
 80043c6:	f000 f863 	bl	8004490 <lwc_printf>
	lwc_printf("Sections: text %6lu data %6lu bss %6lu ", mem_stat.text_size, mem_stat.data_size, mem_stat.bss_size);
 80043ca:	4907      	ldr	r1, [pc, #28]	; (80043e8 <aead_hash_print_res+0x2c>)
 80043cc:	4807      	ldr	r0, [pc, #28]	; (80043ec <aead_hash_print_res+0x30>)
 80043ce:	e9d1 2309 	ldrd	r2, r3, [r1, #36]	; 0x24
}
 80043d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	lwc_printf("Sections: text %6lu data %6lu bss %6lu ", mem_stat.text_size, mem_stat.data_size, mem_stat.bss_size);
 80043d6:	6a09      	ldr	r1, [r1, #32]
 80043d8:	f000 b85a 	b.w	8004490 <lwc_printf>
 80043dc:	08005ae4 	.word	0x08005ae4
 80043e0:	08005b64 	.word	0x08005b64
 80043e4:	08005ce4 	.word	0x08005ce4
 80043e8:	2000067c 	.word	0x2000067c
 80043ec:	08005d24 	.word	0x08005d24

080043f0 <init_buffer>:

void init_buffer(unsigned char *buffer, unsigned long long numbytes) {
 80043f0:	b430      	push	{r4, r5}
 80043f2:	4614      	mov	r4, r2
 80043f4:	461d      	mov	r5, r3
	for (unsigned long long i = 0; i < numbytes; i++) {
 80043f6:	ea54 0305 	orrs.w	r3, r4, r5
 80043fa:	d009      	beq.n	8004410 <init_buffer+0x20>
 80043fc:	1e41      	subs	r1, r0, #1
 80043fe:	460b      	mov	r3, r1
 8004400:	f1c3 0030 	rsb	r0, r3, #48	; 0x30
 8004404:	4411      	add	r1, r2
 8004406:	18c2      	adds	r2, r0, r3
		buffer[i] = (unsigned char) i + '0';
 8004408:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (unsigned long long i = 0; i < numbytes; i++) {
 800440c:	428b      	cmp	r3, r1
 800440e:	d1fa      	bne.n	8004406 <init_buffer+0x16>
	}
}
 8004410:	bc30      	pop	{r4, r5}
 8004412:	4770      	bx	lr

08004414 <HAL_TIM_PeriodElapsedCallback>:
uint32_t tim_per_elp_cnt = 0;
extern TIM_HandleTypeDef htim6;
extern UART_HandleTypeDef huart1;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
	tim_per_elp_cnt++;
 8004414:	4a02      	ldr	r2, [pc, #8]	; (8004420 <HAL_TIM_PeriodElapsedCallback+0xc>)
 8004416:	6813      	ldr	r3, [r2, #0]
 8004418:	3301      	adds	r3, #1
 800441a:	6013      	str	r3, [r2, #0]
}
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	2000039c 	.word	0x2000039c

08004424 <tick_msr_start>:

void tick_msr_start(void) {
 8004424:	b510      	push	{r4, lr}

	tim_per_elp_cnt = 0;
	htim6.Instance->CNT = 0;
 8004426:	4c08      	ldr	r4, [pc, #32]	; (8004448 <tick_msr_start+0x24>)
	tim_per_elp_cnt = 0;
 8004428:	4a08      	ldr	r2, [pc, #32]	; (800444c <tick_msr_start+0x28>)
	htim6.Instance->CNT = 0;
 800442a:	6821      	ldr	r1, [r4, #0]
	tim_per_elp_cnt = 0;
 800442c:	2300      	movs	r3, #0
	htim6.Instance->CNT = 0;
 800442e:	624b      	str	r3, [r1, #36]	; 0x24
	tim_per_elp_cnt = 0;
 8004430:	6013      	str	r3, [r2, #0]
	gb_ms_ticks = HAL_GetTick();
 8004432:	f7fc f9fb 	bl	800082c <HAL_GetTick>
 8004436:	4b06      	ldr	r3, [pc, #24]	; (8004450 <tick_msr_start+0x2c>)
 8004438:	4602      	mov	r2, r0
	HAL_TIM_Base_Start_IT(&htim6);
 800443a:	4620      	mov	r0, r4
}
 800443c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	gb_ms_ticks = HAL_GetTick();
 8004440:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim6);
 8004442:	f7fd bff5 	b.w	8002430 <HAL_TIM_Base_Start_IT>
 8004446:	bf00      	nop
 8004448:	2000062c 	.word	0x2000062c
 800444c:	2000039c 	.word	0x2000039c
 8004450:	20000094 	.word	0x20000094

08004454 <tick_msr_end>:

uint32_t tick_msr_end(void) {
 8004454:	b538      	push	{r3, r4, r5, lr}

	HAL_TIM_Base_Stop_IT(&htim6);
 8004456:	4d0a      	ldr	r5, [pc, #40]	; (8004480 <tick_msr_end+0x2c>)
	gb_tick_cnt = tim_per_elp_cnt << 16 | htim6.Instance->CNT;
 8004458:	4c0a      	ldr	r4, [pc, #40]	; (8004484 <tick_msr_end+0x30>)
	HAL_TIM_Base_Stop_IT(&htim6);
 800445a:	4628      	mov	r0, r5
 800445c:	f7fe f852 	bl	8002504 <HAL_TIM_Base_Stop_IT>
	gb_tick_cnt = tim_per_elp_cnt << 16 | htim6.Instance->CNT;
 8004460:	682b      	ldr	r3, [r5, #0]
 8004462:	4a09      	ldr	r2, [pc, #36]	; (8004488 <tick_msr_end+0x34>)
 8004464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004466:	6812      	ldr	r2, [r2, #0]
 8004468:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800446c:	6023      	str	r3, [r4, #0]
	gb_ms_ticks = HAL_GetTick() - gb_ms_ticks; //get elapsed ticks in ms
 800446e:	f7fc f9dd 	bl	800082c <HAL_GetTick>
 8004472:	4a06      	ldr	r2, [pc, #24]	; (800448c <tick_msr_end+0x38>)
 8004474:	6811      	ldr	r1, [r2, #0]
 8004476:	4603      	mov	r3, r0
 8004478:	1a5b      	subs	r3, r3, r1
	return gb_tick_cnt;
}
 800447a:	6820      	ldr	r0, [r4, #0]
	gb_ms_ticks = HAL_GetTick() - gb_ms_ticks; //get elapsed ticks in ms
 800447c:	6013      	str	r3, [r2, #0]
}
 800447e:	bd38      	pop	{r3, r4, r5, pc}
 8004480:	2000062c 	.word	0x2000062c
 8004484:	20000090 	.word	0x20000090
 8004488:	2000039c 	.word	0x2000039c
 800448c:	20000094 	.word	0x20000094

08004490 <lwc_printf>:

void lwc_printf(const char *format, ...) {
 8004490:	b40f      	push	{r0, r1, r2, r3}
 8004492:	b510      	push	{r4, lr}
 8004494:	b082      	sub	sp, #8
 8004496:	aa04      	add	r2, sp, #16

	static char dbg_out_buf[512];
	va_list args;

	va_start(args, format);
	vsprintf(dbg_out_buf, format, args);
 8004498:	4c0a      	ldr	r4, [pc, #40]	; (80044c4 <lwc_printf+0x34>)
void lwc_printf(const char *format, ...) {
 800449a:	f852 1b04 	ldr.w	r1, [r2], #4
	va_start(args, format);
 800449e:	9201      	str	r2, [sp, #4]
	vsprintf(dbg_out_buf, format, args);
 80044a0:	4620      	mov	r0, r4
 80044a2:	f000 fbdf 	bl	8004c64 <vsiprintf>
	va_end(args);

	HAL_UART_Transmit(&huart1, (uint8_t*) dbg_out_buf, strlen(dbg_out_buf), 100);
 80044a6:	4620      	mov	r0, r4
 80044a8:	f7fb fe92 	bl	80001d0 <strlen>
 80044ac:	4621      	mov	r1, r4
 80044ae:	b282      	uxth	r2, r0
 80044b0:	2364      	movs	r3, #100	; 0x64
 80044b2:	4805      	ldr	r0, [pc, #20]	; (80044c8 <lwc_printf+0x38>)
 80044b4:	f7fe fb18 	bl	8002ae8 <HAL_UART_Transmit>
}
 80044b8:	b002      	add	sp, #8
 80044ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044be:	b004      	add	sp, #16
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	200003a0 	.word	0x200003a0
 80044c8:	200005a8 	.word	0x200005a8

080044cc <get_memory_usage>:


extern unsigned int _etext, _sidata, _sbss, _ebss, _sdata, _edata;


void get_memory_usage(void) {
 80044cc:	b580      	push	{r7, lr}
 80044ce:	af00      	add	r7, sp, #0

		To calculate the RAM usage of your program, add the data and bss columns together.

		To calculate the FLASH usage of your program, add text and data.
	 * */
	memset(&mem_stat, 0, sizeof(mem_stat));
 80044d0:	2234      	movs	r2, #52	; 0x34
 80044d2:	2100      	movs	r1, #0
 80044d4:	4822      	ldr	r0, [pc, #136]	; (8004560 <get_memory_usage+0x94>)
 80044d6:	f000 f8b9 	bl	800464c <memset>

	mem_stat.flash_start_adr = 0x8000000;
 80044da:	4b21      	ldr	r3, [pc, #132]	; (8004560 <get_memory_usage+0x94>)
 80044dc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044e0:	601a      	str	r2, [r3, #0]

	mem_stat.stext = mem_stat.flash_start_adr; //actually text section starts after ISR section but for this example we set just start of flash memory
 80044e2:	4b1f      	ldr	r3, [pc, #124]	; (8004560 <get_memory_usage+0x94>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a1e      	ldr	r2, [pc, #120]	; (8004560 <get_memory_usage+0x94>)
 80044e8:	6053      	str	r3, [r2, #4]
	mem_stat.etext = (uint32_t) &_etext; //end of text section
 80044ea:	4a1e      	ldr	r2, [pc, #120]	; (8004564 <get_memory_usage+0x98>)
 80044ec:	4b1c      	ldr	r3, [pc, #112]	; (8004560 <get_memory_usage+0x94>)
 80044ee:	609a      	str	r2, [r3, #8]

	mem_stat.sbss = (uint32_t) &_sbss;
 80044f0:	4a1d      	ldr	r2, [pc, #116]	; (8004568 <get_memory_usage+0x9c>)
 80044f2:	4b1b      	ldr	r3, [pc, #108]	; (8004560 <get_memory_usage+0x94>)
 80044f4:	619a      	str	r2, [r3, #24]
	mem_stat.ebss = (uint32_t) &_ebss;
 80044f6:	4a1d      	ldr	r2, [pc, #116]	; (800456c <get_memory_usage+0xa0>)
 80044f8:	4b19      	ldr	r3, [pc, #100]	; (8004560 <get_memory_usage+0x94>)
 80044fa:	61da      	str	r2, [r3, #28]

	mem_stat.sdata_ram = (uint32_t) &_sdata;
 80044fc:	4a1c      	ldr	r2, [pc, #112]	; (8004570 <get_memory_usage+0xa4>)
 80044fe:	4b18      	ldr	r3, [pc, #96]	; (8004560 <get_memory_usage+0x94>)
 8004500:	60da      	str	r2, [r3, #12]
	mem_stat.edata_ram = (uint32_t) &_edata;
 8004502:	4a1c      	ldr	r2, [pc, #112]	; (8004574 <get_memory_usage+0xa8>)
 8004504:	4b16      	ldr	r3, [pc, #88]	; (8004560 <get_memory_usage+0x94>)
 8004506:	615a      	str	r2, [r3, #20]

	mem_stat.sdata_flash = (uint32_t) &_sidata;
 8004508:	4a1b      	ldr	r2, [pc, #108]	; (8004578 <get_memory_usage+0xac>)
 800450a:	4b15      	ldr	r3, [pc, #84]	; (8004560 <get_memory_usage+0x94>)
 800450c:	611a      	str	r2, [r3, #16]

	mem_stat.text_size = mem_stat.etext - mem_stat.stext;
 800450e:	4b14      	ldr	r3, [pc, #80]	; (8004560 <get_memory_usage+0x94>)
 8004510:	689a      	ldr	r2, [r3, #8]
 8004512:	4b13      	ldr	r3, [pc, #76]	; (8004560 <get_memory_usage+0x94>)
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	4a11      	ldr	r2, [pc, #68]	; (8004560 <get_memory_usage+0x94>)
 800451a:	6213      	str	r3, [r2, #32]
	mem_stat.data_size = mem_stat.edata_ram - mem_stat.sdata_ram;
 800451c:	4b10      	ldr	r3, [pc, #64]	; (8004560 <get_memory_usage+0x94>)
 800451e:	695a      	ldr	r2, [r3, #20]
 8004520:	4b0f      	ldr	r3, [pc, #60]	; (8004560 <get_memory_usage+0x94>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	4a0e      	ldr	r2, [pc, #56]	; (8004560 <get_memory_usage+0x94>)
 8004528:	6253      	str	r3, [r2, #36]	; 0x24
	mem_stat.bss_size = mem_stat.ebss - mem_stat.sbss;
 800452a:	4b0d      	ldr	r3, [pc, #52]	; (8004560 <get_memory_usage+0x94>)
 800452c:	69da      	ldr	r2, [r3, #28]
 800452e:	4b0c      	ldr	r3, [pc, #48]	; (8004560 <get_memory_usage+0x94>)
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	4a0a      	ldr	r2, [pc, #40]	; (8004560 <get_memory_usage+0x94>)
 8004536:	6293      	str	r3, [r2, #40]	; 0x28

	mem_stat.tot_ram_usg = mem_stat.data_size + mem_stat.bss_size;
 8004538:	4b09      	ldr	r3, [pc, #36]	; (8004560 <get_memory_usage+0x94>)
 800453a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800453c:	4b08      	ldr	r3, [pc, #32]	; (8004560 <get_memory_usage+0x94>)
 800453e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004540:	4413      	add	r3, r2
 8004542:	4a07      	ldr	r2, [pc, #28]	; (8004560 <get_memory_usage+0x94>)
 8004544:	62d3      	str	r3, [r2, #44]	; 0x2c
	mem_stat.tot_flash_usg = mem_stat.sdata_flash + mem_stat.data_size - mem_stat.flash_start_adr;
 8004546:	4b06      	ldr	r3, [pc, #24]	; (8004560 <get_memory_usage+0x94>)
 8004548:	691a      	ldr	r2, [r3, #16]
 800454a:	4b05      	ldr	r3, [pc, #20]	; (8004560 <get_memory_usage+0x94>)
 800454c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800454e:	441a      	add	r2, r3
 8004550:	4b03      	ldr	r3, [pc, #12]	; (8004560 <get_memory_usage+0x94>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	4a02      	ldr	r2, [pc, #8]	; (8004560 <get_memory_usage+0x94>)
 8004558:	6313      	str	r3, [r2, #48]	; 0x30
}
 800455a:	bf00      	nop
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	2000067c 	.word	0x2000067c
 8004564:	08005910 	.word	0x08005910
 8004568:	20000070 	.word	0x20000070
 800456c:	200006c0 	.word	0x200006c0
 8004570:	20000000 	.word	0x20000000
 8004574:	20000070 	.word	0x20000070
 8004578:	08005e28 	.word	0x08005e28

0800457c <__assert_func>:
 800457c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800457e:	4614      	mov	r4, r2
 8004580:	461a      	mov	r2, r3
 8004582:	4b09      	ldr	r3, [pc, #36]	; (80045a8 <__assert_func+0x2c>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4605      	mov	r5, r0
 8004588:	68d8      	ldr	r0, [r3, #12]
 800458a:	b14c      	cbz	r4, 80045a0 <__assert_func+0x24>
 800458c:	4b07      	ldr	r3, [pc, #28]	; (80045ac <__assert_func+0x30>)
 800458e:	9100      	str	r1, [sp, #0]
 8004590:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004594:	4906      	ldr	r1, [pc, #24]	; (80045b0 <__assert_func+0x34>)
 8004596:	462b      	mov	r3, r5
 8004598:	f000 f814 	bl	80045c4 <fiprintf>
 800459c:	f000 fc2c 	bl	8004df8 <abort>
 80045a0:	4b04      	ldr	r3, [pc, #16]	; (80045b4 <__assert_func+0x38>)
 80045a2:	461c      	mov	r4, r3
 80045a4:	e7f3      	b.n	800458e <__assert_func+0x12>
 80045a6:	bf00      	nop
 80045a8:	2000000c 	.word	0x2000000c
 80045ac:	08005d4c 	.word	0x08005d4c
 80045b0:	08005d59 	.word	0x08005d59
 80045b4:	08005d87 	.word	0x08005d87

080045b8 <__errno>:
 80045b8:	4b01      	ldr	r3, [pc, #4]	; (80045c0 <__errno+0x8>)
 80045ba:	6818      	ldr	r0, [r3, #0]
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	2000000c 	.word	0x2000000c

080045c4 <fiprintf>:
 80045c4:	b40e      	push	{r1, r2, r3}
 80045c6:	b503      	push	{r0, r1, lr}
 80045c8:	4601      	mov	r1, r0
 80045ca:	ab03      	add	r3, sp, #12
 80045cc:	4805      	ldr	r0, [pc, #20]	; (80045e4 <fiprintf+0x20>)
 80045ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80045d2:	6800      	ldr	r0, [r0, #0]
 80045d4:	9301      	str	r3, [sp, #4]
 80045d6:	f000 f86b 	bl	80046b0 <_vfiprintf_r>
 80045da:	b002      	add	sp, #8
 80045dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80045e0:	b003      	add	sp, #12
 80045e2:	4770      	bx	lr
 80045e4:	2000000c 	.word	0x2000000c

080045e8 <__libc_init_array>:
 80045e8:	b570      	push	{r4, r5, r6, lr}
 80045ea:	4d0d      	ldr	r5, [pc, #52]	; (8004620 <__libc_init_array+0x38>)
 80045ec:	4c0d      	ldr	r4, [pc, #52]	; (8004624 <__libc_init_array+0x3c>)
 80045ee:	1b64      	subs	r4, r4, r5
 80045f0:	10a4      	asrs	r4, r4, #2
 80045f2:	2600      	movs	r6, #0
 80045f4:	42a6      	cmp	r6, r4
 80045f6:	d109      	bne.n	800460c <__libc_init_array+0x24>
 80045f8:	4d0b      	ldr	r5, [pc, #44]	; (8004628 <__libc_init_array+0x40>)
 80045fa:	4c0c      	ldr	r4, [pc, #48]	; (800462c <__libc_init_array+0x44>)
 80045fc:	f001 f97c 	bl	80058f8 <_init>
 8004600:	1b64      	subs	r4, r4, r5
 8004602:	10a4      	asrs	r4, r4, #2
 8004604:	2600      	movs	r6, #0
 8004606:	42a6      	cmp	r6, r4
 8004608:	d105      	bne.n	8004616 <__libc_init_array+0x2e>
 800460a:	bd70      	pop	{r4, r5, r6, pc}
 800460c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004610:	4798      	blx	r3
 8004612:	3601      	adds	r6, #1
 8004614:	e7ee      	b.n	80045f4 <__libc_init_array+0xc>
 8004616:	f855 3b04 	ldr.w	r3, [r5], #4
 800461a:	4798      	blx	r3
 800461c:	3601      	adds	r6, #1
 800461e:	e7f2      	b.n	8004606 <__libc_init_array+0x1e>
 8004620:	08005e20 	.word	0x08005e20
 8004624:	08005e20 	.word	0x08005e20
 8004628:	08005e20 	.word	0x08005e20
 800462c:	08005e24 	.word	0x08005e24

08004630 <memcpy>:
 8004630:	440a      	add	r2, r1
 8004632:	4291      	cmp	r1, r2
 8004634:	f100 33ff 	add.w	r3, r0, #4294967295
 8004638:	d100      	bne.n	800463c <memcpy+0xc>
 800463a:	4770      	bx	lr
 800463c:	b510      	push	{r4, lr}
 800463e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004642:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004646:	4291      	cmp	r1, r2
 8004648:	d1f9      	bne.n	800463e <memcpy+0xe>
 800464a:	bd10      	pop	{r4, pc}

0800464c <memset>:
 800464c:	4402      	add	r2, r0
 800464e:	4603      	mov	r3, r0
 8004650:	4293      	cmp	r3, r2
 8004652:	d100      	bne.n	8004656 <memset+0xa>
 8004654:	4770      	bx	lr
 8004656:	f803 1b01 	strb.w	r1, [r3], #1
 800465a:	e7f9      	b.n	8004650 <memset+0x4>

0800465c <__sfputc_r>:
 800465c:	6893      	ldr	r3, [r2, #8]
 800465e:	3b01      	subs	r3, #1
 8004660:	2b00      	cmp	r3, #0
 8004662:	b410      	push	{r4}
 8004664:	6093      	str	r3, [r2, #8]
 8004666:	da08      	bge.n	800467a <__sfputc_r+0x1e>
 8004668:	6994      	ldr	r4, [r2, #24]
 800466a:	42a3      	cmp	r3, r4
 800466c:	db01      	blt.n	8004672 <__sfputc_r+0x16>
 800466e:	290a      	cmp	r1, #10
 8004670:	d103      	bne.n	800467a <__sfputc_r+0x1e>
 8004672:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004676:	f000 baff 	b.w	8004c78 <__swbuf_r>
 800467a:	6813      	ldr	r3, [r2, #0]
 800467c:	1c58      	adds	r0, r3, #1
 800467e:	6010      	str	r0, [r2, #0]
 8004680:	7019      	strb	r1, [r3, #0]
 8004682:	4608      	mov	r0, r1
 8004684:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004688:	4770      	bx	lr

0800468a <__sfputs_r>:
 800468a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800468c:	4606      	mov	r6, r0
 800468e:	460f      	mov	r7, r1
 8004690:	4614      	mov	r4, r2
 8004692:	18d5      	adds	r5, r2, r3
 8004694:	42ac      	cmp	r4, r5
 8004696:	d101      	bne.n	800469c <__sfputs_r+0x12>
 8004698:	2000      	movs	r0, #0
 800469a:	e007      	b.n	80046ac <__sfputs_r+0x22>
 800469c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046a0:	463a      	mov	r2, r7
 80046a2:	4630      	mov	r0, r6
 80046a4:	f7ff ffda 	bl	800465c <__sfputc_r>
 80046a8:	1c43      	adds	r3, r0, #1
 80046aa:	d1f3      	bne.n	8004694 <__sfputs_r+0xa>
 80046ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080046b0 <_vfiprintf_r>:
 80046b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046b4:	460d      	mov	r5, r1
 80046b6:	b09d      	sub	sp, #116	; 0x74
 80046b8:	4614      	mov	r4, r2
 80046ba:	4698      	mov	r8, r3
 80046bc:	4606      	mov	r6, r0
 80046be:	b118      	cbz	r0, 80046c8 <_vfiprintf_r+0x18>
 80046c0:	6983      	ldr	r3, [r0, #24]
 80046c2:	b90b      	cbnz	r3, 80046c8 <_vfiprintf_r+0x18>
 80046c4:	f000 fcba 	bl	800503c <__sinit>
 80046c8:	4b89      	ldr	r3, [pc, #548]	; (80048f0 <_vfiprintf_r+0x240>)
 80046ca:	429d      	cmp	r5, r3
 80046cc:	d11b      	bne.n	8004706 <_vfiprintf_r+0x56>
 80046ce:	6875      	ldr	r5, [r6, #4]
 80046d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80046d2:	07d9      	lsls	r1, r3, #31
 80046d4:	d405      	bmi.n	80046e2 <_vfiprintf_r+0x32>
 80046d6:	89ab      	ldrh	r3, [r5, #12]
 80046d8:	059a      	lsls	r2, r3, #22
 80046da:	d402      	bmi.n	80046e2 <_vfiprintf_r+0x32>
 80046dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80046de:	f000 fd4b 	bl	8005178 <__retarget_lock_acquire_recursive>
 80046e2:	89ab      	ldrh	r3, [r5, #12]
 80046e4:	071b      	lsls	r3, r3, #28
 80046e6:	d501      	bpl.n	80046ec <_vfiprintf_r+0x3c>
 80046e8:	692b      	ldr	r3, [r5, #16]
 80046ea:	b9eb      	cbnz	r3, 8004728 <_vfiprintf_r+0x78>
 80046ec:	4629      	mov	r1, r5
 80046ee:	4630      	mov	r0, r6
 80046f0:	f000 fb14 	bl	8004d1c <__swsetup_r>
 80046f4:	b1c0      	cbz	r0, 8004728 <_vfiprintf_r+0x78>
 80046f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80046f8:	07dc      	lsls	r4, r3, #31
 80046fa:	d50e      	bpl.n	800471a <_vfiprintf_r+0x6a>
 80046fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004700:	b01d      	add	sp, #116	; 0x74
 8004702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004706:	4b7b      	ldr	r3, [pc, #492]	; (80048f4 <_vfiprintf_r+0x244>)
 8004708:	429d      	cmp	r5, r3
 800470a:	d101      	bne.n	8004710 <_vfiprintf_r+0x60>
 800470c:	68b5      	ldr	r5, [r6, #8]
 800470e:	e7df      	b.n	80046d0 <_vfiprintf_r+0x20>
 8004710:	4b79      	ldr	r3, [pc, #484]	; (80048f8 <_vfiprintf_r+0x248>)
 8004712:	429d      	cmp	r5, r3
 8004714:	bf08      	it	eq
 8004716:	68f5      	ldreq	r5, [r6, #12]
 8004718:	e7da      	b.n	80046d0 <_vfiprintf_r+0x20>
 800471a:	89ab      	ldrh	r3, [r5, #12]
 800471c:	0598      	lsls	r0, r3, #22
 800471e:	d4ed      	bmi.n	80046fc <_vfiprintf_r+0x4c>
 8004720:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004722:	f000 fd2a 	bl	800517a <__retarget_lock_release_recursive>
 8004726:	e7e9      	b.n	80046fc <_vfiprintf_r+0x4c>
 8004728:	2300      	movs	r3, #0
 800472a:	9309      	str	r3, [sp, #36]	; 0x24
 800472c:	2320      	movs	r3, #32
 800472e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004732:	f8cd 800c 	str.w	r8, [sp, #12]
 8004736:	2330      	movs	r3, #48	; 0x30
 8004738:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80048fc <_vfiprintf_r+0x24c>
 800473c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004740:	f04f 0901 	mov.w	r9, #1
 8004744:	4623      	mov	r3, r4
 8004746:	469a      	mov	sl, r3
 8004748:	f813 2b01 	ldrb.w	r2, [r3], #1
 800474c:	b10a      	cbz	r2, 8004752 <_vfiprintf_r+0xa2>
 800474e:	2a25      	cmp	r2, #37	; 0x25
 8004750:	d1f9      	bne.n	8004746 <_vfiprintf_r+0x96>
 8004752:	ebba 0b04 	subs.w	fp, sl, r4
 8004756:	d00b      	beq.n	8004770 <_vfiprintf_r+0xc0>
 8004758:	465b      	mov	r3, fp
 800475a:	4622      	mov	r2, r4
 800475c:	4629      	mov	r1, r5
 800475e:	4630      	mov	r0, r6
 8004760:	f7ff ff93 	bl	800468a <__sfputs_r>
 8004764:	3001      	adds	r0, #1
 8004766:	f000 80aa 	beq.w	80048be <_vfiprintf_r+0x20e>
 800476a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800476c:	445a      	add	r2, fp
 800476e:	9209      	str	r2, [sp, #36]	; 0x24
 8004770:	f89a 3000 	ldrb.w	r3, [sl]
 8004774:	2b00      	cmp	r3, #0
 8004776:	f000 80a2 	beq.w	80048be <_vfiprintf_r+0x20e>
 800477a:	2300      	movs	r3, #0
 800477c:	f04f 32ff 	mov.w	r2, #4294967295
 8004780:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004784:	f10a 0a01 	add.w	sl, sl, #1
 8004788:	9304      	str	r3, [sp, #16]
 800478a:	9307      	str	r3, [sp, #28]
 800478c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004790:	931a      	str	r3, [sp, #104]	; 0x68
 8004792:	4654      	mov	r4, sl
 8004794:	2205      	movs	r2, #5
 8004796:	f814 1b01 	ldrb.w	r1, [r4], #1
 800479a:	4858      	ldr	r0, [pc, #352]	; (80048fc <_vfiprintf_r+0x24c>)
 800479c:	f7fb fd20 	bl	80001e0 <memchr>
 80047a0:	9a04      	ldr	r2, [sp, #16]
 80047a2:	b9d8      	cbnz	r0, 80047dc <_vfiprintf_r+0x12c>
 80047a4:	06d1      	lsls	r1, r2, #27
 80047a6:	bf44      	itt	mi
 80047a8:	2320      	movmi	r3, #32
 80047aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80047ae:	0713      	lsls	r3, r2, #28
 80047b0:	bf44      	itt	mi
 80047b2:	232b      	movmi	r3, #43	; 0x2b
 80047b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80047b8:	f89a 3000 	ldrb.w	r3, [sl]
 80047bc:	2b2a      	cmp	r3, #42	; 0x2a
 80047be:	d015      	beq.n	80047ec <_vfiprintf_r+0x13c>
 80047c0:	9a07      	ldr	r2, [sp, #28]
 80047c2:	4654      	mov	r4, sl
 80047c4:	2000      	movs	r0, #0
 80047c6:	f04f 0c0a 	mov.w	ip, #10
 80047ca:	4621      	mov	r1, r4
 80047cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047d0:	3b30      	subs	r3, #48	; 0x30
 80047d2:	2b09      	cmp	r3, #9
 80047d4:	d94e      	bls.n	8004874 <_vfiprintf_r+0x1c4>
 80047d6:	b1b0      	cbz	r0, 8004806 <_vfiprintf_r+0x156>
 80047d8:	9207      	str	r2, [sp, #28]
 80047da:	e014      	b.n	8004806 <_vfiprintf_r+0x156>
 80047dc:	eba0 0308 	sub.w	r3, r0, r8
 80047e0:	fa09 f303 	lsl.w	r3, r9, r3
 80047e4:	4313      	orrs	r3, r2
 80047e6:	9304      	str	r3, [sp, #16]
 80047e8:	46a2      	mov	sl, r4
 80047ea:	e7d2      	b.n	8004792 <_vfiprintf_r+0xe2>
 80047ec:	9b03      	ldr	r3, [sp, #12]
 80047ee:	1d19      	adds	r1, r3, #4
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	9103      	str	r1, [sp, #12]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	bfbb      	ittet	lt
 80047f8:	425b      	neglt	r3, r3
 80047fa:	f042 0202 	orrlt.w	r2, r2, #2
 80047fe:	9307      	strge	r3, [sp, #28]
 8004800:	9307      	strlt	r3, [sp, #28]
 8004802:	bfb8      	it	lt
 8004804:	9204      	strlt	r2, [sp, #16]
 8004806:	7823      	ldrb	r3, [r4, #0]
 8004808:	2b2e      	cmp	r3, #46	; 0x2e
 800480a:	d10c      	bne.n	8004826 <_vfiprintf_r+0x176>
 800480c:	7863      	ldrb	r3, [r4, #1]
 800480e:	2b2a      	cmp	r3, #42	; 0x2a
 8004810:	d135      	bne.n	800487e <_vfiprintf_r+0x1ce>
 8004812:	9b03      	ldr	r3, [sp, #12]
 8004814:	1d1a      	adds	r2, r3, #4
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	9203      	str	r2, [sp, #12]
 800481a:	2b00      	cmp	r3, #0
 800481c:	bfb8      	it	lt
 800481e:	f04f 33ff 	movlt.w	r3, #4294967295
 8004822:	3402      	adds	r4, #2
 8004824:	9305      	str	r3, [sp, #20]
 8004826:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800490c <_vfiprintf_r+0x25c>
 800482a:	7821      	ldrb	r1, [r4, #0]
 800482c:	2203      	movs	r2, #3
 800482e:	4650      	mov	r0, sl
 8004830:	f7fb fcd6 	bl	80001e0 <memchr>
 8004834:	b140      	cbz	r0, 8004848 <_vfiprintf_r+0x198>
 8004836:	2340      	movs	r3, #64	; 0x40
 8004838:	eba0 000a 	sub.w	r0, r0, sl
 800483c:	fa03 f000 	lsl.w	r0, r3, r0
 8004840:	9b04      	ldr	r3, [sp, #16]
 8004842:	4303      	orrs	r3, r0
 8004844:	3401      	adds	r4, #1
 8004846:	9304      	str	r3, [sp, #16]
 8004848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800484c:	482c      	ldr	r0, [pc, #176]	; (8004900 <_vfiprintf_r+0x250>)
 800484e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004852:	2206      	movs	r2, #6
 8004854:	f7fb fcc4 	bl	80001e0 <memchr>
 8004858:	2800      	cmp	r0, #0
 800485a:	d03f      	beq.n	80048dc <_vfiprintf_r+0x22c>
 800485c:	4b29      	ldr	r3, [pc, #164]	; (8004904 <_vfiprintf_r+0x254>)
 800485e:	bb1b      	cbnz	r3, 80048a8 <_vfiprintf_r+0x1f8>
 8004860:	9b03      	ldr	r3, [sp, #12]
 8004862:	3307      	adds	r3, #7
 8004864:	f023 0307 	bic.w	r3, r3, #7
 8004868:	3308      	adds	r3, #8
 800486a:	9303      	str	r3, [sp, #12]
 800486c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800486e:	443b      	add	r3, r7
 8004870:	9309      	str	r3, [sp, #36]	; 0x24
 8004872:	e767      	b.n	8004744 <_vfiprintf_r+0x94>
 8004874:	fb0c 3202 	mla	r2, ip, r2, r3
 8004878:	460c      	mov	r4, r1
 800487a:	2001      	movs	r0, #1
 800487c:	e7a5      	b.n	80047ca <_vfiprintf_r+0x11a>
 800487e:	2300      	movs	r3, #0
 8004880:	3401      	adds	r4, #1
 8004882:	9305      	str	r3, [sp, #20]
 8004884:	4619      	mov	r1, r3
 8004886:	f04f 0c0a 	mov.w	ip, #10
 800488a:	4620      	mov	r0, r4
 800488c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004890:	3a30      	subs	r2, #48	; 0x30
 8004892:	2a09      	cmp	r2, #9
 8004894:	d903      	bls.n	800489e <_vfiprintf_r+0x1ee>
 8004896:	2b00      	cmp	r3, #0
 8004898:	d0c5      	beq.n	8004826 <_vfiprintf_r+0x176>
 800489a:	9105      	str	r1, [sp, #20]
 800489c:	e7c3      	b.n	8004826 <_vfiprintf_r+0x176>
 800489e:	fb0c 2101 	mla	r1, ip, r1, r2
 80048a2:	4604      	mov	r4, r0
 80048a4:	2301      	movs	r3, #1
 80048a6:	e7f0      	b.n	800488a <_vfiprintf_r+0x1da>
 80048a8:	ab03      	add	r3, sp, #12
 80048aa:	9300      	str	r3, [sp, #0]
 80048ac:	462a      	mov	r2, r5
 80048ae:	4b16      	ldr	r3, [pc, #88]	; (8004908 <_vfiprintf_r+0x258>)
 80048b0:	a904      	add	r1, sp, #16
 80048b2:	4630      	mov	r0, r6
 80048b4:	f3af 8000 	nop.w
 80048b8:	4607      	mov	r7, r0
 80048ba:	1c78      	adds	r0, r7, #1
 80048bc:	d1d6      	bne.n	800486c <_vfiprintf_r+0x1bc>
 80048be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80048c0:	07d9      	lsls	r1, r3, #31
 80048c2:	d405      	bmi.n	80048d0 <_vfiprintf_r+0x220>
 80048c4:	89ab      	ldrh	r3, [r5, #12]
 80048c6:	059a      	lsls	r2, r3, #22
 80048c8:	d402      	bmi.n	80048d0 <_vfiprintf_r+0x220>
 80048ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80048cc:	f000 fc55 	bl	800517a <__retarget_lock_release_recursive>
 80048d0:	89ab      	ldrh	r3, [r5, #12]
 80048d2:	065b      	lsls	r3, r3, #25
 80048d4:	f53f af12 	bmi.w	80046fc <_vfiprintf_r+0x4c>
 80048d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048da:	e711      	b.n	8004700 <_vfiprintf_r+0x50>
 80048dc:	ab03      	add	r3, sp, #12
 80048de:	9300      	str	r3, [sp, #0]
 80048e0:	462a      	mov	r2, r5
 80048e2:	4b09      	ldr	r3, [pc, #36]	; (8004908 <_vfiprintf_r+0x258>)
 80048e4:	a904      	add	r1, sp, #16
 80048e6:	4630      	mov	r0, r6
 80048e8:	f000 f880 	bl	80049ec <_printf_i>
 80048ec:	e7e4      	b.n	80048b8 <_vfiprintf_r+0x208>
 80048ee:	bf00      	nop
 80048f0:	08005de0 	.word	0x08005de0
 80048f4:	08005e00 	.word	0x08005e00
 80048f8:	08005dc0 	.word	0x08005dc0
 80048fc:	08005d8c 	.word	0x08005d8c
 8004900:	08005d96 	.word	0x08005d96
 8004904:	00000000 	.word	0x00000000
 8004908:	0800468b 	.word	0x0800468b
 800490c:	08005d92 	.word	0x08005d92

08004910 <_printf_common>:
 8004910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004914:	4616      	mov	r6, r2
 8004916:	4699      	mov	r9, r3
 8004918:	688a      	ldr	r2, [r1, #8]
 800491a:	690b      	ldr	r3, [r1, #16]
 800491c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004920:	4293      	cmp	r3, r2
 8004922:	bfb8      	it	lt
 8004924:	4613      	movlt	r3, r2
 8004926:	6033      	str	r3, [r6, #0]
 8004928:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800492c:	4607      	mov	r7, r0
 800492e:	460c      	mov	r4, r1
 8004930:	b10a      	cbz	r2, 8004936 <_printf_common+0x26>
 8004932:	3301      	adds	r3, #1
 8004934:	6033      	str	r3, [r6, #0]
 8004936:	6823      	ldr	r3, [r4, #0]
 8004938:	0699      	lsls	r1, r3, #26
 800493a:	bf42      	ittt	mi
 800493c:	6833      	ldrmi	r3, [r6, #0]
 800493e:	3302      	addmi	r3, #2
 8004940:	6033      	strmi	r3, [r6, #0]
 8004942:	6825      	ldr	r5, [r4, #0]
 8004944:	f015 0506 	ands.w	r5, r5, #6
 8004948:	d106      	bne.n	8004958 <_printf_common+0x48>
 800494a:	f104 0a19 	add.w	sl, r4, #25
 800494e:	68e3      	ldr	r3, [r4, #12]
 8004950:	6832      	ldr	r2, [r6, #0]
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	42ab      	cmp	r3, r5
 8004956:	dc26      	bgt.n	80049a6 <_printf_common+0x96>
 8004958:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800495c:	1e13      	subs	r3, r2, #0
 800495e:	6822      	ldr	r2, [r4, #0]
 8004960:	bf18      	it	ne
 8004962:	2301      	movne	r3, #1
 8004964:	0692      	lsls	r2, r2, #26
 8004966:	d42b      	bmi.n	80049c0 <_printf_common+0xb0>
 8004968:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800496c:	4649      	mov	r1, r9
 800496e:	4638      	mov	r0, r7
 8004970:	47c0      	blx	r8
 8004972:	3001      	adds	r0, #1
 8004974:	d01e      	beq.n	80049b4 <_printf_common+0xa4>
 8004976:	6823      	ldr	r3, [r4, #0]
 8004978:	68e5      	ldr	r5, [r4, #12]
 800497a:	6832      	ldr	r2, [r6, #0]
 800497c:	f003 0306 	and.w	r3, r3, #6
 8004980:	2b04      	cmp	r3, #4
 8004982:	bf08      	it	eq
 8004984:	1aad      	subeq	r5, r5, r2
 8004986:	68a3      	ldr	r3, [r4, #8]
 8004988:	6922      	ldr	r2, [r4, #16]
 800498a:	bf0c      	ite	eq
 800498c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004990:	2500      	movne	r5, #0
 8004992:	4293      	cmp	r3, r2
 8004994:	bfc4      	itt	gt
 8004996:	1a9b      	subgt	r3, r3, r2
 8004998:	18ed      	addgt	r5, r5, r3
 800499a:	2600      	movs	r6, #0
 800499c:	341a      	adds	r4, #26
 800499e:	42b5      	cmp	r5, r6
 80049a0:	d11a      	bne.n	80049d8 <_printf_common+0xc8>
 80049a2:	2000      	movs	r0, #0
 80049a4:	e008      	b.n	80049b8 <_printf_common+0xa8>
 80049a6:	2301      	movs	r3, #1
 80049a8:	4652      	mov	r2, sl
 80049aa:	4649      	mov	r1, r9
 80049ac:	4638      	mov	r0, r7
 80049ae:	47c0      	blx	r8
 80049b0:	3001      	adds	r0, #1
 80049b2:	d103      	bne.n	80049bc <_printf_common+0xac>
 80049b4:	f04f 30ff 	mov.w	r0, #4294967295
 80049b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049bc:	3501      	adds	r5, #1
 80049be:	e7c6      	b.n	800494e <_printf_common+0x3e>
 80049c0:	18e1      	adds	r1, r4, r3
 80049c2:	1c5a      	adds	r2, r3, #1
 80049c4:	2030      	movs	r0, #48	; 0x30
 80049c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80049ca:	4422      	add	r2, r4
 80049cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80049d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80049d4:	3302      	adds	r3, #2
 80049d6:	e7c7      	b.n	8004968 <_printf_common+0x58>
 80049d8:	2301      	movs	r3, #1
 80049da:	4622      	mov	r2, r4
 80049dc:	4649      	mov	r1, r9
 80049de:	4638      	mov	r0, r7
 80049e0:	47c0      	blx	r8
 80049e2:	3001      	adds	r0, #1
 80049e4:	d0e6      	beq.n	80049b4 <_printf_common+0xa4>
 80049e6:	3601      	adds	r6, #1
 80049e8:	e7d9      	b.n	800499e <_printf_common+0x8e>
	...

080049ec <_printf_i>:
 80049ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049f0:	460c      	mov	r4, r1
 80049f2:	4691      	mov	r9, r2
 80049f4:	7e27      	ldrb	r7, [r4, #24]
 80049f6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80049f8:	2f78      	cmp	r7, #120	; 0x78
 80049fa:	4680      	mov	r8, r0
 80049fc:	469a      	mov	sl, r3
 80049fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004a02:	d807      	bhi.n	8004a14 <_printf_i+0x28>
 8004a04:	2f62      	cmp	r7, #98	; 0x62
 8004a06:	d80a      	bhi.n	8004a1e <_printf_i+0x32>
 8004a08:	2f00      	cmp	r7, #0
 8004a0a:	f000 80d8 	beq.w	8004bbe <_printf_i+0x1d2>
 8004a0e:	2f58      	cmp	r7, #88	; 0x58
 8004a10:	f000 80a3 	beq.w	8004b5a <_printf_i+0x16e>
 8004a14:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004a18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004a1c:	e03a      	b.n	8004a94 <_printf_i+0xa8>
 8004a1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004a22:	2b15      	cmp	r3, #21
 8004a24:	d8f6      	bhi.n	8004a14 <_printf_i+0x28>
 8004a26:	a001      	add	r0, pc, #4	; (adr r0, 8004a2c <_printf_i+0x40>)
 8004a28:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004a2c:	08004a85 	.word	0x08004a85
 8004a30:	08004a99 	.word	0x08004a99
 8004a34:	08004a15 	.word	0x08004a15
 8004a38:	08004a15 	.word	0x08004a15
 8004a3c:	08004a15 	.word	0x08004a15
 8004a40:	08004a15 	.word	0x08004a15
 8004a44:	08004a99 	.word	0x08004a99
 8004a48:	08004a15 	.word	0x08004a15
 8004a4c:	08004a15 	.word	0x08004a15
 8004a50:	08004a15 	.word	0x08004a15
 8004a54:	08004a15 	.word	0x08004a15
 8004a58:	08004ba5 	.word	0x08004ba5
 8004a5c:	08004ac9 	.word	0x08004ac9
 8004a60:	08004b87 	.word	0x08004b87
 8004a64:	08004a15 	.word	0x08004a15
 8004a68:	08004a15 	.word	0x08004a15
 8004a6c:	08004bc7 	.word	0x08004bc7
 8004a70:	08004a15 	.word	0x08004a15
 8004a74:	08004ac9 	.word	0x08004ac9
 8004a78:	08004a15 	.word	0x08004a15
 8004a7c:	08004a15 	.word	0x08004a15
 8004a80:	08004b8f 	.word	0x08004b8f
 8004a84:	680b      	ldr	r3, [r1, #0]
 8004a86:	1d1a      	adds	r2, r3, #4
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	600a      	str	r2, [r1, #0]
 8004a8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004a90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a94:	2301      	movs	r3, #1
 8004a96:	e0a3      	b.n	8004be0 <_printf_i+0x1f4>
 8004a98:	6825      	ldr	r5, [r4, #0]
 8004a9a:	6808      	ldr	r0, [r1, #0]
 8004a9c:	062e      	lsls	r6, r5, #24
 8004a9e:	f100 0304 	add.w	r3, r0, #4
 8004aa2:	d50a      	bpl.n	8004aba <_printf_i+0xce>
 8004aa4:	6805      	ldr	r5, [r0, #0]
 8004aa6:	600b      	str	r3, [r1, #0]
 8004aa8:	2d00      	cmp	r5, #0
 8004aaa:	da03      	bge.n	8004ab4 <_printf_i+0xc8>
 8004aac:	232d      	movs	r3, #45	; 0x2d
 8004aae:	426d      	negs	r5, r5
 8004ab0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ab4:	485e      	ldr	r0, [pc, #376]	; (8004c30 <_printf_i+0x244>)
 8004ab6:	230a      	movs	r3, #10
 8004ab8:	e019      	b.n	8004aee <_printf_i+0x102>
 8004aba:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004abe:	6805      	ldr	r5, [r0, #0]
 8004ac0:	600b      	str	r3, [r1, #0]
 8004ac2:	bf18      	it	ne
 8004ac4:	b22d      	sxthne	r5, r5
 8004ac6:	e7ef      	b.n	8004aa8 <_printf_i+0xbc>
 8004ac8:	680b      	ldr	r3, [r1, #0]
 8004aca:	6825      	ldr	r5, [r4, #0]
 8004acc:	1d18      	adds	r0, r3, #4
 8004ace:	6008      	str	r0, [r1, #0]
 8004ad0:	0628      	lsls	r0, r5, #24
 8004ad2:	d501      	bpl.n	8004ad8 <_printf_i+0xec>
 8004ad4:	681d      	ldr	r5, [r3, #0]
 8004ad6:	e002      	b.n	8004ade <_printf_i+0xf2>
 8004ad8:	0669      	lsls	r1, r5, #25
 8004ada:	d5fb      	bpl.n	8004ad4 <_printf_i+0xe8>
 8004adc:	881d      	ldrh	r5, [r3, #0]
 8004ade:	4854      	ldr	r0, [pc, #336]	; (8004c30 <_printf_i+0x244>)
 8004ae0:	2f6f      	cmp	r7, #111	; 0x6f
 8004ae2:	bf0c      	ite	eq
 8004ae4:	2308      	moveq	r3, #8
 8004ae6:	230a      	movne	r3, #10
 8004ae8:	2100      	movs	r1, #0
 8004aea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004aee:	6866      	ldr	r6, [r4, #4]
 8004af0:	60a6      	str	r6, [r4, #8]
 8004af2:	2e00      	cmp	r6, #0
 8004af4:	bfa2      	ittt	ge
 8004af6:	6821      	ldrge	r1, [r4, #0]
 8004af8:	f021 0104 	bicge.w	r1, r1, #4
 8004afc:	6021      	strge	r1, [r4, #0]
 8004afe:	b90d      	cbnz	r5, 8004b04 <_printf_i+0x118>
 8004b00:	2e00      	cmp	r6, #0
 8004b02:	d04d      	beq.n	8004ba0 <_printf_i+0x1b4>
 8004b04:	4616      	mov	r6, r2
 8004b06:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b0a:	fb03 5711 	mls	r7, r3, r1, r5
 8004b0e:	5dc7      	ldrb	r7, [r0, r7]
 8004b10:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b14:	462f      	mov	r7, r5
 8004b16:	42bb      	cmp	r3, r7
 8004b18:	460d      	mov	r5, r1
 8004b1a:	d9f4      	bls.n	8004b06 <_printf_i+0x11a>
 8004b1c:	2b08      	cmp	r3, #8
 8004b1e:	d10b      	bne.n	8004b38 <_printf_i+0x14c>
 8004b20:	6823      	ldr	r3, [r4, #0]
 8004b22:	07df      	lsls	r7, r3, #31
 8004b24:	d508      	bpl.n	8004b38 <_printf_i+0x14c>
 8004b26:	6923      	ldr	r3, [r4, #16]
 8004b28:	6861      	ldr	r1, [r4, #4]
 8004b2a:	4299      	cmp	r1, r3
 8004b2c:	bfde      	ittt	le
 8004b2e:	2330      	movle	r3, #48	; 0x30
 8004b30:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b34:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004b38:	1b92      	subs	r2, r2, r6
 8004b3a:	6122      	str	r2, [r4, #16]
 8004b3c:	f8cd a000 	str.w	sl, [sp]
 8004b40:	464b      	mov	r3, r9
 8004b42:	aa03      	add	r2, sp, #12
 8004b44:	4621      	mov	r1, r4
 8004b46:	4640      	mov	r0, r8
 8004b48:	f7ff fee2 	bl	8004910 <_printf_common>
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	d14c      	bne.n	8004bea <_printf_i+0x1fe>
 8004b50:	f04f 30ff 	mov.w	r0, #4294967295
 8004b54:	b004      	add	sp, #16
 8004b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b5a:	4835      	ldr	r0, [pc, #212]	; (8004c30 <_printf_i+0x244>)
 8004b5c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004b60:	6823      	ldr	r3, [r4, #0]
 8004b62:	680e      	ldr	r6, [r1, #0]
 8004b64:	061f      	lsls	r7, r3, #24
 8004b66:	f856 5b04 	ldr.w	r5, [r6], #4
 8004b6a:	600e      	str	r6, [r1, #0]
 8004b6c:	d514      	bpl.n	8004b98 <_printf_i+0x1ac>
 8004b6e:	07d9      	lsls	r1, r3, #31
 8004b70:	bf44      	itt	mi
 8004b72:	f043 0320 	orrmi.w	r3, r3, #32
 8004b76:	6023      	strmi	r3, [r4, #0]
 8004b78:	b91d      	cbnz	r5, 8004b82 <_printf_i+0x196>
 8004b7a:	6823      	ldr	r3, [r4, #0]
 8004b7c:	f023 0320 	bic.w	r3, r3, #32
 8004b80:	6023      	str	r3, [r4, #0]
 8004b82:	2310      	movs	r3, #16
 8004b84:	e7b0      	b.n	8004ae8 <_printf_i+0xfc>
 8004b86:	6823      	ldr	r3, [r4, #0]
 8004b88:	f043 0320 	orr.w	r3, r3, #32
 8004b8c:	6023      	str	r3, [r4, #0]
 8004b8e:	2378      	movs	r3, #120	; 0x78
 8004b90:	4828      	ldr	r0, [pc, #160]	; (8004c34 <_printf_i+0x248>)
 8004b92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b96:	e7e3      	b.n	8004b60 <_printf_i+0x174>
 8004b98:	065e      	lsls	r6, r3, #25
 8004b9a:	bf48      	it	mi
 8004b9c:	b2ad      	uxthmi	r5, r5
 8004b9e:	e7e6      	b.n	8004b6e <_printf_i+0x182>
 8004ba0:	4616      	mov	r6, r2
 8004ba2:	e7bb      	b.n	8004b1c <_printf_i+0x130>
 8004ba4:	680b      	ldr	r3, [r1, #0]
 8004ba6:	6826      	ldr	r6, [r4, #0]
 8004ba8:	6960      	ldr	r0, [r4, #20]
 8004baa:	1d1d      	adds	r5, r3, #4
 8004bac:	600d      	str	r5, [r1, #0]
 8004bae:	0635      	lsls	r5, r6, #24
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	d501      	bpl.n	8004bb8 <_printf_i+0x1cc>
 8004bb4:	6018      	str	r0, [r3, #0]
 8004bb6:	e002      	b.n	8004bbe <_printf_i+0x1d2>
 8004bb8:	0671      	lsls	r1, r6, #25
 8004bba:	d5fb      	bpl.n	8004bb4 <_printf_i+0x1c8>
 8004bbc:	8018      	strh	r0, [r3, #0]
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	6123      	str	r3, [r4, #16]
 8004bc2:	4616      	mov	r6, r2
 8004bc4:	e7ba      	b.n	8004b3c <_printf_i+0x150>
 8004bc6:	680b      	ldr	r3, [r1, #0]
 8004bc8:	1d1a      	adds	r2, r3, #4
 8004bca:	600a      	str	r2, [r1, #0]
 8004bcc:	681e      	ldr	r6, [r3, #0]
 8004bce:	6862      	ldr	r2, [r4, #4]
 8004bd0:	2100      	movs	r1, #0
 8004bd2:	4630      	mov	r0, r6
 8004bd4:	f7fb fb04 	bl	80001e0 <memchr>
 8004bd8:	b108      	cbz	r0, 8004bde <_printf_i+0x1f2>
 8004bda:	1b80      	subs	r0, r0, r6
 8004bdc:	6060      	str	r0, [r4, #4]
 8004bde:	6863      	ldr	r3, [r4, #4]
 8004be0:	6123      	str	r3, [r4, #16]
 8004be2:	2300      	movs	r3, #0
 8004be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004be8:	e7a8      	b.n	8004b3c <_printf_i+0x150>
 8004bea:	6923      	ldr	r3, [r4, #16]
 8004bec:	4632      	mov	r2, r6
 8004bee:	4649      	mov	r1, r9
 8004bf0:	4640      	mov	r0, r8
 8004bf2:	47d0      	blx	sl
 8004bf4:	3001      	adds	r0, #1
 8004bf6:	d0ab      	beq.n	8004b50 <_printf_i+0x164>
 8004bf8:	6823      	ldr	r3, [r4, #0]
 8004bfa:	079b      	lsls	r3, r3, #30
 8004bfc:	d413      	bmi.n	8004c26 <_printf_i+0x23a>
 8004bfe:	68e0      	ldr	r0, [r4, #12]
 8004c00:	9b03      	ldr	r3, [sp, #12]
 8004c02:	4298      	cmp	r0, r3
 8004c04:	bfb8      	it	lt
 8004c06:	4618      	movlt	r0, r3
 8004c08:	e7a4      	b.n	8004b54 <_printf_i+0x168>
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	4632      	mov	r2, r6
 8004c0e:	4649      	mov	r1, r9
 8004c10:	4640      	mov	r0, r8
 8004c12:	47d0      	blx	sl
 8004c14:	3001      	adds	r0, #1
 8004c16:	d09b      	beq.n	8004b50 <_printf_i+0x164>
 8004c18:	3501      	adds	r5, #1
 8004c1a:	68e3      	ldr	r3, [r4, #12]
 8004c1c:	9903      	ldr	r1, [sp, #12]
 8004c1e:	1a5b      	subs	r3, r3, r1
 8004c20:	42ab      	cmp	r3, r5
 8004c22:	dcf2      	bgt.n	8004c0a <_printf_i+0x21e>
 8004c24:	e7eb      	b.n	8004bfe <_printf_i+0x212>
 8004c26:	2500      	movs	r5, #0
 8004c28:	f104 0619 	add.w	r6, r4, #25
 8004c2c:	e7f5      	b.n	8004c1a <_printf_i+0x22e>
 8004c2e:	bf00      	nop
 8004c30:	08005d9d 	.word	0x08005d9d
 8004c34:	08005dae 	.word	0x08005dae

08004c38 <_vsiprintf_r>:
 8004c38:	b500      	push	{lr}
 8004c3a:	b09b      	sub	sp, #108	; 0x6c
 8004c3c:	9100      	str	r1, [sp, #0]
 8004c3e:	9104      	str	r1, [sp, #16]
 8004c40:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004c44:	9105      	str	r1, [sp, #20]
 8004c46:	9102      	str	r1, [sp, #8]
 8004c48:	4905      	ldr	r1, [pc, #20]	; (8004c60 <_vsiprintf_r+0x28>)
 8004c4a:	9103      	str	r1, [sp, #12]
 8004c4c:	4669      	mov	r1, sp
 8004c4e:	f000 fc3f 	bl	80054d0 <_svfiprintf_r>
 8004c52:	9b00      	ldr	r3, [sp, #0]
 8004c54:	2200      	movs	r2, #0
 8004c56:	701a      	strb	r2, [r3, #0]
 8004c58:	b01b      	add	sp, #108	; 0x6c
 8004c5a:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c5e:	bf00      	nop
 8004c60:	ffff0208 	.word	0xffff0208

08004c64 <vsiprintf>:
 8004c64:	4613      	mov	r3, r2
 8004c66:	460a      	mov	r2, r1
 8004c68:	4601      	mov	r1, r0
 8004c6a:	4802      	ldr	r0, [pc, #8]	; (8004c74 <vsiprintf+0x10>)
 8004c6c:	6800      	ldr	r0, [r0, #0]
 8004c6e:	f7ff bfe3 	b.w	8004c38 <_vsiprintf_r>
 8004c72:	bf00      	nop
 8004c74:	2000000c 	.word	0x2000000c

08004c78 <__swbuf_r>:
 8004c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c7a:	460e      	mov	r6, r1
 8004c7c:	4614      	mov	r4, r2
 8004c7e:	4605      	mov	r5, r0
 8004c80:	b118      	cbz	r0, 8004c8a <__swbuf_r+0x12>
 8004c82:	6983      	ldr	r3, [r0, #24]
 8004c84:	b90b      	cbnz	r3, 8004c8a <__swbuf_r+0x12>
 8004c86:	f000 f9d9 	bl	800503c <__sinit>
 8004c8a:	4b21      	ldr	r3, [pc, #132]	; (8004d10 <__swbuf_r+0x98>)
 8004c8c:	429c      	cmp	r4, r3
 8004c8e:	d12b      	bne.n	8004ce8 <__swbuf_r+0x70>
 8004c90:	686c      	ldr	r4, [r5, #4]
 8004c92:	69a3      	ldr	r3, [r4, #24]
 8004c94:	60a3      	str	r3, [r4, #8]
 8004c96:	89a3      	ldrh	r3, [r4, #12]
 8004c98:	071a      	lsls	r2, r3, #28
 8004c9a:	d52f      	bpl.n	8004cfc <__swbuf_r+0x84>
 8004c9c:	6923      	ldr	r3, [r4, #16]
 8004c9e:	b36b      	cbz	r3, 8004cfc <__swbuf_r+0x84>
 8004ca0:	6923      	ldr	r3, [r4, #16]
 8004ca2:	6820      	ldr	r0, [r4, #0]
 8004ca4:	1ac0      	subs	r0, r0, r3
 8004ca6:	6963      	ldr	r3, [r4, #20]
 8004ca8:	b2f6      	uxtb	r6, r6
 8004caa:	4283      	cmp	r3, r0
 8004cac:	4637      	mov	r7, r6
 8004cae:	dc04      	bgt.n	8004cba <__swbuf_r+0x42>
 8004cb0:	4621      	mov	r1, r4
 8004cb2:	4628      	mov	r0, r5
 8004cb4:	f000 f92e 	bl	8004f14 <_fflush_r>
 8004cb8:	bb30      	cbnz	r0, 8004d08 <__swbuf_r+0x90>
 8004cba:	68a3      	ldr	r3, [r4, #8]
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	60a3      	str	r3, [r4, #8]
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	6022      	str	r2, [r4, #0]
 8004cc6:	701e      	strb	r6, [r3, #0]
 8004cc8:	6963      	ldr	r3, [r4, #20]
 8004cca:	3001      	adds	r0, #1
 8004ccc:	4283      	cmp	r3, r0
 8004cce:	d004      	beq.n	8004cda <__swbuf_r+0x62>
 8004cd0:	89a3      	ldrh	r3, [r4, #12]
 8004cd2:	07db      	lsls	r3, r3, #31
 8004cd4:	d506      	bpl.n	8004ce4 <__swbuf_r+0x6c>
 8004cd6:	2e0a      	cmp	r6, #10
 8004cd8:	d104      	bne.n	8004ce4 <__swbuf_r+0x6c>
 8004cda:	4621      	mov	r1, r4
 8004cdc:	4628      	mov	r0, r5
 8004cde:	f000 f919 	bl	8004f14 <_fflush_r>
 8004ce2:	b988      	cbnz	r0, 8004d08 <__swbuf_r+0x90>
 8004ce4:	4638      	mov	r0, r7
 8004ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ce8:	4b0a      	ldr	r3, [pc, #40]	; (8004d14 <__swbuf_r+0x9c>)
 8004cea:	429c      	cmp	r4, r3
 8004cec:	d101      	bne.n	8004cf2 <__swbuf_r+0x7a>
 8004cee:	68ac      	ldr	r4, [r5, #8]
 8004cf0:	e7cf      	b.n	8004c92 <__swbuf_r+0x1a>
 8004cf2:	4b09      	ldr	r3, [pc, #36]	; (8004d18 <__swbuf_r+0xa0>)
 8004cf4:	429c      	cmp	r4, r3
 8004cf6:	bf08      	it	eq
 8004cf8:	68ec      	ldreq	r4, [r5, #12]
 8004cfa:	e7ca      	b.n	8004c92 <__swbuf_r+0x1a>
 8004cfc:	4621      	mov	r1, r4
 8004cfe:	4628      	mov	r0, r5
 8004d00:	f000 f80c 	bl	8004d1c <__swsetup_r>
 8004d04:	2800      	cmp	r0, #0
 8004d06:	d0cb      	beq.n	8004ca0 <__swbuf_r+0x28>
 8004d08:	f04f 37ff 	mov.w	r7, #4294967295
 8004d0c:	e7ea      	b.n	8004ce4 <__swbuf_r+0x6c>
 8004d0e:	bf00      	nop
 8004d10:	08005de0 	.word	0x08005de0
 8004d14:	08005e00 	.word	0x08005e00
 8004d18:	08005dc0 	.word	0x08005dc0

08004d1c <__swsetup_r>:
 8004d1c:	4b32      	ldr	r3, [pc, #200]	; (8004de8 <__swsetup_r+0xcc>)
 8004d1e:	b570      	push	{r4, r5, r6, lr}
 8004d20:	681d      	ldr	r5, [r3, #0]
 8004d22:	4606      	mov	r6, r0
 8004d24:	460c      	mov	r4, r1
 8004d26:	b125      	cbz	r5, 8004d32 <__swsetup_r+0x16>
 8004d28:	69ab      	ldr	r3, [r5, #24]
 8004d2a:	b913      	cbnz	r3, 8004d32 <__swsetup_r+0x16>
 8004d2c:	4628      	mov	r0, r5
 8004d2e:	f000 f985 	bl	800503c <__sinit>
 8004d32:	4b2e      	ldr	r3, [pc, #184]	; (8004dec <__swsetup_r+0xd0>)
 8004d34:	429c      	cmp	r4, r3
 8004d36:	d10f      	bne.n	8004d58 <__swsetup_r+0x3c>
 8004d38:	686c      	ldr	r4, [r5, #4]
 8004d3a:	89a3      	ldrh	r3, [r4, #12]
 8004d3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004d40:	0719      	lsls	r1, r3, #28
 8004d42:	d42c      	bmi.n	8004d9e <__swsetup_r+0x82>
 8004d44:	06dd      	lsls	r5, r3, #27
 8004d46:	d411      	bmi.n	8004d6c <__swsetup_r+0x50>
 8004d48:	2309      	movs	r3, #9
 8004d4a:	6033      	str	r3, [r6, #0]
 8004d4c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004d50:	81a3      	strh	r3, [r4, #12]
 8004d52:	f04f 30ff 	mov.w	r0, #4294967295
 8004d56:	e03e      	b.n	8004dd6 <__swsetup_r+0xba>
 8004d58:	4b25      	ldr	r3, [pc, #148]	; (8004df0 <__swsetup_r+0xd4>)
 8004d5a:	429c      	cmp	r4, r3
 8004d5c:	d101      	bne.n	8004d62 <__swsetup_r+0x46>
 8004d5e:	68ac      	ldr	r4, [r5, #8]
 8004d60:	e7eb      	b.n	8004d3a <__swsetup_r+0x1e>
 8004d62:	4b24      	ldr	r3, [pc, #144]	; (8004df4 <__swsetup_r+0xd8>)
 8004d64:	429c      	cmp	r4, r3
 8004d66:	bf08      	it	eq
 8004d68:	68ec      	ldreq	r4, [r5, #12]
 8004d6a:	e7e6      	b.n	8004d3a <__swsetup_r+0x1e>
 8004d6c:	0758      	lsls	r0, r3, #29
 8004d6e:	d512      	bpl.n	8004d96 <__swsetup_r+0x7a>
 8004d70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d72:	b141      	cbz	r1, 8004d86 <__swsetup_r+0x6a>
 8004d74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d78:	4299      	cmp	r1, r3
 8004d7a:	d002      	beq.n	8004d82 <__swsetup_r+0x66>
 8004d7c:	4630      	mov	r0, r6
 8004d7e:	f000 fa7b 	bl	8005278 <_free_r>
 8004d82:	2300      	movs	r3, #0
 8004d84:	6363      	str	r3, [r4, #52]	; 0x34
 8004d86:	89a3      	ldrh	r3, [r4, #12]
 8004d88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004d8c:	81a3      	strh	r3, [r4, #12]
 8004d8e:	2300      	movs	r3, #0
 8004d90:	6063      	str	r3, [r4, #4]
 8004d92:	6923      	ldr	r3, [r4, #16]
 8004d94:	6023      	str	r3, [r4, #0]
 8004d96:	89a3      	ldrh	r3, [r4, #12]
 8004d98:	f043 0308 	orr.w	r3, r3, #8
 8004d9c:	81a3      	strh	r3, [r4, #12]
 8004d9e:	6923      	ldr	r3, [r4, #16]
 8004da0:	b94b      	cbnz	r3, 8004db6 <__swsetup_r+0x9a>
 8004da2:	89a3      	ldrh	r3, [r4, #12]
 8004da4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004da8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dac:	d003      	beq.n	8004db6 <__swsetup_r+0x9a>
 8004dae:	4621      	mov	r1, r4
 8004db0:	4630      	mov	r0, r6
 8004db2:	f000 fa07 	bl	80051c4 <__smakebuf_r>
 8004db6:	89a0      	ldrh	r0, [r4, #12]
 8004db8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004dbc:	f010 0301 	ands.w	r3, r0, #1
 8004dc0:	d00a      	beq.n	8004dd8 <__swsetup_r+0xbc>
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	60a3      	str	r3, [r4, #8]
 8004dc6:	6963      	ldr	r3, [r4, #20]
 8004dc8:	425b      	negs	r3, r3
 8004dca:	61a3      	str	r3, [r4, #24]
 8004dcc:	6923      	ldr	r3, [r4, #16]
 8004dce:	b943      	cbnz	r3, 8004de2 <__swsetup_r+0xc6>
 8004dd0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004dd4:	d1ba      	bne.n	8004d4c <__swsetup_r+0x30>
 8004dd6:	bd70      	pop	{r4, r5, r6, pc}
 8004dd8:	0781      	lsls	r1, r0, #30
 8004dda:	bf58      	it	pl
 8004ddc:	6963      	ldrpl	r3, [r4, #20]
 8004dde:	60a3      	str	r3, [r4, #8]
 8004de0:	e7f4      	b.n	8004dcc <__swsetup_r+0xb0>
 8004de2:	2000      	movs	r0, #0
 8004de4:	e7f7      	b.n	8004dd6 <__swsetup_r+0xba>
 8004de6:	bf00      	nop
 8004de8:	2000000c 	.word	0x2000000c
 8004dec:	08005de0 	.word	0x08005de0
 8004df0:	08005e00 	.word	0x08005e00
 8004df4:	08005dc0 	.word	0x08005dc0

08004df8 <abort>:
 8004df8:	b508      	push	{r3, lr}
 8004dfa:	2006      	movs	r0, #6
 8004dfc:	f000 fca0 	bl	8005740 <raise>
 8004e00:	2001      	movs	r0, #1
 8004e02:	f7fb fbcf 	bl	80005a4 <_exit>
	...

08004e08 <__sflush_r>:
 8004e08:	898a      	ldrh	r2, [r1, #12]
 8004e0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e0e:	4605      	mov	r5, r0
 8004e10:	0710      	lsls	r0, r2, #28
 8004e12:	460c      	mov	r4, r1
 8004e14:	d458      	bmi.n	8004ec8 <__sflush_r+0xc0>
 8004e16:	684b      	ldr	r3, [r1, #4]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	dc05      	bgt.n	8004e28 <__sflush_r+0x20>
 8004e1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	dc02      	bgt.n	8004e28 <__sflush_r+0x20>
 8004e22:	2000      	movs	r0, #0
 8004e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e2a:	2e00      	cmp	r6, #0
 8004e2c:	d0f9      	beq.n	8004e22 <__sflush_r+0x1a>
 8004e2e:	2300      	movs	r3, #0
 8004e30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004e34:	682f      	ldr	r7, [r5, #0]
 8004e36:	602b      	str	r3, [r5, #0]
 8004e38:	d032      	beq.n	8004ea0 <__sflush_r+0x98>
 8004e3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004e3c:	89a3      	ldrh	r3, [r4, #12]
 8004e3e:	075a      	lsls	r2, r3, #29
 8004e40:	d505      	bpl.n	8004e4e <__sflush_r+0x46>
 8004e42:	6863      	ldr	r3, [r4, #4]
 8004e44:	1ac0      	subs	r0, r0, r3
 8004e46:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004e48:	b10b      	cbz	r3, 8004e4e <__sflush_r+0x46>
 8004e4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004e4c:	1ac0      	subs	r0, r0, r3
 8004e4e:	2300      	movs	r3, #0
 8004e50:	4602      	mov	r2, r0
 8004e52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004e54:	6a21      	ldr	r1, [r4, #32]
 8004e56:	4628      	mov	r0, r5
 8004e58:	47b0      	blx	r6
 8004e5a:	1c43      	adds	r3, r0, #1
 8004e5c:	89a3      	ldrh	r3, [r4, #12]
 8004e5e:	d106      	bne.n	8004e6e <__sflush_r+0x66>
 8004e60:	6829      	ldr	r1, [r5, #0]
 8004e62:	291d      	cmp	r1, #29
 8004e64:	d82c      	bhi.n	8004ec0 <__sflush_r+0xb8>
 8004e66:	4a2a      	ldr	r2, [pc, #168]	; (8004f10 <__sflush_r+0x108>)
 8004e68:	40ca      	lsrs	r2, r1
 8004e6a:	07d6      	lsls	r6, r2, #31
 8004e6c:	d528      	bpl.n	8004ec0 <__sflush_r+0xb8>
 8004e6e:	2200      	movs	r2, #0
 8004e70:	6062      	str	r2, [r4, #4]
 8004e72:	04d9      	lsls	r1, r3, #19
 8004e74:	6922      	ldr	r2, [r4, #16]
 8004e76:	6022      	str	r2, [r4, #0]
 8004e78:	d504      	bpl.n	8004e84 <__sflush_r+0x7c>
 8004e7a:	1c42      	adds	r2, r0, #1
 8004e7c:	d101      	bne.n	8004e82 <__sflush_r+0x7a>
 8004e7e:	682b      	ldr	r3, [r5, #0]
 8004e80:	b903      	cbnz	r3, 8004e84 <__sflush_r+0x7c>
 8004e82:	6560      	str	r0, [r4, #84]	; 0x54
 8004e84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004e86:	602f      	str	r7, [r5, #0]
 8004e88:	2900      	cmp	r1, #0
 8004e8a:	d0ca      	beq.n	8004e22 <__sflush_r+0x1a>
 8004e8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004e90:	4299      	cmp	r1, r3
 8004e92:	d002      	beq.n	8004e9a <__sflush_r+0x92>
 8004e94:	4628      	mov	r0, r5
 8004e96:	f000 f9ef 	bl	8005278 <_free_r>
 8004e9a:	2000      	movs	r0, #0
 8004e9c:	6360      	str	r0, [r4, #52]	; 0x34
 8004e9e:	e7c1      	b.n	8004e24 <__sflush_r+0x1c>
 8004ea0:	6a21      	ldr	r1, [r4, #32]
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	4628      	mov	r0, r5
 8004ea6:	47b0      	blx	r6
 8004ea8:	1c41      	adds	r1, r0, #1
 8004eaa:	d1c7      	bne.n	8004e3c <__sflush_r+0x34>
 8004eac:	682b      	ldr	r3, [r5, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d0c4      	beq.n	8004e3c <__sflush_r+0x34>
 8004eb2:	2b1d      	cmp	r3, #29
 8004eb4:	d001      	beq.n	8004eba <__sflush_r+0xb2>
 8004eb6:	2b16      	cmp	r3, #22
 8004eb8:	d101      	bne.n	8004ebe <__sflush_r+0xb6>
 8004eba:	602f      	str	r7, [r5, #0]
 8004ebc:	e7b1      	b.n	8004e22 <__sflush_r+0x1a>
 8004ebe:	89a3      	ldrh	r3, [r4, #12]
 8004ec0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ec4:	81a3      	strh	r3, [r4, #12]
 8004ec6:	e7ad      	b.n	8004e24 <__sflush_r+0x1c>
 8004ec8:	690f      	ldr	r7, [r1, #16]
 8004eca:	2f00      	cmp	r7, #0
 8004ecc:	d0a9      	beq.n	8004e22 <__sflush_r+0x1a>
 8004ece:	0793      	lsls	r3, r2, #30
 8004ed0:	680e      	ldr	r6, [r1, #0]
 8004ed2:	bf08      	it	eq
 8004ed4:	694b      	ldreq	r3, [r1, #20]
 8004ed6:	600f      	str	r7, [r1, #0]
 8004ed8:	bf18      	it	ne
 8004eda:	2300      	movne	r3, #0
 8004edc:	eba6 0807 	sub.w	r8, r6, r7
 8004ee0:	608b      	str	r3, [r1, #8]
 8004ee2:	f1b8 0f00 	cmp.w	r8, #0
 8004ee6:	dd9c      	ble.n	8004e22 <__sflush_r+0x1a>
 8004ee8:	6a21      	ldr	r1, [r4, #32]
 8004eea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004eec:	4643      	mov	r3, r8
 8004eee:	463a      	mov	r2, r7
 8004ef0:	4628      	mov	r0, r5
 8004ef2:	47b0      	blx	r6
 8004ef4:	2800      	cmp	r0, #0
 8004ef6:	dc06      	bgt.n	8004f06 <__sflush_r+0xfe>
 8004ef8:	89a3      	ldrh	r3, [r4, #12]
 8004efa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004efe:	81a3      	strh	r3, [r4, #12]
 8004f00:	f04f 30ff 	mov.w	r0, #4294967295
 8004f04:	e78e      	b.n	8004e24 <__sflush_r+0x1c>
 8004f06:	4407      	add	r7, r0
 8004f08:	eba8 0800 	sub.w	r8, r8, r0
 8004f0c:	e7e9      	b.n	8004ee2 <__sflush_r+0xda>
 8004f0e:	bf00      	nop
 8004f10:	20400001 	.word	0x20400001

08004f14 <_fflush_r>:
 8004f14:	b538      	push	{r3, r4, r5, lr}
 8004f16:	690b      	ldr	r3, [r1, #16]
 8004f18:	4605      	mov	r5, r0
 8004f1a:	460c      	mov	r4, r1
 8004f1c:	b913      	cbnz	r3, 8004f24 <_fflush_r+0x10>
 8004f1e:	2500      	movs	r5, #0
 8004f20:	4628      	mov	r0, r5
 8004f22:	bd38      	pop	{r3, r4, r5, pc}
 8004f24:	b118      	cbz	r0, 8004f2e <_fflush_r+0x1a>
 8004f26:	6983      	ldr	r3, [r0, #24]
 8004f28:	b90b      	cbnz	r3, 8004f2e <_fflush_r+0x1a>
 8004f2a:	f000 f887 	bl	800503c <__sinit>
 8004f2e:	4b14      	ldr	r3, [pc, #80]	; (8004f80 <_fflush_r+0x6c>)
 8004f30:	429c      	cmp	r4, r3
 8004f32:	d11b      	bne.n	8004f6c <_fflush_r+0x58>
 8004f34:	686c      	ldr	r4, [r5, #4]
 8004f36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d0ef      	beq.n	8004f1e <_fflush_r+0xa>
 8004f3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004f40:	07d0      	lsls	r0, r2, #31
 8004f42:	d404      	bmi.n	8004f4e <_fflush_r+0x3a>
 8004f44:	0599      	lsls	r1, r3, #22
 8004f46:	d402      	bmi.n	8004f4e <_fflush_r+0x3a>
 8004f48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f4a:	f000 f915 	bl	8005178 <__retarget_lock_acquire_recursive>
 8004f4e:	4628      	mov	r0, r5
 8004f50:	4621      	mov	r1, r4
 8004f52:	f7ff ff59 	bl	8004e08 <__sflush_r>
 8004f56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f58:	07da      	lsls	r2, r3, #31
 8004f5a:	4605      	mov	r5, r0
 8004f5c:	d4e0      	bmi.n	8004f20 <_fflush_r+0xc>
 8004f5e:	89a3      	ldrh	r3, [r4, #12]
 8004f60:	059b      	lsls	r3, r3, #22
 8004f62:	d4dd      	bmi.n	8004f20 <_fflush_r+0xc>
 8004f64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004f66:	f000 f908 	bl	800517a <__retarget_lock_release_recursive>
 8004f6a:	e7d9      	b.n	8004f20 <_fflush_r+0xc>
 8004f6c:	4b05      	ldr	r3, [pc, #20]	; (8004f84 <_fflush_r+0x70>)
 8004f6e:	429c      	cmp	r4, r3
 8004f70:	d101      	bne.n	8004f76 <_fflush_r+0x62>
 8004f72:	68ac      	ldr	r4, [r5, #8]
 8004f74:	e7df      	b.n	8004f36 <_fflush_r+0x22>
 8004f76:	4b04      	ldr	r3, [pc, #16]	; (8004f88 <_fflush_r+0x74>)
 8004f78:	429c      	cmp	r4, r3
 8004f7a:	bf08      	it	eq
 8004f7c:	68ec      	ldreq	r4, [r5, #12]
 8004f7e:	e7da      	b.n	8004f36 <_fflush_r+0x22>
 8004f80:	08005de0 	.word	0x08005de0
 8004f84:	08005e00 	.word	0x08005e00
 8004f88:	08005dc0 	.word	0x08005dc0

08004f8c <std>:
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	b510      	push	{r4, lr}
 8004f90:	4604      	mov	r4, r0
 8004f92:	e9c0 3300 	strd	r3, r3, [r0]
 8004f96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004f9a:	6083      	str	r3, [r0, #8]
 8004f9c:	8181      	strh	r1, [r0, #12]
 8004f9e:	6643      	str	r3, [r0, #100]	; 0x64
 8004fa0:	81c2      	strh	r2, [r0, #14]
 8004fa2:	6183      	str	r3, [r0, #24]
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	2208      	movs	r2, #8
 8004fa8:	305c      	adds	r0, #92	; 0x5c
 8004faa:	f7ff fb4f 	bl	800464c <memset>
 8004fae:	4b05      	ldr	r3, [pc, #20]	; (8004fc4 <std+0x38>)
 8004fb0:	6263      	str	r3, [r4, #36]	; 0x24
 8004fb2:	4b05      	ldr	r3, [pc, #20]	; (8004fc8 <std+0x3c>)
 8004fb4:	62a3      	str	r3, [r4, #40]	; 0x28
 8004fb6:	4b05      	ldr	r3, [pc, #20]	; (8004fcc <std+0x40>)
 8004fb8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004fba:	4b05      	ldr	r3, [pc, #20]	; (8004fd0 <std+0x44>)
 8004fbc:	6224      	str	r4, [r4, #32]
 8004fbe:	6323      	str	r3, [r4, #48]	; 0x30
 8004fc0:	bd10      	pop	{r4, pc}
 8004fc2:	bf00      	nop
 8004fc4:	08005779 	.word	0x08005779
 8004fc8:	0800579b 	.word	0x0800579b
 8004fcc:	080057d3 	.word	0x080057d3
 8004fd0:	080057f7 	.word	0x080057f7

08004fd4 <_cleanup_r>:
 8004fd4:	4901      	ldr	r1, [pc, #4]	; (8004fdc <_cleanup_r+0x8>)
 8004fd6:	f000 b8af 	b.w	8005138 <_fwalk_reent>
 8004fda:	bf00      	nop
 8004fdc:	08004f15 	.word	0x08004f15

08004fe0 <__sfmoreglue>:
 8004fe0:	b570      	push	{r4, r5, r6, lr}
 8004fe2:	1e4a      	subs	r2, r1, #1
 8004fe4:	2568      	movs	r5, #104	; 0x68
 8004fe6:	4355      	muls	r5, r2
 8004fe8:	460e      	mov	r6, r1
 8004fea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004fee:	f000 f993 	bl	8005318 <_malloc_r>
 8004ff2:	4604      	mov	r4, r0
 8004ff4:	b140      	cbz	r0, 8005008 <__sfmoreglue+0x28>
 8004ff6:	2100      	movs	r1, #0
 8004ff8:	e9c0 1600 	strd	r1, r6, [r0]
 8004ffc:	300c      	adds	r0, #12
 8004ffe:	60a0      	str	r0, [r4, #8]
 8005000:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005004:	f7ff fb22 	bl	800464c <memset>
 8005008:	4620      	mov	r0, r4
 800500a:	bd70      	pop	{r4, r5, r6, pc}

0800500c <__sfp_lock_acquire>:
 800500c:	4801      	ldr	r0, [pc, #4]	; (8005014 <__sfp_lock_acquire+0x8>)
 800500e:	f000 b8b3 	b.w	8005178 <__retarget_lock_acquire_recursive>
 8005012:	bf00      	nop
 8005014:	200006b8 	.word	0x200006b8

08005018 <__sfp_lock_release>:
 8005018:	4801      	ldr	r0, [pc, #4]	; (8005020 <__sfp_lock_release+0x8>)
 800501a:	f000 b8ae 	b.w	800517a <__retarget_lock_release_recursive>
 800501e:	bf00      	nop
 8005020:	200006b8 	.word	0x200006b8

08005024 <__sinit_lock_acquire>:
 8005024:	4801      	ldr	r0, [pc, #4]	; (800502c <__sinit_lock_acquire+0x8>)
 8005026:	f000 b8a7 	b.w	8005178 <__retarget_lock_acquire_recursive>
 800502a:	bf00      	nop
 800502c:	200006b3 	.word	0x200006b3

08005030 <__sinit_lock_release>:
 8005030:	4801      	ldr	r0, [pc, #4]	; (8005038 <__sinit_lock_release+0x8>)
 8005032:	f000 b8a2 	b.w	800517a <__retarget_lock_release_recursive>
 8005036:	bf00      	nop
 8005038:	200006b3 	.word	0x200006b3

0800503c <__sinit>:
 800503c:	b510      	push	{r4, lr}
 800503e:	4604      	mov	r4, r0
 8005040:	f7ff fff0 	bl	8005024 <__sinit_lock_acquire>
 8005044:	69a3      	ldr	r3, [r4, #24]
 8005046:	b11b      	cbz	r3, 8005050 <__sinit+0x14>
 8005048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800504c:	f7ff bff0 	b.w	8005030 <__sinit_lock_release>
 8005050:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005054:	6523      	str	r3, [r4, #80]	; 0x50
 8005056:	4b13      	ldr	r3, [pc, #76]	; (80050a4 <__sinit+0x68>)
 8005058:	4a13      	ldr	r2, [pc, #76]	; (80050a8 <__sinit+0x6c>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	62a2      	str	r2, [r4, #40]	; 0x28
 800505e:	42a3      	cmp	r3, r4
 8005060:	bf04      	itt	eq
 8005062:	2301      	moveq	r3, #1
 8005064:	61a3      	streq	r3, [r4, #24]
 8005066:	4620      	mov	r0, r4
 8005068:	f000 f820 	bl	80050ac <__sfp>
 800506c:	6060      	str	r0, [r4, #4]
 800506e:	4620      	mov	r0, r4
 8005070:	f000 f81c 	bl	80050ac <__sfp>
 8005074:	60a0      	str	r0, [r4, #8]
 8005076:	4620      	mov	r0, r4
 8005078:	f000 f818 	bl	80050ac <__sfp>
 800507c:	2200      	movs	r2, #0
 800507e:	60e0      	str	r0, [r4, #12]
 8005080:	2104      	movs	r1, #4
 8005082:	6860      	ldr	r0, [r4, #4]
 8005084:	f7ff ff82 	bl	8004f8c <std>
 8005088:	68a0      	ldr	r0, [r4, #8]
 800508a:	2201      	movs	r2, #1
 800508c:	2109      	movs	r1, #9
 800508e:	f7ff ff7d 	bl	8004f8c <std>
 8005092:	68e0      	ldr	r0, [r4, #12]
 8005094:	2202      	movs	r2, #2
 8005096:	2112      	movs	r1, #18
 8005098:	f7ff ff78 	bl	8004f8c <std>
 800509c:	2301      	movs	r3, #1
 800509e:	61a3      	str	r3, [r4, #24]
 80050a0:	e7d2      	b.n	8005048 <__sinit+0xc>
 80050a2:	bf00      	nop
 80050a4:	08005d88 	.word	0x08005d88
 80050a8:	08004fd5 	.word	0x08004fd5

080050ac <__sfp>:
 80050ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ae:	4607      	mov	r7, r0
 80050b0:	f7ff ffac 	bl	800500c <__sfp_lock_acquire>
 80050b4:	4b1e      	ldr	r3, [pc, #120]	; (8005130 <__sfp+0x84>)
 80050b6:	681e      	ldr	r6, [r3, #0]
 80050b8:	69b3      	ldr	r3, [r6, #24]
 80050ba:	b913      	cbnz	r3, 80050c2 <__sfp+0x16>
 80050bc:	4630      	mov	r0, r6
 80050be:	f7ff ffbd 	bl	800503c <__sinit>
 80050c2:	3648      	adds	r6, #72	; 0x48
 80050c4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80050c8:	3b01      	subs	r3, #1
 80050ca:	d503      	bpl.n	80050d4 <__sfp+0x28>
 80050cc:	6833      	ldr	r3, [r6, #0]
 80050ce:	b30b      	cbz	r3, 8005114 <__sfp+0x68>
 80050d0:	6836      	ldr	r6, [r6, #0]
 80050d2:	e7f7      	b.n	80050c4 <__sfp+0x18>
 80050d4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80050d8:	b9d5      	cbnz	r5, 8005110 <__sfp+0x64>
 80050da:	4b16      	ldr	r3, [pc, #88]	; (8005134 <__sfp+0x88>)
 80050dc:	60e3      	str	r3, [r4, #12]
 80050de:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80050e2:	6665      	str	r5, [r4, #100]	; 0x64
 80050e4:	f000 f847 	bl	8005176 <__retarget_lock_init_recursive>
 80050e8:	f7ff ff96 	bl	8005018 <__sfp_lock_release>
 80050ec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80050f0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80050f4:	6025      	str	r5, [r4, #0]
 80050f6:	61a5      	str	r5, [r4, #24]
 80050f8:	2208      	movs	r2, #8
 80050fa:	4629      	mov	r1, r5
 80050fc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005100:	f7ff faa4 	bl	800464c <memset>
 8005104:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005108:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800510c:	4620      	mov	r0, r4
 800510e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005110:	3468      	adds	r4, #104	; 0x68
 8005112:	e7d9      	b.n	80050c8 <__sfp+0x1c>
 8005114:	2104      	movs	r1, #4
 8005116:	4638      	mov	r0, r7
 8005118:	f7ff ff62 	bl	8004fe0 <__sfmoreglue>
 800511c:	4604      	mov	r4, r0
 800511e:	6030      	str	r0, [r6, #0]
 8005120:	2800      	cmp	r0, #0
 8005122:	d1d5      	bne.n	80050d0 <__sfp+0x24>
 8005124:	f7ff ff78 	bl	8005018 <__sfp_lock_release>
 8005128:	230c      	movs	r3, #12
 800512a:	603b      	str	r3, [r7, #0]
 800512c:	e7ee      	b.n	800510c <__sfp+0x60>
 800512e:	bf00      	nop
 8005130:	08005d88 	.word	0x08005d88
 8005134:	ffff0001 	.word	0xffff0001

08005138 <_fwalk_reent>:
 8005138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800513c:	4606      	mov	r6, r0
 800513e:	4688      	mov	r8, r1
 8005140:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005144:	2700      	movs	r7, #0
 8005146:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800514a:	f1b9 0901 	subs.w	r9, r9, #1
 800514e:	d505      	bpl.n	800515c <_fwalk_reent+0x24>
 8005150:	6824      	ldr	r4, [r4, #0]
 8005152:	2c00      	cmp	r4, #0
 8005154:	d1f7      	bne.n	8005146 <_fwalk_reent+0xe>
 8005156:	4638      	mov	r0, r7
 8005158:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800515c:	89ab      	ldrh	r3, [r5, #12]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d907      	bls.n	8005172 <_fwalk_reent+0x3a>
 8005162:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005166:	3301      	adds	r3, #1
 8005168:	d003      	beq.n	8005172 <_fwalk_reent+0x3a>
 800516a:	4629      	mov	r1, r5
 800516c:	4630      	mov	r0, r6
 800516e:	47c0      	blx	r8
 8005170:	4307      	orrs	r7, r0
 8005172:	3568      	adds	r5, #104	; 0x68
 8005174:	e7e9      	b.n	800514a <_fwalk_reent+0x12>

08005176 <__retarget_lock_init_recursive>:
 8005176:	4770      	bx	lr

08005178 <__retarget_lock_acquire_recursive>:
 8005178:	4770      	bx	lr

0800517a <__retarget_lock_release_recursive>:
 800517a:	4770      	bx	lr

0800517c <__swhatbuf_r>:
 800517c:	b570      	push	{r4, r5, r6, lr}
 800517e:	460e      	mov	r6, r1
 8005180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005184:	2900      	cmp	r1, #0
 8005186:	b096      	sub	sp, #88	; 0x58
 8005188:	4614      	mov	r4, r2
 800518a:	461d      	mov	r5, r3
 800518c:	da07      	bge.n	800519e <__swhatbuf_r+0x22>
 800518e:	2300      	movs	r3, #0
 8005190:	602b      	str	r3, [r5, #0]
 8005192:	89b3      	ldrh	r3, [r6, #12]
 8005194:	061a      	lsls	r2, r3, #24
 8005196:	d410      	bmi.n	80051ba <__swhatbuf_r+0x3e>
 8005198:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800519c:	e00e      	b.n	80051bc <__swhatbuf_r+0x40>
 800519e:	466a      	mov	r2, sp
 80051a0:	f000 fb50 	bl	8005844 <_fstat_r>
 80051a4:	2800      	cmp	r0, #0
 80051a6:	dbf2      	blt.n	800518e <__swhatbuf_r+0x12>
 80051a8:	9a01      	ldr	r2, [sp, #4]
 80051aa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80051ae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80051b2:	425a      	negs	r2, r3
 80051b4:	415a      	adcs	r2, r3
 80051b6:	602a      	str	r2, [r5, #0]
 80051b8:	e7ee      	b.n	8005198 <__swhatbuf_r+0x1c>
 80051ba:	2340      	movs	r3, #64	; 0x40
 80051bc:	2000      	movs	r0, #0
 80051be:	6023      	str	r3, [r4, #0]
 80051c0:	b016      	add	sp, #88	; 0x58
 80051c2:	bd70      	pop	{r4, r5, r6, pc}

080051c4 <__smakebuf_r>:
 80051c4:	898b      	ldrh	r3, [r1, #12]
 80051c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80051c8:	079d      	lsls	r5, r3, #30
 80051ca:	4606      	mov	r6, r0
 80051cc:	460c      	mov	r4, r1
 80051ce:	d507      	bpl.n	80051e0 <__smakebuf_r+0x1c>
 80051d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80051d4:	6023      	str	r3, [r4, #0]
 80051d6:	6123      	str	r3, [r4, #16]
 80051d8:	2301      	movs	r3, #1
 80051da:	6163      	str	r3, [r4, #20]
 80051dc:	b002      	add	sp, #8
 80051de:	bd70      	pop	{r4, r5, r6, pc}
 80051e0:	ab01      	add	r3, sp, #4
 80051e2:	466a      	mov	r2, sp
 80051e4:	f7ff ffca 	bl	800517c <__swhatbuf_r>
 80051e8:	9900      	ldr	r1, [sp, #0]
 80051ea:	4605      	mov	r5, r0
 80051ec:	4630      	mov	r0, r6
 80051ee:	f000 f893 	bl	8005318 <_malloc_r>
 80051f2:	b948      	cbnz	r0, 8005208 <__smakebuf_r+0x44>
 80051f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051f8:	059a      	lsls	r2, r3, #22
 80051fa:	d4ef      	bmi.n	80051dc <__smakebuf_r+0x18>
 80051fc:	f023 0303 	bic.w	r3, r3, #3
 8005200:	f043 0302 	orr.w	r3, r3, #2
 8005204:	81a3      	strh	r3, [r4, #12]
 8005206:	e7e3      	b.n	80051d0 <__smakebuf_r+0xc>
 8005208:	4b0d      	ldr	r3, [pc, #52]	; (8005240 <__smakebuf_r+0x7c>)
 800520a:	62b3      	str	r3, [r6, #40]	; 0x28
 800520c:	89a3      	ldrh	r3, [r4, #12]
 800520e:	6020      	str	r0, [r4, #0]
 8005210:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005214:	81a3      	strh	r3, [r4, #12]
 8005216:	9b00      	ldr	r3, [sp, #0]
 8005218:	6163      	str	r3, [r4, #20]
 800521a:	9b01      	ldr	r3, [sp, #4]
 800521c:	6120      	str	r0, [r4, #16]
 800521e:	b15b      	cbz	r3, 8005238 <__smakebuf_r+0x74>
 8005220:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005224:	4630      	mov	r0, r6
 8005226:	f000 fb1f 	bl	8005868 <_isatty_r>
 800522a:	b128      	cbz	r0, 8005238 <__smakebuf_r+0x74>
 800522c:	89a3      	ldrh	r3, [r4, #12]
 800522e:	f023 0303 	bic.w	r3, r3, #3
 8005232:	f043 0301 	orr.w	r3, r3, #1
 8005236:	81a3      	strh	r3, [r4, #12]
 8005238:	89a0      	ldrh	r0, [r4, #12]
 800523a:	4305      	orrs	r5, r0
 800523c:	81a5      	strh	r5, [r4, #12]
 800523e:	e7cd      	b.n	80051dc <__smakebuf_r+0x18>
 8005240:	08004fd5 	.word	0x08004fd5

08005244 <memmove>:
 8005244:	4288      	cmp	r0, r1
 8005246:	b510      	push	{r4, lr}
 8005248:	eb01 0402 	add.w	r4, r1, r2
 800524c:	d902      	bls.n	8005254 <memmove+0x10>
 800524e:	4284      	cmp	r4, r0
 8005250:	4623      	mov	r3, r4
 8005252:	d807      	bhi.n	8005264 <memmove+0x20>
 8005254:	1e43      	subs	r3, r0, #1
 8005256:	42a1      	cmp	r1, r4
 8005258:	d008      	beq.n	800526c <memmove+0x28>
 800525a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800525e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005262:	e7f8      	b.n	8005256 <memmove+0x12>
 8005264:	4402      	add	r2, r0
 8005266:	4601      	mov	r1, r0
 8005268:	428a      	cmp	r2, r1
 800526a:	d100      	bne.n	800526e <memmove+0x2a>
 800526c:	bd10      	pop	{r4, pc}
 800526e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005272:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005276:	e7f7      	b.n	8005268 <memmove+0x24>

08005278 <_free_r>:
 8005278:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800527a:	2900      	cmp	r1, #0
 800527c:	d048      	beq.n	8005310 <_free_r+0x98>
 800527e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005282:	9001      	str	r0, [sp, #4]
 8005284:	2b00      	cmp	r3, #0
 8005286:	f1a1 0404 	sub.w	r4, r1, #4
 800528a:	bfb8      	it	lt
 800528c:	18e4      	addlt	r4, r4, r3
 800528e:	f000 fb0d 	bl	80058ac <__malloc_lock>
 8005292:	4a20      	ldr	r2, [pc, #128]	; (8005314 <_free_r+0x9c>)
 8005294:	9801      	ldr	r0, [sp, #4]
 8005296:	6813      	ldr	r3, [r2, #0]
 8005298:	4615      	mov	r5, r2
 800529a:	b933      	cbnz	r3, 80052aa <_free_r+0x32>
 800529c:	6063      	str	r3, [r4, #4]
 800529e:	6014      	str	r4, [r2, #0]
 80052a0:	b003      	add	sp, #12
 80052a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80052a6:	f000 bb07 	b.w	80058b8 <__malloc_unlock>
 80052aa:	42a3      	cmp	r3, r4
 80052ac:	d90b      	bls.n	80052c6 <_free_r+0x4e>
 80052ae:	6821      	ldr	r1, [r4, #0]
 80052b0:	1862      	adds	r2, r4, r1
 80052b2:	4293      	cmp	r3, r2
 80052b4:	bf04      	itt	eq
 80052b6:	681a      	ldreq	r2, [r3, #0]
 80052b8:	685b      	ldreq	r3, [r3, #4]
 80052ba:	6063      	str	r3, [r4, #4]
 80052bc:	bf04      	itt	eq
 80052be:	1852      	addeq	r2, r2, r1
 80052c0:	6022      	streq	r2, [r4, #0]
 80052c2:	602c      	str	r4, [r5, #0]
 80052c4:	e7ec      	b.n	80052a0 <_free_r+0x28>
 80052c6:	461a      	mov	r2, r3
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	b10b      	cbz	r3, 80052d0 <_free_r+0x58>
 80052cc:	42a3      	cmp	r3, r4
 80052ce:	d9fa      	bls.n	80052c6 <_free_r+0x4e>
 80052d0:	6811      	ldr	r1, [r2, #0]
 80052d2:	1855      	adds	r5, r2, r1
 80052d4:	42a5      	cmp	r5, r4
 80052d6:	d10b      	bne.n	80052f0 <_free_r+0x78>
 80052d8:	6824      	ldr	r4, [r4, #0]
 80052da:	4421      	add	r1, r4
 80052dc:	1854      	adds	r4, r2, r1
 80052de:	42a3      	cmp	r3, r4
 80052e0:	6011      	str	r1, [r2, #0]
 80052e2:	d1dd      	bne.n	80052a0 <_free_r+0x28>
 80052e4:	681c      	ldr	r4, [r3, #0]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	6053      	str	r3, [r2, #4]
 80052ea:	4421      	add	r1, r4
 80052ec:	6011      	str	r1, [r2, #0]
 80052ee:	e7d7      	b.n	80052a0 <_free_r+0x28>
 80052f0:	d902      	bls.n	80052f8 <_free_r+0x80>
 80052f2:	230c      	movs	r3, #12
 80052f4:	6003      	str	r3, [r0, #0]
 80052f6:	e7d3      	b.n	80052a0 <_free_r+0x28>
 80052f8:	6825      	ldr	r5, [r4, #0]
 80052fa:	1961      	adds	r1, r4, r5
 80052fc:	428b      	cmp	r3, r1
 80052fe:	bf04      	itt	eq
 8005300:	6819      	ldreq	r1, [r3, #0]
 8005302:	685b      	ldreq	r3, [r3, #4]
 8005304:	6063      	str	r3, [r4, #4]
 8005306:	bf04      	itt	eq
 8005308:	1949      	addeq	r1, r1, r5
 800530a:	6021      	streq	r1, [r4, #0]
 800530c:	6054      	str	r4, [r2, #4]
 800530e:	e7c7      	b.n	80052a0 <_free_r+0x28>
 8005310:	b003      	add	sp, #12
 8005312:	bd30      	pop	{r4, r5, pc}
 8005314:	200005a0 	.word	0x200005a0

08005318 <_malloc_r>:
 8005318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800531a:	1ccd      	adds	r5, r1, #3
 800531c:	f025 0503 	bic.w	r5, r5, #3
 8005320:	3508      	adds	r5, #8
 8005322:	2d0c      	cmp	r5, #12
 8005324:	bf38      	it	cc
 8005326:	250c      	movcc	r5, #12
 8005328:	2d00      	cmp	r5, #0
 800532a:	4606      	mov	r6, r0
 800532c:	db01      	blt.n	8005332 <_malloc_r+0x1a>
 800532e:	42a9      	cmp	r1, r5
 8005330:	d903      	bls.n	800533a <_malloc_r+0x22>
 8005332:	230c      	movs	r3, #12
 8005334:	6033      	str	r3, [r6, #0]
 8005336:	2000      	movs	r0, #0
 8005338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800533a:	f000 fab7 	bl	80058ac <__malloc_lock>
 800533e:	4921      	ldr	r1, [pc, #132]	; (80053c4 <_malloc_r+0xac>)
 8005340:	680a      	ldr	r2, [r1, #0]
 8005342:	4614      	mov	r4, r2
 8005344:	b99c      	cbnz	r4, 800536e <_malloc_r+0x56>
 8005346:	4f20      	ldr	r7, [pc, #128]	; (80053c8 <_malloc_r+0xb0>)
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	b923      	cbnz	r3, 8005356 <_malloc_r+0x3e>
 800534c:	4621      	mov	r1, r4
 800534e:	4630      	mov	r0, r6
 8005350:	f000 f9be 	bl	80056d0 <_sbrk_r>
 8005354:	6038      	str	r0, [r7, #0]
 8005356:	4629      	mov	r1, r5
 8005358:	4630      	mov	r0, r6
 800535a:	f000 f9b9 	bl	80056d0 <_sbrk_r>
 800535e:	1c43      	adds	r3, r0, #1
 8005360:	d123      	bne.n	80053aa <_malloc_r+0x92>
 8005362:	230c      	movs	r3, #12
 8005364:	6033      	str	r3, [r6, #0]
 8005366:	4630      	mov	r0, r6
 8005368:	f000 faa6 	bl	80058b8 <__malloc_unlock>
 800536c:	e7e3      	b.n	8005336 <_malloc_r+0x1e>
 800536e:	6823      	ldr	r3, [r4, #0]
 8005370:	1b5b      	subs	r3, r3, r5
 8005372:	d417      	bmi.n	80053a4 <_malloc_r+0x8c>
 8005374:	2b0b      	cmp	r3, #11
 8005376:	d903      	bls.n	8005380 <_malloc_r+0x68>
 8005378:	6023      	str	r3, [r4, #0]
 800537a:	441c      	add	r4, r3
 800537c:	6025      	str	r5, [r4, #0]
 800537e:	e004      	b.n	800538a <_malloc_r+0x72>
 8005380:	6863      	ldr	r3, [r4, #4]
 8005382:	42a2      	cmp	r2, r4
 8005384:	bf0c      	ite	eq
 8005386:	600b      	streq	r3, [r1, #0]
 8005388:	6053      	strne	r3, [r2, #4]
 800538a:	4630      	mov	r0, r6
 800538c:	f000 fa94 	bl	80058b8 <__malloc_unlock>
 8005390:	f104 000b 	add.w	r0, r4, #11
 8005394:	1d23      	adds	r3, r4, #4
 8005396:	f020 0007 	bic.w	r0, r0, #7
 800539a:	1ac2      	subs	r2, r0, r3
 800539c:	d0cc      	beq.n	8005338 <_malloc_r+0x20>
 800539e:	1a1b      	subs	r3, r3, r0
 80053a0:	50a3      	str	r3, [r4, r2]
 80053a2:	e7c9      	b.n	8005338 <_malloc_r+0x20>
 80053a4:	4622      	mov	r2, r4
 80053a6:	6864      	ldr	r4, [r4, #4]
 80053a8:	e7cc      	b.n	8005344 <_malloc_r+0x2c>
 80053aa:	1cc4      	adds	r4, r0, #3
 80053ac:	f024 0403 	bic.w	r4, r4, #3
 80053b0:	42a0      	cmp	r0, r4
 80053b2:	d0e3      	beq.n	800537c <_malloc_r+0x64>
 80053b4:	1a21      	subs	r1, r4, r0
 80053b6:	4630      	mov	r0, r6
 80053b8:	f000 f98a 	bl	80056d0 <_sbrk_r>
 80053bc:	3001      	adds	r0, #1
 80053be:	d1dd      	bne.n	800537c <_malloc_r+0x64>
 80053c0:	e7cf      	b.n	8005362 <_malloc_r+0x4a>
 80053c2:	bf00      	nop
 80053c4:	200005a0 	.word	0x200005a0
 80053c8:	200005a4 	.word	0x200005a4

080053cc <_realloc_r>:
 80053cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053ce:	4607      	mov	r7, r0
 80053d0:	4614      	mov	r4, r2
 80053d2:	460e      	mov	r6, r1
 80053d4:	b921      	cbnz	r1, 80053e0 <_realloc_r+0x14>
 80053d6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80053da:	4611      	mov	r1, r2
 80053dc:	f7ff bf9c 	b.w	8005318 <_malloc_r>
 80053e0:	b922      	cbnz	r2, 80053ec <_realloc_r+0x20>
 80053e2:	f7ff ff49 	bl	8005278 <_free_r>
 80053e6:	4625      	mov	r5, r4
 80053e8:	4628      	mov	r0, r5
 80053ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80053ec:	f000 fa6a 	bl	80058c4 <_malloc_usable_size_r>
 80053f0:	42a0      	cmp	r0, r4
 80053f2:	d20f      	bcs.n	8005414 <_realloc_r+0x48>
 80053f4:	4621      	mov	r1, r4
 80053f6:	4638      	mov	r0, r7
 80053f8:	f7ff ff8e 	bl	8005318 <_malloc_r>
 80053fc:	4605      	mov	r5, r0
 80053fe:	2800      	cmp	r0, #0
 8005400:	d0f2      	beq.n	80053e8 <_realloc_r+0x1c>
 8005402:	4631      	mov	r1, r6
 8005404:	4622      	mov	r2, r4
 8005406:	f7ff f913 	bl	8004630 <memcpy>
 800540a:	4631      	mov	r1, r6
 800540c:	4638      	mov	r0, r7
 800540e:	f7ff ff33 	bl	8005278 <_free_r>
 8005412:	e7e9      	b.n	80053e8 <_realloc_r+0x1c>
 8005414:	4635      	mov	r5, r6
 8005416:	e7e7      	b.n	80053e8 <_realloc_r+0x1c>

08005418 <__ssputs_r>:
 8005418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800541c:	688e      	ldr	r6, [r1, #8]
 800541e:	429e      	cmp	r6, r3
 8005420:	4682      	mov	sl, r0
 8005422:	460c      	mov	r4, r1
 8005424:	4690      	mov	r8, r2
 8005426:	461f      	mov	r7, r3
 8005428:	d838      	bhi.n	800549c <__ssputs_r+0x84>
 800542a:	898a      	ldrh	r2, [r1, #12]
 800542c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005430:	d032      	beq.n	8005498 <__ssputs_r+0x80>
 8005432:	6825      	ldr	r5, [r4, #0]
 8005434:	6909      	ldr	r1, [r1, #16]
 8005436:	eba5 0901 	sub.w	r9, r5, r1
 800543a:	6965      	ldr	r5, [r4, #20]
 800543c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005440:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005444:	3301      	adds	r3, #1
 8005446:	444b      	add	r3, r9
 8005448:	106d      	asrs	r5, r5, #1
 800544a:	429d      	cmp	r5, r3
 800544c:	bf38      	it	cc
 800544e:	461d      	movcc	r5, r3
 8005450:	0553      	lsls	r3, r2, #21
 8005452:	d531      	bpl.n	80054b8 <__ssputs_r+0xa0>
 8005454:	4629      	mov	r1, r5
 8005456:	f7ff ff5f 	bl	8005318 <_malloc_r>
 800545a:	4606      	mov	r6, r0
 800545c:	b950      	cbnz	r0, 8005474 <__ssputs_r+0x5c>
 800545e:	230c      	movs	r3, #12
 8005460:	f8ca 3000 	str.w	r3, [sl]
 8005464:	89a3      	ldrh	r3, [r4, #12]
 8005466:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800546a:	81a3      	strh	r3, [r4, #12]
 800546c:	f04f 30ff 	mov.w	r0, #4294967295
 8005470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005474:	6921      	ldr	r1, [r4, #16]
 8005476:	464a      	mov	r2, r9
 8005478:	f7ff f8da 	bl	8004630 <memcpy>
 800547c:	89a3      	ldrh	r3, [r4, #12]
 800547e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005482:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005486:	81a3      	strh	r3, [r4, #12]
 8005488:	6126      	str	r6, [r4, #16]
 800548a:	6165      	str	r5, [r4, #20]
 800548c:	444e      	add	r6, r9
 800548e:	eba5 0509 	sub.w	r5, r5, r9
 8005492:	6026      	str	r6, [r4, #0]
 8005494:	60a5      	str	r5, [r4, #8]
 8005496:	463e      	mov	r6, r7
 8005498:	42be      	cmp	r6, r7
 800549a:	d900      	bls.n	800549e <__ssputs_r+0x86>
 800549c:	463e      	mov	r6, r7
 800549e:	4632      	mov	r2, r6
 80054a0:	6820      	ldr	r0, [r4, #0]
 80054a2:	4641      	mov	r1, r8
 80054a4:	f7ff fece 	bl	8005244 <memmove>
 80054a8:	68a3      	ldr	r3, [r4, #8]
 80054aa:	6822      	ldr	r2, [r4, #0]
 80054ac:	1b9b      	subs	r3, r3, r6
 80054ae:	4432      	add	r2, r6
 80054b0:	60a3      	str	r3, [r4, #8]
 80054b2:	6022      	str	r2, [r4, #0]
 80054b4:	2000      	movs	r0, #0
 80054b6:	e7db      	b.n	8005470 <__ssputs_r+0x58>
 80054b8:	462a      	mov	r2, r5
 80054ba:	f7ff ff87 	bl	80053cc <_realloc_r>
 80054be:	4606      	mov	r6, r0
 80054c0:	2800      	cmp	r0, #0
 80054c2:	d1e1      	bne.n	8005488 <__ssputs_r+0x70>
 80054c4:	6921      	ldr	r1, [r4, #16]
 80054c6:	4650      	mov	r0, sl
 80054c8:	f7ff fed6 	bl	8005278 <_free_r>
 80054cc:	e7c7      	b.n	800545e <__ssputs_r+0x46>
	...

080054d0 <_svfiprintf_r>:
 80054d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054d4:	4698      	mov	r8, r3
 80054d6:	898b      	ldrh	r3, [r1, #12]
 80054d8:	061b      	lsls	r3, r3, #24
 80054da:	b09d      	sub	sp, #116	; 0x74
 80054dc:	4607      	mov	r7, r0
 80054de:	460d      	mov	r5, r1
 80054e0:	4614      	mov	r4, r2
 80054e2:	d50e      	bpl.n	8005502 <_svfiprintf_r+0x32>
 80054e4:	690b      	ldr	r3, [r1, #16]
 80054e6:	b963      	cbnz	r3, 8005502 <_svfiprintf_r+0x32>
 80054e8:	2140      	movs	r1, #64	; 0x40
 80054ea:	f7ff ff15 	bl	8005318 <_malloc_r>
 80054ee:	6028      	str	r0, [r5, #0]
 80054f0:	6128      	str	r0, [r5, #16]
 80054f2:	b920      	cbnz	r0, 80054fe <_svfiprintf_r+0x2e>
 80054f4:	230c      	movs	r3, #12
 80054f6:	603b      	str	r3, [r7, #0]
 80054f8:	f04f 30ff 	mov.w	r0, #4294967295
 80054fc:	e0d1      	b.n	80056a2 <_svfiprintf_r+0x1d2>
 80054fe:	2340      	movs	r3, #64	; 0x40
 8005500:	616b      	str	r3, [r5, #20]
 8005502:	2300      	movs	r3, #0
 8005504:	9309      	str	r3, [sp, #36]	; 0x24
 8005506:	2320      	movs	r3, #32
 8005508:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800550c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005510:	2330      	movs	r3, #48	; 0x30
 8005512:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80056bc <_svfiprintf_r+0x1ec>
 8005516:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800551a:	f04f 0901 	mov.w	r9, #1
 800551e:	4623      	mov	r3, r4
 8005520:	469a      	mov	sl, r3
 8005522:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005526:	b10a      	cbz	r2, 800552c <_svfiprintf_r+0x5c>
 8005528:	2a25      	cmp	r2, #37	; 0x25
 800552a:	d1f9      	bne.n	8005520 <_svfiprintf_r+0x50>
 800552c:	ebba 0b04 	subs.w	fp, sl, r4
 8005530:	d00b      	beq.n	800554a <_svfiprintf_r+0x7a>
 8005532:	465b      	mov	r3, fp
 8005534:	4622      	mov	r2, r4
 8005536:	4629      	mov	r1, r5
 8005538:	4638      	mov	r0, r7
 800553a:	f7ff ff6d 	bl	8005418 <__ssputs_r>
 800553e:	3001      	adds	r0, #1
 8005540:	f000 80aa 	beq.w	8005698 <_svfiprintf_r+0x1c8>
 8005544:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005546:	445a      	add	r2, fp
 8005548:	9209      	str	r2, [sp, #36]	; 0x24
 800554a:	f89a 3000 	ldrb.w	r3, [sl]
 800554e:	2b00      	cmp	r3, #0
 8005550:	f000 80a2 	beq.w	8005698 <_svfiprintf_r+0x1c8>
 8005554:	2300      	movs	r3, #0
 8005556:	f04f 32ff 	mov.w	r2, #4294967295
 800555a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800555e:	f10a 0a01 	add.w	sl, sl, #1
 8005562:	9304      	str	r3, [sp, #16]
 8005564:	9307      	str	r3, [sp, #28]
 8005566:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800556a:	931a      	str	r3, [sp, #104]	; 0x68
 800556c:	4654      	mov	r4, sl
 800556e:	2205      	movs	r2, #5
 8005570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005574:	4851      	ldr	r0, [pc, #324]	; (80056bc <_svfiprintf_r+0x1ec>)
 8005576:	f7fa fe33 	bl	80001e0 <memchr>
 800557a:	9a04      	ldr	r2, [sp, #16]
 800557c:	b9d8      	cbnz	r0, 80055b6 <_svfiprintf_r+0xe6>
 800557e:	06d0      	lsls	r0, r2, #27
 8005580:	bf44      	itt	mi
 8005582:	2320      	movmi	r3, #32
 8005584:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005588:	0711      	lsls	r1, r2, #28
 800558a:	bf44      	itt	mi
 800558c:	232b      	movmi	r3, #43	; 0x2b
 800558e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005592:	f89a 3000 	ldrb.w	r3, [sl]
 8005596:	2b2a      	cmp	r3, #42	; 0x2a
 8005598:	d015      	beq.n	80055c6 <_svfiprintf_r+0xf6>
 800559a:	9a07      	ldr	r2, [sp, #28]
 800559c:	4654      	mov	r4, sl
 800559e:	2000      	movs	r0, #0
 80055a0:	f04f 0c0a 	mov.w	ip, #10
 80055a4:	4621      	mov	r1, r4
 80055a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80055aa:	3b30      	subs	r3, #48	; 0x30
 80055ac:	2b09      	cmp	r3, #9
 80055ae:	d94e      	bls.n	800564e <_svfiprintf_r+0x17e>
 80055b0:	b1b0      	cbz	r0, 80055e0 <_svfiprintf_r+0x110>
 80055b2:	9207      	str	r2, [sp, #28]
 80055b4:	e014      	b.n	80055e0 <_svfiprintf_r+0x110>
 80055b6:	eba0 0308 	sub.w	r3, r0, r8
 80055ba:	fa09 f303 	lsl.w	r3, r9, r3
 80055be:	4313      	orrs	r3, r2
 80055c0:	9304      	str	r3, [sp, #16]
 80055c2:	46a2      	mov	sl, r4
 80055c4:	e7d2      	b.n	800556c <_svfiprintf_r+0x9c>
 80055c6:	9b03      	ldr	r3, [sp, #12]
 80055c8:	1d19      	adds	r1, r3, #4
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	9103      	str	r1, [sp, #12]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	bfbb      	ittet	lt
 80055d2:	425b      	neglt	r3, r3
 80055d4:	f042 0202 	orrlt.w	r2, r2, #2
 80055d8:	9307      	strge	r3, [sp, #28]
 80055da:	9307      	strlt	r3, [sp, #28]
 80055dc:	bfb8      	it	lt
 80055de:	9204      	strlt	r2, [sp, #16]
 80055e0:	7823      	ldrb	r3, [r4, #0]
 80055e2:	2b2e      	cmp	r3, #46	; 0x2e
 80055e4:	d10c      	bne.n	8005600 <_svfiprintf_r+0x130>
 80055e6:	7863      	ldrb	r3, [r4, #1]
 80055e8:	2b2a      	cmp	r3, #42	; 0x2a
 80055ea:	d135      	bne.n	8005658 <_svfiprintf_r+0x188>
 80055ec:	9b03      	ldr	r3, [sp, #12]
 80055ee:	1d1a      	adds	r2, r3, #4
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	9203      	str	r2, [sp, #12]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	bfb8      	it	lt
 80055f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80055fc:	3402      	adds	r4, #2
 80055fe:	9305      	str	r3, [sp, #20]
 8005600:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80056cc <_svfiprintf_r+0x1fc>
 8005604:	7821      	ldrb	r1, [r4, #0]
 8005606:	2203      	movs	r2, #3
 8005608:	4650      	mov	r0, sl
 800560a:	f7fa fde9 	bl	80001e0 <memchr>
 800560e:	b140      	cbz	r0, 8005622 <_svfiprintf_r+0x152>
 8005610:	2340      	movs	r3, #64	; 0x40
 8005612:	eba0 000a 	sub.w	r0, r0, sl
 8005616:	fa03 f000 	lsl.w	r0, r3, r0
 800561a:	9b04      	ldr	r3, [sp, #16]
 800561c:	4303      	orrs	r3, r0
 800561e:	3401      	adds	r4, #1
 8005620:	9304      	str	r3, [sp, #16]
 8005622:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005626:	4826      	ldr	r0, [pc, #152]	; (80056c0 <_svfiprintf_r+0x1f0>)
 8005628:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800562c:	2206      	movs	r2, #6
 800562e:	f7fa fdd7 	bl	80001e0 <memchr>
 8005632:	2800      	cmp	r0, #0
 8005634:	d038      	beq.n	80056a8 <_svfiprintf_r+0x1d8>
 8005636:	4b23      	ldr	r3, [pc, #140]	; (80056c4 <_svfiprintf_r+0x1f4>)
 8005638:	bb1b      	cbnz	r3, 8005682 <_svfiprintf_r+0x1b2>
 800563a:	9b03      	ldr	r3, [sp, #12]
 800563c:	3307      	adds	r3, #7
 800563e:	f023 0307 	bic.w	r3, r3, #7
 8005642:	3308      	adds	r3, #8
 8005644:	9303      	str	r3, [sp, #12]
 8005646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005648:	4433      	add	r3, r6
 800564a:	9309      	str	r3, [sp, #36]	; 0x24
 800564c:	e767      	b.n	800551e <_svfiprintf_r+0x4e>
 800564e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005652:	460c      	mov	r4, r1
 8005654:	2001      	movs	r0, #1
 8005656:	e7a5      	b.n	80055a4 <_svfiprintf_r+0xd4>
 8005658:	2300      	movs	r3, #0
 800565a:	3401      	adds	r4, #1
 800565c:	9305      	str	r3, [sp, #20]
 800565e:	4619      	mov	r1, r3
 8005660:	f04f 0c0a 	mov.w	ip, #10
 8005664:	4620      	mov	r0, r4
 8005666:	f810 2b01 	ldrb.w	r2, [r0], #1
 800566a:	3a30      	subs	r2, #48	; 0x30
 800566c:	2a09      	cmp	r2, #9
 800566e:	d903      	bls.n	8005678 <_svfiprintf_r+0x1a8>
 8005670:	2b00      	cmp	r3, #0
 8005672:	d0c5      	beq.n	8005600 <_svfiprintf_r+0x130>
 8005674:	9105      	str	r1, [sp, #20]
 8005676:	e7c3      	b.n	8005600 <_svfiprintf_r+0x130>
 8005678:	fb0c 2101 	mla	r1, ip, r1, r2
 800567c:	4604      	mov	r4, r0
 800567e:	2301      	movs	r3, #1
 8005680:	e7f0      	b.n	8005664 <_svfiprintf_r+0x194>
 8005682:	ab03      	add	r3, sp, #12
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	462a      	mov	r2, r5
 8005688:	4b0f      	ldr	r3, [pc, #60]	; (80056c8 <_svfiprintf_r+0x1f8>)
 800568a:	a904      	add	r1, sp, #16
 800568c:	4638      	mov	r0, r7
 800568e:	f3af 8000 	nop.w
 8005692:	1c42      	adds	r2, r0, #1
 8005694:	4606      	mov	r6, r0
 8005696:	d1d6      	bne.n	8005646 <_svfiprintf_r+0x176>
 8005698:	89ab      	ldrh	r3, [r5, #12]
 800569a:	065b      	lsls	r3, r3, #25
 800569c:	f53f af2c 	bmi.w	80054f8 <_svfiprintf_r+0x28>
 80056a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056a2:	b01d      	add	sp, #116	; 0x74
 80056a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a8:	ab03      	add	r3, sp, #12
 80056aa:	9300      	str	r3, [sp, #0]
 80056ac:	462a      	mov	r2, r5
 80056ae:	4b06      	ldr	r3, [pc, #24]	; (80056c8 <_svfiprintf_r+0x1f8>)
 80056b0:	a904      	add	r1, sp, #16
 80056b2:	4638      	mov	r0, r7
 80056b4:	f7ff f99a 	bl	80049ec <_printf_i>
 80056b8:	e7eb      	b.n	8005692 <_svfiprintf_r+0x1c2>
 80056ba:	bf00      	nop
 80056bc:	08005d8c 	.word	0x08005d8c
 80056c0:	08005d96 	.word	0x08005d96
 80056c4:	00000000 	.word	0x00000000
 80056c8:	08005419 	.word	0x08005419
 80056cc:	08005d92 	.word	0x08005d92

080056d0 <_sbrk_r>:
 80056d0:	b538      	push	{r3, r4, r5, lr}
 80056d2:	4d06      	ldr	r5, [pc, #24]	; (80056ec <_sbrk_r+0x1c>)
 80056d4:	2300      	movs	r3, #0
 80056d6:	4604      	mov	r4, r0
 80056d8:	4608      	mov	r0, r1
 80056da:	602b      	str	r3, [r5, #0]
 80056dc:	f7fa ffda 	bl	8000694 <_sbrk>
 80056e0:	1c43      	adds	r3, r0, #1
 80056e2:	d102      	bne.n	80056ea <_sbrk_r+0x1a>
 80056e4:	682b      	ldr	r3, [r5, #0]
 80056e6:	b103      	cbz	r3, 80056ea <_sbrk_r+0x1a>
 80056e8:	6023      	str	r3, [r4, #0]
 80056ea:	bd38      	pop	{r3, r4, r5, pc}
 80056ec:	200006bc 	.word	0x200006bc

080056f0 <_raise_r>:
 80056f0:	291f      	cmp	r1, #31
 80056f2:	b538      	push	{r3, r4, r5, lr}
 80056f4:	4604      	mov	r4, r0
 80056f6:	460d      	mov	r5, r1
 80056f8:	d904      	bls.n	8005704 <_raise_r+0x14>
 80056fa:	2316      	movs	r3, #22
 80056fc:	6003      	str	r3, [r0, #0]
 80056fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005702:	bd38      	pop	{r3, r4, r5, pc}
 8005704:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005706:	b112      	cbz	r2, 800570e <_raise_r+0x1e>
 8005708:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800570c:	b94b      	cbnz	r3, 8005722 <_raise_r+0x32>
 800570e:	4620      	mov	r0, r4
 8005710:	f000 f830 	bl	8005774 <_getpid_r>
 8005714:	462a      	mov	r2, r5
 8005716:	4601      	mov	r1, r0
 8005718:	4620      	mov	r0, r4
 800571a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800571e:	f000 b817 	b.w	8005750 <_kill_r>
 8005722:	2b01      	cmp	r3, #1
 8005724:	d00a      	beq.n	800573c <_raise_r+0x4c>
 8005726:	1c59      	adds	r1, r3, #1
 8005728:	d103      	bne.n	8005732 <_raise_r+0x42>
 800572a:	2316      	movs	r3, #22
 800572c:	6003      	str	r3, [r0, #0]
 800572e:	2001      	movs	r0, #1
 8005730:	e7e7      	b.n	8005702 <_raise_r+0x12>
 8005732:	2400      	movs	r4, #0
 8005734:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005738:	4628      	mov	r0, r5
 800573a:	4798      	blx	r3
 800573c:	2000      	movs	r0, #0
 800573e:	e7e0      	b.n	8005702 <_raise_r+0x12>

08005740 <raise>:
 8005740:	4b02      	ldr	r3, [pc, #8]	; (800574c <raise+0xc>)
 8005742:	4601      	mov	r1, r0
 8005744:	6818      	ldr	r0, [r3, #0]
 8005746:	f7ff bfd3 	b.w	80056f0 <_raise_r>
 800574a:	bf00      	nop
 800574c:	2000000c 	.word	0x2000000c

08005750 <_kill_r>:
 8005750:	b538      	push	{r3, r4, r5, lr}
 8005752:	4d07      	ldr	r5, [pc, #28]	; (8005770 <_kill_r+0x20>)
 8005754:	2300      	movs	r3, #0
 8005756:	4604      	mov	r4, r0
 8005758:	4608      	mov	r0, r1
 800575a:	4611      	mov	r1, r2
 800575c:	602b      	str	r3, [r5, #0]
 800575e:	f7fa ff11 	bl	8000584 <_kill>
 8005762:	1c43      	adds	r3, r0, #1
 8005764:	d102      	bne.n	800576c <_kill_r+0x1c>
 8005766:	682b      	ldr	r3, [r5, #0]
 8005768:	b103      	cbz	r3, 800576c <_kill_r+0x1c>
 800576a:	6023      	str	r3, [r4, #0]
 800576c:	bd38      	pop	{r3, r4, r5, pc}
 800576e:	bf00      	nop
 8005770:	200006bc 	.word	0x200006bc

08005774 <_getpid_r>:
 8005774:	f7fa befe 	b.w	8000574 <_getpid>

08005778 <__sread>:
 8005778:	b510      	push	{r4, lr}
 800577a:	460c      	mov	r4, r1
 800577c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005780:	f000 f8a8 	bl	80058d4 <_read_r>
 8005784:	2800      	cmp	r0, #0
 8005786:	bfab      	itete	ge
 8005788:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800578a:	89a3      	ldrhlt	r3, [r4, #12]
 800578c:	181b      	addge	r3, r3, r0
 800578e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005792:	bfac      	ite	ge
 8005794:	6563      	strge	r3, [r4, #84]	; 0x54
 8005796:	81a3      	strhlt	r3, [r4, #12]
 8005798:	bd10      	pop	{r4, pc}

0800579a <__swrite>:
 800579a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800579e:	461f      	mov	r7, r3
 80057a0:	898b      	ldrh	r3, [r1, #12]
 80057a2:	05db      	lsls	r3, r3, #23
 80057a4:	4605      	mov	r5, r0
 80057a6:	460c      	mov	r4, r1
 80057a8:	4616      	mov	r6, r2
 80057aa:	d505      	bpl.n	80057b8 <__swrite+0x1e>
 80057ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057b0:	2302      	movs	r3, #2
 80057b2:	2200      	movs	r2, #0
 80057b4:	f000 f868 	bl	8005888 <_lseek_r>
 80057b8:	89a3      	ldrh	r3, [r4, #12]
 80057ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057c2:	81a3      	strh	r3, [r4, #12]
 80057c4:	4632      	mov	r2, r6
 80057c6:	463b      	mov	r3, r7
 80057c8:	4628      	mov	r0, r5
 80057ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057ce:	f000 b817 	b.w	8005800 <_write_r>

080057d2 <__sseek>:
 80057d2:	b510      	push	{r4, lr}
 80057d4:	460c      	mov	r4, r1
 80057d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057da:	f000 f855 	bl	8005888 <_lseek_r>
 80057de:	1c43      	adds	r3, r0, #1
 80057e0:	89a3      	ldrh	r3, [r4, #12]
 80057e2:	bf15      	itete	ne
 80057e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80057e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80057ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80057ee:	81a3      	strheq	r3, [r4, #12]
 80057f0:	bf18      	it	ne
 80057f2:	81a3      	strhne	r3, [r4, #12]
 80057f4:	bd10      	pop	{r4, pc}

080057f6 <__sclose>:
 80057f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057fa:	f000 b813 	b.w	8005824 <_close_r>
	...

08005800 <_write_r>:
 8005800:	b538      	push	{r3, r4, r5, lr}
 8005802:	4d07      	ldr	r5, [pc, #28]	; (8005820 <_write_r+0x20>)
 8005804:	4604      	mov	r4, r0
 8005806:	4608      	mov	r0, r1
 8005808:	4611      	mov	r1, r2
 800580a:	2200      	movs	r2, #0
 800580c:	602a      	str	r2, [r5, #0]
 800580e:	461a      	mov	r2, r3
 8005810:	f7fa feef 	bl	80005f2 <_write>
 8005814:	1c43      	adds	r3, r0, #1
 8005816:	d102      	bne.n	800581e <_write_r+0x1e>
 8005818:	682b      	ldr	r3, [r5, #0]
 800581a:	b103      	cbz	r3, 800581e <_write_r+0x1e>
 800581c:	6023      	str	r3, [r4, #0]
 800581e:	bd38      	pop	{r3, r4, r5, pc}
 8005820:	200006bc 	.word	0x200006bc

08005824 <_close_r>:
 8005824:	b538      	push	{r3, r4, r5, lr}
 8005826:	4d06      	ldr	r5, [pc, #24]	; (8005840 <_close_r+0x1c>)
 8005828:	2300      	movs	r3, #0
 800582a:	4604      	mov	r4, r0
 800582c:	4608      	mov	r0, r1
 800582e:	602b      	str	r3, [r5, #0]
 8005830:	f7fa fefb 	bl	800062a <_close>
 8005834:	1c43      	adds	r3, r0, #1
 8005836:	d102      	bne.n	800583e <_close_r+0x1a>
 8005838:	682b      	ldr	r3, [r5, #0]
 800583a:	b103      	cbz	r3, 800583e <_close_r+0x1a>
 800583c:	6023      	str	r3, [r4, #0]
 800583e:	bd38      	pop	{r3, r4, r5, pc}
 8005840:	200006bc 	.word	0x200006bc

08005844 <_fstat_r>:
 8005844:	b538      	push	{r3, r4, r5, lr}
 8005846:	4d07      	ldr	r5, [pc, #28]	; (8005864 <_fstat_r+0x20>)
 8005848:	2300      	movs	r3, #0
 800584a:	4604      	mov	r4, r0
 800584c:	4608      	mov	r0, r1
 800584e:	4611      	mov	r1, r2
 8005850:	602b      	str	r3, [r5, #0]
 8005852:	f7fa fef6 	bl	8000642 <_fstat>
 8005856:	1c43      	adds	r3, r0, #1
 8005858:	d102      	bne.n	8005860 <_fstat_r+0x1c>
 800585a:	682b      	ldr	r3, [r5, #0]
 800585c:	b103      	cbz	r3, 8005860 <_fstat_r+0x1c>
 800585e:	6023      	str	r3, [r4, #0]
 8005860:	bd38      	pop	{r3, r4, r5, pc}
 8005862:	bf00      	nop
 8005864:	200006bc 	.word	0x200006bc

08005868 <_isatty_r>:
 8005868:	b538      	push	{r3, r4, r5, lr}
 800586a:	4d06      	ldr	r5, [pc, #24]	; (8005884 <_isatty_r+0x1c>)
 800586c:	2300      	movs	r3, #0
 800586e:	4604      	mov	r4, r0
 8005870:	4608      	mov	r0, r1
 8005872:	602b      	str	r3, [r5, #0]
 8005874:	f7fa fef5 	bl	8000662 <_isatty>
 8005878:	1c43      	adds	r3, r0, #1
 800587a:	d102      	bne.n	8005882 <_isatty_r+0x1a>
 800587c:	682b      	ldr	r3, [r5, #0]
 800587e:	b103      	cbz	r3, 8005882 <_isatty_r+0x1a>
 8005880:	6023      	str	r3, [r4, #0]
 8005882:	bd38      	pop	{r3, r4, r5, pc}
 8005884:	200006bc 	.word	0x200006bc

08005888 <_lseek_r>:
 8005888:	b538      	push	{r3, r4, r5, lr}
 800588a:	4d07      	ldr	r5, [pc, #28]	; (80058a8 <_lseek_r+0x20>)
 800588c:	4604      	mov	r4, r0
 800588e:	4608      	mov	r0, r1
 8005890:	4611      	mov	r1, r2
 8005892:	2200      	movs	r2, #0
 8005894:	602a      	str	r2, [r5, #0]
 8005896:	461a      	mov	r2, r3
 8005898:	f7fa feee 	bl	8000678 <_lseek>
 800589c:	1c43      	adds	r3, r0, #1
 800589e:	d102      	bne.n	80058a6 <_lseek_r+0x1e>
 80058a0:	682b      	ldr	r3, [r5, #0]
 80058a2:	b103      	cbz	r3, 80058a6 <_lseek_r+0x1e>
 80058a4:	6023      	str	r3, [r4, #0]
 80058a6:	bd38      	pop	{r3, r4, r5, pc}
 80058a8:	200006bc 	.word	0x200006bc

080058ac <__malloc_lock>:
 80058ac:	4801      	ldr	r0, [pc, #4]	; (80058b4 <__malloc_lock+0x8>)
 80058ae:	f7ff bc63 	b.w	8005178 <__retarget_lock_acquire_recursive>
 80058b2:	bf00      	nop
 80058b4:	200006b4 	.word	0x200006b4

080058b8 <__malloc_unlock>:
 80058b8:	4801      	ldr	r0, [pc, #4]	; (80058c0 <__malloc_unlock+0x8>)
 80058ba:	f7ff bc5e 	b.w	800517a <__retarget_lock_release_recursive>
 80058be:	bf00      	nop
 80058c0:	200006b4 	.word	0x200006b4

080058c4 <_malloc_usable_size_r>:
 80058c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058c8:	1f18      	subs	r0, r3, #4
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	bfbc      	itt	lt
 80058ce:	580b      	ldrlt	r3, [r1, r0]
 80058d0:	18c0      	addlt	r0, r0, r3
 80058d2:	4770      	bx	lr

080058d4 <_read_r>:
 80058d4:	b538      	push	{r3, r4, r5, lr}
 80058d6:	4d07      	ldr	r5, [pc, #28]	; (80058f4 <_read_r+0x20>)
 80058d8:	4604      	mov	r4, r0
 80058da:	4608      	mov	r0, r1
 80058dc:	4611      	mov	r1, r2
 80058de:	2200      	movs	r2, #0
 80058e0:	602a      	str	r2, [r5, #0]
 80058e2:	461a      	mov	r2, r3
 80058e4:	f7fa fe68 	bl	80005b8 <_read>
 80058e8:	1c43      	adds	r3, r0, #1
 80058ea:	d102      	bne.n	80058f2 <_read_r+0x1e>
 80058ec:	682b      	ldr	r3, [r5, #0]
 80058ee:	b103      	cbz	r3, 80058f2 <_read_r+0x1e>
 80058f0:	6023      	str	r3, [r4, #0]
 80058f2:	bd38      	pop	{r3, r4, r5, pc}
 80058f4:	200006bc 	.word	0x200006bc

080058f8 <_init>:
 80058f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058fa:	bf00      	nop
 80058fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058fe:	bc08      	pop	{r3}
 8005900:	469e      	mov	lr, r3
 8005902:	4770      	bx	lr

08005904 <_fini>:
 8005904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005906:	bf00      	nop
 8005908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800590a:	bc08      	pop	{r3}
 800590c:	469e      	mov	lr, r3
 800590e:	4770      	bx	lr
