

================================================================
== Vitis HLS Report for 'decision_function_121'
================================================================
* Date:           Thu Jan 23 13:48:20 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read1316 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read1215 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read1215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read1114 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read1013 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read912 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read811 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read710 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read69 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read58 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read47 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read36 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read25 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read14 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read25, i18 260213" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1474 = icmp_slt  i18 %p_read14, i18 225772" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1474' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1475 = icmp_slt  i18 %p_read69, i18 112" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1475' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1476 = icmp_slt  i18 %p_read47, i18 23377" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1476' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %p_read1316, i32 17" [firmware/BDT.h:86]   --->   Operation 26 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1477 = icmp_slt  i18 %p_read36, i18 191518" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1477' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1478 = icmp_slt  i18 %p_read14, i18 257508" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1478' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1479 = icmp_slt  i18 %p_read14, i18 166420" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1479' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1480 = icmp_slt  i18 %p_read14, i18 63345" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1480' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1481 = icmp_slt  i18 %p_read25, i18 1081" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1481' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1482 = icmp_slt  i18 %p_read811, i18 101" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1482' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1483 = icmp_slt  i18 %p_read14, i18 229501" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1483' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1484 = icmp_slt  i18 %p_read1114, i18 461" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1484' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %p_read1013, i32 4, i32 17" [firmware/BDT.h:86]   --->   Operation 35 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.81ns)   --->   "%icmp_ln86_1485 = icmp_slt  i14 %tmp_29, i14 1" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1485' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1486 = icmp_slt  i18 %p_read912, i18 55" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1486' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1487 = icmp_slt  i18 %p_read1215, i18 16043" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1487' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1488 = icmp_slt  i18 %p_read1114, i18 365" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1488' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1489 = icmp_slt  i18 %p_read1114, i18 359" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1489' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1490 = icmp_slt  i18 %p_read58, i18 3986" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1490' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1491 = icmp_slt  i18 %p_read912, i18 30" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1491' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1492 = icmp_slt  i18 %p_read710, i18 476" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1492' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1493 = icmp_slt  i18 %p_read912, i18 63" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1493' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 45 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1474, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 46 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_703 = xor i1 %icmp_ln86_1474, i1 1" [firmware/BDT.h:104]   --->   Operation 47 'xor' 'xor_ln104_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_703" [firmware/BDT.h:104]   --->   Operation 48 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102_1620 = and i1 %icmp_ln86_1475, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102_1620' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_275)   --->   "%xor_ln104_704 = xor i1 %icmp_ln86_1475, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_275 = and i1 %xor_ln104_704, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104_275' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns)   --->   "%and_ln102_1622 = and i1 %tmp_28, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 52 'and' 'and_ln102_1622' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_276)   --->   "%xor_ln104_705 = xor i1 %tmp_28, i1 1" [firmware/BDT.h:104]   --->   Operation 53 'xor' 'xor_ln104_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_276 = and i1 %and_ln104, i1 %xor_ln104_705" [firmware/BDT.h:104]   --->   Operation 54 'and' 'and_ln104_276' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_1623 = and i1 %icmp_ln86_1477, i1 %and_ln102_1620" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_1623' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_277)   --->   "%xor_ln104_706 = xor i1 %icmp_ln86_1477, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_277 = and i1 %and_ln102_1620, i1 %xor_ln104_706" [firmware/BDT.h:104]   --->   Operation 57 'and' 'and_ln104_277' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1625 = and i1 %icmp_ln86_1479, i1 %and_ln102_1622" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_1625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_279)   --->   "%xor_ln104_708 = xor i1 %icmp_ln86_1479, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_279 = and i1 %and_ln102_1622, i1 %xor_ln104_708" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104_279' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns)   --->   "%and_ln102_1627 = and i1 %icmp_ln86_1481, i1 %and_ln102_1623" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1627' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_1323)   --->   "%xor_ln104_710 = xor i1 %icmp_ln86_1481, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_1323)   --->   "%and_ln104_280 = and i1 %and_ln102_1623, i1 %xor_ln104_710" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102, i1 %and_ln102_1625" [firmware/BDT.h:117]   --->   Operation 64 'or' 'or_ln117' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117_1323 = or i1 %or_ln117, i1 %and_ln104_280" [firmware/BDT.h:117]   --->   Operation 65 'or' 'or_ln117_1323' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1428)   --->   "%and_ln102_1621 = and i1 %icmp_ln86_1476, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1621' <Predicate = (and_ln102 & or_ln117 & or_ln117_1323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_1626 = and i1 %icmp_ln86_1480, i1 %and_ln104_276" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1626' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117_1324)   --->   "%and_ln102_1628 = and i1 %icmp_ln86_1482, i1 %and_ln104_277" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_281)   --->   "%xor_ln104_711 = xor i1 %icmp_ln86_1482, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_281 = and i1 %and_ln104_277, i1 %xor_ln104_711" [firmware/BDT.h:104]   --->   Operation 70 'and' 'and_ln104_281' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1430)   --->   "%and_ln102_1631 = and i1 %icmp_ln86_1485, i1 %and_ln104_279" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1428)   --->   "%xor_ln117 = xor i1 %and_ln102_1621, i1 1" [firmware/BDT.h:117]   --->   Operation 72 'xor' 'xor_ln117' <Predicate = (and_ln102 & or_ln117 & or_ln117_1323)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1428)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 73 'zext' 'zext_ln117' <Predicate = (and_ln102 & or_ln117 & or_ln117_1323)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1428)   --->   "%select_ln117 = select i1 %and_ln102, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 74 'select' 'select_ln117' <Predicate = (or_ln117 & or_ln117_1323)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1428)   --->   "%select_ln117_1426 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 75 'select' 'select_ln117_1426' <Predicate = (or_ln117_1323)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1428)   --->   "%zext_ln117_159 = zext i2 %select_ln117_1426" [firmware/BDT.h:117]   --->   Operation 76 'zext' 'zext_ln117_159' <Predicate = (or_ln117_1323)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117_1324 = or i1 %or_ln117_1323, i1 %and_ln102_1628" [firmware/BDT.h:117]   --->   Operation 77 'or' 'or_ln117_1324' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1428)   --->   "%select_ln117_1427 = select i1 %or_ln117_1323, i3 %zext_ln117_159, i3 4" [firmware/BDT.h:117]   --->   Operation 78 'select' 'select_ln117_1427' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1430)   --->   "%or_ln117_1325 = or i1 %or_ln117_1324, i1 %and_ln102_1631" [firmware/BDT.h:117]   --->   Operation 79 'or' 'or_ln117_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1428 = select i1 %or_ln117_1324, i3 %select_ln117_1427, i3 5" [firmware/BDT.h:117]   --->   Operation 80 'select' 'select_ln117_1428' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns)   --->   "%or_ln117_1326 = or i1 %or_ln117_1324, i1 %and_ln104_279" [firmware/BDT.h:117]   --->   Operation 81 'or' 'or_ln117_1326' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1430)   --->   "%select_ln117_1429 = select i1 %or_ln117_1325, i3 %select_ln117_1428, i3 6" [firmware/BDT.h:117]   --->   Operation 82 'select' 'select_ln117_1429' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1430 = select i1 %or_ln117_1326, i3 %select_ln117_1429, i3 7" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_1430' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns)   --->   "%or_ln117_1328 = or i1 %or_ln117_1326, i1 %and_ln102_1626" [firmware/BDT.h:117]   --->   Operation 84 'or' 'or_ln117_1328' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 85 [1/1] (0.97ns)   --->   "%and_ln102_1624 = and i1 %icmp_ln86_1478, i1 %and_ln104_275" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1624' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1434)   --->   "%xor_ln104_709 = xor i1 %icmp_ln86_1480, i1 1" [firmware/BDT.h:104]   --->   Operation 86 'xor' 'xor_ln104_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.97ns)   --->   "%and_ln102_1629 = and i1 %icmp_ln86_1483, i1 %and_ln102_1624" [firmware/BDT.h:102]   --->   Operation 87 'and' 'and_ln102_1629' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1432)   --->   "%and_ln102_1632 = and i1 %icmp_ln86_1486, i1 %and_ln102_1626" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_1632' <Predicate = (or_ln117_1328)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1434)   --->   "%and_ln102_1633 = and i1 %icmp_ln86_1487, i1 %xor_ln104_709" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_1633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1434)   --->   "%and_ln102_1634 = and i1 %and_ln102_1633, i1 %and_ln104_276" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_1634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1436)   --->   "%and_ln102_1635 = and i1 %icmp_ln86_1488, i1 %and_ln102_1627" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_1635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1432)   --->   "%or_ln117_1327 = or i1 %or_ln117_1326, i1 %and_ln102_1632" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_1327' <Predicate = (or_ln117_1328)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1432)   --->   "%zext_ln117_160 = zext i3 %select_ln117_1430" [firmware/BDT.h:117]   --->   Operation 93 'zext' 'zext_ln117_160' <Predicate = (or_ln117_1328)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1432)   --->   "%select_ln117_1431 = select i1 %or_ln117_1327, i4 %zext_ln117_160, i4 8" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1431' <Predicate = (or_ln117_1328)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1434)   --->   "%or_ln117_1329 = or i1 %or_ln117_1328, i1 %and_ln102_1634" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1432 = select i1 %or_ln117_1328, i4 %select_ln117_1431, i4 9" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1432' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.97ns)   --->   "%or_ln117_1330 = or i1 %or_ln117_1326, i1 %and_ln104_276" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1330' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1434)   --->   "%select_ln117_1433 = select i1 %or_ln117_1329, i4 %select_ln117_1432, i4 10" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1433' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1436)   --->   "%or_ln117_1331 = or i1 %or_ln117_1330, i1 %and_ln102_1635" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1434 = select i1 %or_ln117_1330, i4 %select_ln117_1433, i4 11" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1434' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%or_ln117_1332 = or i1 %or_ln117_1330, i1 %and_ln102_1627" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1332' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1436)   --->   "%select_ln117_1435 = select i1 %or_ln117_1331, i4 %select_ln117_1434, i4 12" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1435' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1436 = select i1 %or_ln117_1332, i4 %select_ln117_1435, i4 13" [firmware/BDT.h:117]   --->   Operation 103 'select' 'select_ln117_1436' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln117_1334 = or i1 %or_ln117_1332, i1 %and_ln104_281" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_1334' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_278)   --->   "%xor_ln104_707 = xor i1 %icmp_ln86_1478, i1 1" [firmware/BDT.h:104]   --->   Operation 105 'xor' 'xor_ln104_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_278 = and i1 %and_ln104_275, i1 %xor_ln104_707" [firmware/BDT.h:104]   --->   Operation 106 'and' 'and_ln104_278' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1442)   --->   "%xor_ln104_712 = xor i1 %icmp_ln86_1483, i1 1" [firmware/BDT.h:104]   --->   Operation 107 'xor' 'xor_ln104_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1438)   --->   "%and_ln102_1636 = and i1 %icmp_ln86_1489, i1 %and_ln104_281" [firmware/BDT.h:102]   --->   Operation 108 'and' 'and_ln102_1636' <Predicate = (or_ln117_1334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1440)   --->   "%and_ln102_1637 = and i1 %icmp_ln86_1490, i1 %and_ln102_1629" [firmware/BDT.h:102]   --->   Operation 109 'and' 'and_ln102_1637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1442)   --->   "%and_ln102_1638 = and i1 %icmp_ln86_1491, i1 %xor_ln104_712" [firmware/BDT.h:102]   --->   Operation 110 'and' 'and_ln102_1638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1442)   --->   "%and_ln102_1639 = and i1 %and_ln102_1638, i1 %and_ln102_1624" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_1639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1438)   --->   "%or_ln117_1333 = or i1 %or_ln117_1332, i1 %and_ln102_1636" [firmware/BDT.h:117]   --->   Operation 112 'or' 'or_ln117_1333' <Predicate = (or_ln117_1334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1438)   --->   "%select_ln117_1437 = select i1 %or_ln117_1333, i4 %select_ln117_1436, i4 14" [firmware/BDT.h:117]   --->   Operation 113 'select' 'select_ln117_1437' <Predicate = (or_ln117_1334)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1440)   --->   "%or_ln117_1335 = or i1 %or_ln117_1334, i1 %and_ln102_1637" [firmware/BDT.h:117]   --->   Operation 114 'or' 'or_ln117_1335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1438 = select i1 %or_ln117_1334, i4 %select_ln117_1437, i4 15" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1438' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1440)   --->   "%zext_ln117_161 = zext i4 %select_ln117_1438" [firmware/BDT.h:117]   --->   Operation 116 'zext' 'zext_ln117_161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.97ns)   --->   "%or_ln117_1336 = or i1 %or_ln117_1334, i1 %and_ln102_1629" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_1336' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1440)   --->   "%select_ln117_1439 = select i1 %or_ln117_1335, i5 %zext_ln117_161, i5 16" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_1439' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1442)   --->   "%or_ln117_1337 = or i1 %or_ln117_1336, i1 %and_ln102_1639" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_1337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1440 = select i1 %or_ln117_1336, i5 %select_ln117_1439, i5 17" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1440' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns)   --->   "%or_ln117_1338 = or i1 %or_ln117_1334, i1 %and_ln102_1624" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_1338' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1442)   --->   "%select_ln117_1441 = select i1 %or_ln117_1337, i5 %select_ln117_1440, i5 18" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1441' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1442 = select i1 %or_ln117_1338, i5 %select_ln117_1441, i5 19" [firmware/BDT.h:117]   --->   Operation 123 'select' 'select_ln117_1442' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 124 [1/1] (0.97ns)   --->   "%and_ln102_1630 = and i1 %icmp_ln86_1484, i1 %and_ln104_278" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1630' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1444)   --->   "%and_ln102_1640 = and i1 %icmp_ln86_1492, i1 %and_ln102_1630" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1444)   --->   "%or_ln117_1339 = or i1 %or_ln117_1338, i1 %and_ln102_1640" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.97ns)   --->   "%or_ln117_1340 = or i1 %or_ln117_1338, i1 %and_ln102_1630" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_1340' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1444)   --->   "%select_ln117_1443 = select i1 %or_ln117_1339, i5 %select_ln117_1442, i5 20" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1443' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1444 = select i1 %or_ln117_1340, i5 %select_ln117_1443, i5 21" [firmware/BDT.h:117]   --->   Operation 129 'select' 'select_ln117_1444' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_713 = xor i1 %icmp_ln86_1484, i1 1" [firmware/BDT.h:104]   --->   Operation 130 'xor' 'xor_ln104_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1641 = and i1 %icmp_ln86_1493, i1 %xor_ln104_713" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_1642 = and i1 %and_ln102_1641, i1 %and_ln104_278" [firmware/BDT.h:102]   --->   Operation 132 'and' 'and_ln102_1642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_1341 = or i1 %or_ln117_1340, i1 %and_ln102_1642" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_1445 = select i1 %or_ln117_1341, i5 %select_ln117_1444, i5 22" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1445' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.23i12.i12.i5, i5 0, i12 913, i5 1, i12 3795, i5 2, i12 688, i5 3, i12 394, i5 4, i12 1058, i5 5, i12 239, i5 6, i12 3564, i5 7, i12 3452, i5 8, i12 4060, i5 9, i12 3870, i5 10, i12 421, i5 11, i12 3556, i5 12, i12 108, i5 13, i12 3473, i5 14, i12 144, i5 15, i12 19, i5 16, i12 4002, i5 17, i12 3973, i5 18, i12 4095, i5 19, i12 4090, i5 20, i12 27, i5 21, i12 187, i5 22, i12 4006, i12 0, i5 %select_ln117_1445" [firmware/BDT.h:118]   --->   Operation 135 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 0.97>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 136 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_1342 = or i1 %or_ln117_1334, i1 %and_ln104_275" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_1342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_1342, i12 %tmp, i12 0" [firmware/BDT.h:117]   --->   Operation 138 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 139 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read25', firmware/BDT.h:86) on port 'p_read2' (firmware/BDT.h:86) [26]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [28]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [51]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1620', firmware/BDT.h:102) [55]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1623', firmware/BDT.h:102) [62]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1627', firmware/BDT.h:102) [73]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1628', firmware/BDT.h:102) [76]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1324', firmware/BDT.h:117) [102]  (0.978 ns)
	'select' operation 3 bit ('select_ln117_1428', firmware/BDT.h:117) [105]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1429', firmware/BDT.h:117) [107]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1430', firmware/BDT.h:117) [109]  (0.980 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1632', firmware/BDT.h:102) [84]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1327', firmware/BDT.h:117) [108]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1431', firmware/BDT.h:117) [112]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1432', firmware/BDT.h:117) [114]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1433', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1434', firmware/BDT.h:117) [118]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1435', firmware/BDT.h:117) [120]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1436', firmware/BDT.h:117) [122]  (1.024 ns)

 <State 5>: 3.454ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1636', firmware/BDT.h:102) [88]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1333', firmware/BDT.h:117) [121]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1437', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1438', firmware/BDT.h:117) [126]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_1439', firmware/BDT.h:117) [129]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1440', firmware/BDT.h:117) [131]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1441', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1442', firmware/BDT.h:117) [135]  (1.215 ns)

 <State 6>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1630', firmware/BDT.h:102) [81]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_1340', firmware/BDT.h:117) [136]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1444', firmware/BDT.h:117) [139]  (1.215 ns)

 <State 7>: 3.201ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_713', firmware/BDT.h:104) [82]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1641', firmware/BDT.h:102) [93]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1642', firmware/BDT.h:102) [94]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1341', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1445', firmware/BDT.h:117) [141]  (0.000 ns)
	'sparsemux' operation 12 bit ('tmp', firmware/BDT.h:118) [142]  (3.201 ns)

 <State 8>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1342', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 12 bit ('agg_result_0', firmware/BDT.h:117) [143]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
