strict digraph "" {
	node [label="\N"];
	"48:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c861690>",
		fillcolor=cadetblue,
		label="48:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c861690>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"48:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa18c861c50>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa18c861e10>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"26:AL" -> "27:BL"	[cond="[]",
		lineno=None];
	"36:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa18c107390>",
		fillcolor=lightcyan,
		label="36:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"37:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa18c107410>",
		fillcolor=turquoise,
		label="37:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"36:CA" -> "37:BL"	[cond="[]",
		lineno=None];
	"34:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c107050>",
		fillcolor=cadetblue,
		label="34:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c107050>]",
		style=filled,
		typ=BlockingSubstitution];
	"34:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa18c861f90>",
		fillcolor=turquoise,
		label="30:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa18c861fd0>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL" -> "31:IF"	[cond="[]",
		lineno=None];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fa18c861e50>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:BL" -> "28:CS"	[cond="[]",
		lineno=None];
	"31:IF" -> "34:BS"	[cond="['x']",
		label="!(x)",
		lineno=31];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c1071d0>",
		fillcolor=cadetblue,
		label="32:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c1071d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:IF" -> "32:BS"	[cond="['x']",
		label=x,
		lineno=31];
	"50:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa18c8619d0>",
		fillcolor=lightcyan,
		label="50:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"51:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa18c861a50>",
		fillcolor=turquoise,
		label="51:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c861a90>]",
		style=filled,
		typ=Block];
	"50:CA" -> "51:BL"	[cond="[]",
		lineno=None];
	"43:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa18c107810>",
		fillcolor=lightcyan,
		label="43:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"44:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa18c8614d0>",
		fillcolor=turquoise,
		label="44:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"43:CA" -> "44:BL"	[cond="[]",
		lineno=None];
	"39:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c107610>",
		fillcolor=cadetblue,
		label="39:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c107610>]",
		style=filled,
		typ=BlockingSubstitution];
	"39:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"51:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"32:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fa18c861f10>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"29:CA" -> "30:BL"	[cond="[]",
		lineno=None];
	"41:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c107490>",
		fillcolor=cadetblue,
		label="41:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c107490>]",
		style=filled,
		typ=BlockingSubstitution];
	"41:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"38:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa18c107450>",
		fillcolor=springgreen,
		label="38:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"37:BL" -> "38:IF"	[cond="[]",
		lineno=None];
	"28:CS" -> "36:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "50:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "43:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"46:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c861850>",
		fillcolor=cadetblue,
		label="46:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa18c861850>]",
		style=filled,
		typ=BlockingSubstitution];
	"46:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"45:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa18c861610>",
		fillcolor=springgreen,
		label="45:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"45:IF" -> "48:BS"	[cond="['x']",
		label="!(x)",
		lineno=45];
	"45:IF" -> "46:BS"	[cond="['x']",
		label=x,
		lineno=45];
	"38:IF" -> "39:BS"	[cond="['x']",
		label="(~x)",
		lineno=38];
	"38:IF" -> "41:BS"	[cond="['x']",
		label="!((~x))",
		lineno=38];
	"44:BL" -> "45:IF"	[cond="[]",
		lineno=None];
}
