vhdl work "E:\Georgina\Documents\William\System-Design\VHDL\William\keyGeneration\subBytes_CHEAT.vhd"
vhdl work "E:\Georgina\Documents\William\System-Design\VHDL\William\keyGeneration\srl16_8.vhd"
vhdl work "E:\Georgina\Documents\William\System-Design\VHDL\William\keyGeneration\RCon_gen.vhd"
vhdl work "E:\Georgina\Documents\William\System-Design\VHDL\William\keyGeneration\key_counter_v2.vhd"
vhdl work "E:\Georgina\Documents\William\System-Design\VHDL\William\keyGeneration\addr_gen.vhd"
vhdl work "E:\Georgina\Documents\William\System-Design\VHDL\William\keyGeneration\keyGen.vhd"
