// Seed: 344202407
module module_0 ();
  assign module_2.id_38 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd35,
    parameter id_5 = 32'd91
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5
);
  input wire _id_5;
  output logic [7:0] id_4;
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  always @(1) id_4[id_5|id_3-:-1] = id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    input wire id_5,
    input uwire id_6,
    output wand id_7,
    input tri0 id_8,
    input wand id_9,
    output wand id_10,
    input tri0 id_11,
    input supply0 id_12,
    input tri id_13,
    input tri id_14,
    input supply1 id_15,
    input wor id_16,
    input supply1 id_17,
    output supply0 id_18,
    output tri0 id_19,
    input wor id_20,
    output tri id_21,
    input tri1 id_22,
    output tri1 id_23,
    input wire id_24,
    input supply0 id_25,
    input supply0 id_26,
    output wor id_27,
    input wire id_28,
    output tri0 id_29,
    input tri id_30,
    output supply1 id_31,
    input uwire id_32,
    output wand id_33,
    output supply0 id_34,
    input wand id_35,
    input wire id_36,
    input wand id_37,
    input tri1 id_38,
    input wand id_39,
    input wor id_40,
    output wor id_41,
    input wand id_42,
    input supply1 id_43,
    output tri id_44,
    input wire id_45,
    input tri id_46
);
  module_0 modCall_1 ();
endmodule
