#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 29 13:11:11 2023
# Process ID: 21688
# Current directory: C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.runs/synth_1
# Command line: vivado.exe -log lab_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_1.tcl
# Log file: C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.runs/synth_1/lab_1.vds
# Journal file: C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab_1.tcl -notrace
Command: synth_design -top lab_1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16496 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 356.176 ; gain = 99.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab_1' [C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.srcs/sources_1/new/lab_1.v:23]
WARNING: [Synth 8-3848] Net AN3 in module/entity lab_1 does not have driver. [C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.srcs/sources_1/new/lab_1.v:48]
WARNING: [Synth 8-3848] Net SEG1 in module/entity lab_1 does not have driver. [C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.srcs/sources_1/new/lab_1.v:50]
WARNING: [Synth 8-3848] Net SEG3 in module/entity lab_1 does not have driver. [C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.srcs/sources_1/new/lab_1.v:52]
WARNING: [Synth 8-3848] Net dp in module/entity lab_1 does not have driver. [C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.srcs/sources_1/new/lab_1.v:56]
INFO: [Synth 8-6155] done synthesizing module 'lab_1' (1#1) [C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.srcs/sources_1/new/lab_1.v:23]
WARNING: [Synth 8-3917] design lab_1 has port AN0 driven by constant 0
WARNING: [Synth 8-3917] design lab_1 has port AN2 driven by constant 0
WARNING: [Synth 8-3917] design lab_1 has port SEG0 driven by constant 0
WARNING: [Synth 8-3917] design lab_1 has port SEG2 driven by constant 0
WARNING: [Synth 8-3331] design lab_1 has unconnected port AN3
WARNING: [Synth 8-3331] design lab_1 has unconnected port SEG1
WARNING: [Synth 8-3331] design lab_1 has unconnected port SEG3
WARNING: [Synth 8-3331] design lab_1 has unconnected port dp
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.352 ; gain = 154.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.352 ; gain = 154.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 411.352 ; gain = 154.289
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.srcs/constrs_1/new/lab_1_constraints.xdc]
Finished Parsing XDC File [C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.srcs/constrs_1/new/lab_1_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.srcs/constrs_1/new/lab_1_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 703.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 703.801 ; gain = 446.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 703.801 ; gain = 446.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 703.801 ; gain = 446.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 703.801 ; gain = 446.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab_1 has port AN0 driven by constant 0
WARNING: [Synth 8-3917] design lab_1 has port AN2 driven by constant 0
WARNING: [Synth 8-3917] design lab_1 has port SEG0 driven by constant 0
WARNING: [Synth 8-3917] design lab_1 has port SEG2 driven by constant 0
WARNING: [Synth 8-3331] design lab_1 has unconnected port AN3
WARNING: [Synth 8-3331] design lab_1 has unconnected port SEG1
WARNING: [Synth 8-3331] design lab_1 has unconnected port SEG3
WARNING: [Synth 8-3331] design lab_1 has unconnected port dp
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 703.801 ; gain = 446.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 722.793 ; gain = 465.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 722.793 ; gain = 465.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 723.055 ; gain = 465.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 724.180 ; gain = 467.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 724.180 ; gain = 467.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 724.180 ; gain = 467.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 724.180 ; gain = 467.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 724.180 ; gain = 467.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 724.180 ; gain = 467.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT5  |     2|
|2     |LUT6  |     1|
|3     |IBUF  |    10|
|4     |OBUF  |    19|
|5     |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 724.180 ; gain = 467.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 724.191 ; gain = 174.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 724.191 ; gain = 467.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 742.871 ; gain = 498.648
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jonathan/Downloads/Lab1_Fri_PM_KUEK YEAU HAO JONATHAN_457_Archive-1/lab_1/lab_1.runs/synth_1/lab_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab_1_utilization_synth.rpt -pb lab_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 742.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 13:11:57 2023...
