--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

Design file:              ISERDES_8bit.ncd
Physical constraint file: ISERDES_8bit.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 191 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.648ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/RefTimeCnt/count_14 (SLICE_X55Y158.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/EndTrig_4 (FF)
  Destination:          PhaseSwitch/RefTimeCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (1.564 - 1.594)
  Source Clock:         Test_4_OBUF_BUFG rising at 0.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/EndTrig_4 to PhaseSwitch/RefTimeCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y177.XQ     Tcko                  0.360   PhaseSwitch/EndTrig_4
                                                       PhaseSwitch/EndTrig_4
    SLICE_X55Y158.SR     net (fanout=16)       2.033   PhaseSwitch/EndTrig_4
    SLICE_X55Y158.CLK    Tsrck                 1.037   PhaseSwitch/RefTimeCnt/count<14>
                                                       PhaseSwitch/RefTimeCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (1.397ns logic, 2.033ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/RefTimeCnt/count_15 (SLICE_X55Y158.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/EndTrig_4 (FF)
  Destination:          PhaseSwitch/RefTimeCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.430ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (1.564 - 1.594)
  Source Clock:         Test_4_OBUF_BUFG rising at 0.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/EndTrig_4 to PhaseSwitch/RefTimeCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y177.XQ     Tcko                  0.360   PhaseSwitch/EndTrig_4
                                                       PhaseSwitch/EndTrig_4
    SLICE_X55Y158.SR     net (fanout=16)       2.033   PhaseSwitch/EndTrig_4
    SLICE_X55Y158.CLK    Tsrck                 1.037   PhaseSwitch/RefTimeCnt/count<14>
                                                       PhaseSwitch/RefTimeCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      3.430ns (1.397ns logic, 2.033ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/RefTimeCnt/count_10 (SLICE_X55Y156.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/EndTrig_4 (FF)
  Destination:          PhaseSwitch/RefTimeCnt/count_10 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.425ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (1.563 - 1.594)
  Source Clock:         Test_4_OBUF_BUFG rising at 0.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/EndTrig_4 to PhaseSwitch/RefTimeCnt/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y177.XQ     Tcko                  0.360   PhaseSwitch/EndTrig_4
                                                       PhaseSwitch/EndTrig_4
    SLICE_X55Y156.SR     net (fanout=16)       2.028   PhaseSwitch/EndTrig_4
    SLICE_X55Y156.CLK    Tsrck                 1.037   PhaseSwitch/RefTimeCnt/count<10>
                                                       PhaseSwitch/RefTimeCnt/count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.397ns logic, 2.028ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TrigEnd/Trig (SLICE_X57Y163.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TrigEnd/Trig (FF)
  Destination:          PhaseSwitch/TrigEnd/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.723ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_4_OBUF_BUFG rising at 25.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TrigEnd/Trig to PhaseSwitch/TrigEnd/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y163.YQ     Tcko                  0.313   PhaseSwitch/TrigEnd/Trig
                                                       PhaseSwitch/TrigEnd/Trig
    SLICE_X57Y163.G1     net (fanout=3)        0.535   PhaseSwitch/TrigEnd/Trig
    SLICE_X57Y163.CLK    Tckg        (-Th)     0.125   PhaseSwitch/TrigEnd/Trig
                                                       PhaseSwitch/TrigEnd/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       PhaseSwitch/TrigEnd/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.723ns (0.188ns logic, 0.535ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TrigEnd/Trig (SLICE_X57Y163.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/RefTimeZero (FF)
  Destination:          PhaseSwitch/TrigEnd/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (1.609 - 1.563)
  Source Clock:         Test_4_OBUF_BUFG rising at 25.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/RefTimeZero to PhaseSwitch/TrigEnd/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y156.XQ     Tcko                  0.331   PhaseSwitch/RefTimeZero
                                                       PhaseSwitch/RefTimeZero
    SLICE_X57Y163.G3     net (fanout=2)        0.582   PhaseSwitch/RefTimeZero
    SLICE_X57Y163.CLK    Tckg        (-Th)     0.125   PhaseSwitch/TrigEnd/Trig
                                                       PhaseSwitch/TrigEnd/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       PhaseSwitch/TrigEnd/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.206ns logic, 0.582ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/EndTrig_4 (SLICE_X56Y177.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/EndTrig_3 (FF)
  Destination:          PhaseSwitch/EndTrig_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_4_OBUF_BUFG rising at 25.000ns
  Destination Clock:    Test_4_OBUF_BUFG rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/EndTrig_3 to PhaseSwitch/EndTrig_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y177.YQ     Tcko                  0.331   PhaseSwitch/EndTrig_4
                                                       PhaseSwitch/EndTrig_3
    SLICE_X56Y177.BX     net (fanout=4)        0.540   PhaseSwitch/EndTrig_3
    SLICE_X56Y177.CLK    Tckdi       (-Th)     0.082   PhaseSwitch/EndTrig_4
                                                       PhaseSwitch/EndTrig_4
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.249ns logic, 0.540ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.600ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: PhaseSwitch/EndTrig_4/CLK
  Logical resource: PhaseSwitch/Mshreg_EndTrig_3/SRL16E/WS
  Location pin: SLICE_X56Y177.CLK
  Clock network: Test_4_OBUF_BUFG
--------------------------------------------------------------------------------
Slack: 23.628ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: PhaseSwitch/EndTrig_4/CLK
  Logical resource: PhaseSwitch/Mshreg_EndTrig_3/SRL16E/WS
  Location pin: SLICE_X56Y177.CLK
  Clock network: Test_4_OBUF_BUFG
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/RefTimeCnt/count<0>/CLK
  Logical resource: PhaseSwitch/RefTimeCnt/count_0/CK
  Location pin: SLICE_X55Y151.CLK
  Clock network: Test_4_OBUF_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 181 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/Fnorm (SLICE_X61Y177.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_12 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.648ns (Levels of Logic = 2)
  Clock Path Skew:      -0.456ns (0.625 - 1.081)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_12 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y176.XQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<12>
                                                       PhaseSwitch/SysClkCt/count_12
    SLICE_X59Y172.G2     net (fanout=4)        0.774   PhaseSwitch/SysClkCt/count<12>
    SLICE_X59Y172.COUT   Topcyg                0.559   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
                                                       PhaseSwitch/SysClkCt/count<12>_rt.1
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X59Y173.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X59Y173.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<6>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X61Y177.SR     net (fanout=1)        0.852   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X61Y177.CLK    Tsrck                 1.037   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (2.022ns logic, 1.626ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_5 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.840ns (Levels of Logic = 4)
  Clock Path Skew:      -0.248ns (0.625 - 0.873)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_5 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y172.YQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/count_5
    SLICE_X59Y170.G1     net (fanout=4)        0.794   PhaseSwitch/SysClkCt/count<5>
    SLICE_X59Y170.COUT   Topcyg                0.559   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut<1>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X59Y171.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<1>
    SLICE_X59Y171.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<2>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X59Y172.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<3>
    SLICE_X59Y172.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<4>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X59Y173.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<5>
    SLICE_X59Y173.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<6>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X61Y177.SR     net (fanout=1)        0.852   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X61Y177.CLK    Tsrck                 1.037   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (2.194ns logic, 1.646ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_14 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.614ns (Levels of Logic = 1)
  Clock Path Skew:      -0.456ns (0.625 - 1.081)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_14 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y177.XQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<14>
                                                       PhaseSwitch/SysClkCt/count_14
    SLICE_X59Y173.F1     net (fanout=4)        0.812   PhaseSwitch/SysClkCt/count<14>
    SLICE_X59Y173.COUT   Topcyf                0.573   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_lut<6>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<6>
                                                       PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X61Y177.SR     net (fanout=1)        0.852   PhaseSwitch/Mcompar_PWR_13_o_SysClkCnt_o[15]_LessThan_2_o_cy<7>
    SLICE_X61Y177.CLK    Tsrck                 1.037   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      3.614ns (1.950ns logic, 1.664ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/Fnorm (SLICE_X61Y177.BX), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_7 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.678ns (Levels of Logic = 4)
  Clock Path Skew:      -0.248ns (0.625 - 0.873)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_7 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y173.YQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/count_7
    SLICE_X59Y174.G1     net (fanout=4)        0.813   PhaseSwitch/SysClkCt/count<7>
    SLICE_X59Y174.COUT   Topcyg                0.559   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_lut<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X59Y175.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X59Y175.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<2>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X59Y176.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X59Y176.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<4>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X59Y177.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X59Y177.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<6>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X61Y177.BX     net (fanout=1)        0.459   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X61Y177.CLK    Tdick                 0.249   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (1.406ns logic, 1.272ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_11 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.613ns (Levels of Logic = 2)
  Clock Path Skew:      -0.267ns (0.625 - 0.892)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_11 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y175.YQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<10>
                                                       PhaseSwitch/SysClkCt/count_11
    SLICE_X59Y176.F1     net (fanout=4)        0.906   PhaseSwitch/SysClkCt/count<11>
    SLICE_X59Y176.COUT   Topcyf                0.573   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_lut<4>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<4>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X59Y177.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X59Y177.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<6>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X61Y177.BX     net (fanout=1)        0.459   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X61Y177.CLK    Tdick                 0.249   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (1.248ns logic, 1.365ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_6 (FF)
  Destination:          PhaseSwitch/Fnorm (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.575ns (Levels of Logic = 4)
  Clock Path Skew:      -0.248ns (0.625 - 0.873)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_6 to PhaseSwitch/Fnorm
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y173.XQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/count_6
    SLICE_X59Y174.G2     net (fanout=4)        0.710   PhaseSwitch/SysClkCt/count<6>
    SLICE_X59Y174.COUT   Topcyg                0.559   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_lut<1>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X59Y175.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<1>
    SLICE_X59Y175.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<2>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X59Y176.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<3>
    SLICE_X59Y176.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<4>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X59Y177.CIN    net (fanout=1)        0.000   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<5>
    SLICE_X59Y177.COUT   Tbyp                  0.086   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<6>
                                                       PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X61Y177.BX     net (fanout=1)        0.459   PhaseSwitch/Mcompar_SysClkCnt_o[15]_PWR_13_o_LessThan_3_o_cy<7>
    SLICE_X61Y177.CLK    Tdick                 0.249   PhaseSwitch/Fnorm
                                                       PhaseSwitch/Fnorm
    -------------------------------------------------  ---------------------------
    Total                                      2.575ns (1.406ns logic, 1.169ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkZero (SLICE_X58Y174.F1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_9 (FF)
  Destination:          PhaseSwitch/SysClkZero (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.436ns (0.456 - 0.892)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_9 to PhaseSwitch/SysClkZero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y174.YQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<8>
                                                       PhaseSwitch/SysClkCt/count_9
    SLICE_X58Y172.F2     net (fanout=4)        0.759   PhaseSwitch/SysClkCt/count<9>
    SLICE_X58Y172.X      Tilo                  0.195   PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>15
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>15
    SLICE_X58Y174.F1     net (fanout=1)        0.557   PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>15
    SLICE_X58Y174.CLK    Tfck                  0.215   PhaseSwitch/SysClkZero
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>28
                                                       PhaseSwitch/SysClkZero
    -------------------------------------------------  ---------------------------
    Total                                      2.066ns (0.750ns logic, 1.316ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_8 (FF)
  Destination:          PhaseSwitch/SysClkZero (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.941ns (Levels of Logic = 2)
  Clock Path Skew:      -0.436ns (0.456 - 0.892)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_8 to PhaseSwitch/SysClkZero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y174.XQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<8>
                                                       PhaseSwitch/SysClkCt/count_8
    SLICE_X58Y172.F1     net (fanout=4)        0.634   PhaseSwitch/SysClkCt/count<8>
    SLICE_X58Y172.X      Tilo                  0.195   PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>15
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>15
    SLICE_X58Y174.F1     net (fanout=1)        0.557   PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>15
    SLICE_X58Y174.CLK    Tfck                  0.215   PhaseSwitch/SysClkZero
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>28
                                                       PhaseSwitch/SysClkZero
    -------------------------------------------------  ---------------------------
    Total                                      1.941ns (0.750ns logic, 1.191ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCt/count_7 (FF)
  Destination:          PhaseSwitch/SysClkZero (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.417ns (0.456 - 0.873)
  Source Clock:         Test_3_OBUF rising at 0.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCt/count_7 to PhaseSwitch/SysClkZero
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y173.YQ     Tcko                  0.340   PhaseSwitch/SysClkCt/count<6>
                                                       PhaseSwitch/SysClkCt/count_7
    SLICE_X58Y172.F3     net (fanout=4)        0.479   PhaseSwitch/SysClkCt/count<7>
    SLICE_X58Y172.X      Tilo                  0.195   PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>15
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>15
    SLICE_X58Y174.F1     net (fanout=1)        0.557   PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>15
    SLICE_X58Y174.CLK    Tfck                  0.215   PhaseSwitch/SysClkZero
                                                       PhaseSwitch/SysClkCnt_o[0]_SysClkCnt_o[15]_OR_48_o<0>28
                                                       PhaseSwitch/SysClkZero
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.750ns logic, 1.036ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCt/count_3 (SLICE_X57Y171.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_3_OBUF rising at 25.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCt/count_3 to PhaseSwitch/SysClkCt/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y171.YQ     Tcko                  0.313   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/count_3
    SLICE_X57Y171.G4     net (fanout=3)        0.336   PhaseSwitch/SysClkCt/count<3>
    SLICE_X57Y171.CLK    Tckg        (-Th)    -0.153   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/count<3>_rt
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<3>
                                                       PhaseSwitch/SysClkCt/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.466ns logic, 0.336ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCt/count_0 (SLICE_X57Y170.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Test_3_OBUF rising at 25.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCt/count_0 to PhaseSwitch/SysClkCt/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y170.XQ     Tcko                  0.313   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/count_0
    SLICE_X57Y170.F4     net (fanout=3)        0.336   PhaseSwitch/SysClkCt/count<0>
    SLICE_X57Y170.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<0>
                                                       PhaseSwitch/SysClkCt/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.477ns logic, 0.336ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCt/count_4 (SLICE_X57Y172.CIN), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.219ns (Levels of Logic = 2)
  Clock Path Skew:      0.378ns (0.491 - 0.113)
  Source Clock:         Test_3_OBUF rising at 25.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCt/count_3 to PhaseSwitch/SysClkCt/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y171.YQ     Tcko                  0.313   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/count_3
    SLICE_X57Y171.G4     net (fanout=3)        0.336   PhaseSwitch/SysClkCt/count<3>
    SLICE_X57Y171.COUT   Topcyg                0.514   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/count<3>_rt
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X57Y172.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X57Y172.CLK    Tckcin      (-Th)    -0.056   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<4>
                                                       PhaseSwitch/SysClkCt/count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.219ns (0.883ns logic, 0.336ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.933ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.311ns (Levels of Logic = 3)
  Clock Path Skew:      0.378ns (0.491 - 0.113)
  Source Clock:         Test_3_OBUF rising at 25.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCt/count_0 to PhaseSwitch/SysClkCt/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y170.XQ     Tcko                  0.313   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/count_0
    SLICE_X57Y170.F4     net (fanout=3)        0.336   PhaseSwitch/SysClkCt/count<0>
    SLICE_X57Y170.COUT   Topcyf                0.527   PhaseSwitch/SysClkCt/count<0>
                                                       PhaseSwitch/SysClkCt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<0>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<1>
    SLICE_X57Y171.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<1>
    SLICE_X57Y171.COUT   Tbyp                  0.079   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X57Y172.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X57Y172.CLK    Tckcin      (-Th)    -0.056   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<4>
                                                       PhaseSwitch/SysClkCt/count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.975ns logic, 0.336ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCt/count_2 (FF)
  Destination:          PhaseSwitch/SysClkCt/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.407ns (Levels of Logic = 2)
  Clock Path Skew:      0.378ns (0.491 - 0.113)
  Source Clock:         Test_3_OBUF rising at 25.000ns
  Destination Clock:    Test_3_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCt/count_2 to PhaseSwitch/SysClkCt/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y171.XQ     Tcko                  0.313   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/count_2
    SLICE_X57Y171.F2     net (fanout=3)        0.511   PhaseSwitch/SysClkCt/count<2>
    SLICE_X57Y171.COUT   Topcyf                0.527   PhaseSwitch/SysClkCt/count<2>
                                                       PhaseSwitch/SysClkCt/count<2>_rt
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X57Y172.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCt/Mcount_count_cy<3>
    SLICE_X57Y172.CLK    Tckcin      (-Th)    -0.056   PhaseSwitch/SysClkCt/count<4>
                                                       PhaseSwitch/SysClkCt/Mcount_count_xor<4>
                                                       PhaseSwitch/SysClkCt/count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (0.896ns logic, 0.511ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLKFX
  Logical resource: DLL/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y4.CLKFX
  Clock network: DLL/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y4.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y4.CLKIN
  Clock network: Test_3_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.727ns.
--------------------------------------------------------------------------------

Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X32Y130.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF2 (FF)
  Destination:          Mshreg_DataP_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.727ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF2 to Mshreg_DataP_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q1      Tickq                 0.594   Data_p
                                                       IDDR_inst/FF2
    SLICE_X32Y130.BY     net (fanout=1)        1.837   Data_p
    SLICE_X32Y130.CLK    Tds                   0.296   DataP_1
                                                       Mshreg_DataP_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.890ns logic, 1.837ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_DataN_01/SRL16E (SLICE_X38Y132.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF3 (FF)
  Destination:          Mshreg_DataN_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF3 to Mshreg_DataN_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q2      Tickq                 0.575   Data_p
                                                       IDDR_inst/FF3
    SLICE_X38Y132.BY     net (fanout=1)        1.659   Data_n
    SLICE_X38Y132.CLK    Tds                   0.296   DataN_1
                                                       Mshreg_DataN_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.871ns logic, 1.659ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point DataN_del_3 (SLICE_X37Y132.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DataN_2 (FF)
  Destination:          DataN_del_3 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DataN_2 to DataN_del_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y132.YQ     Tcko                  0.340   DataN_2
                                                       DataN_2
    SLICE_X37Y132.BY     net (fanout=2)        0.634   DataN_2
    SLICE_X37Y132.CLK    Tdick                 0.292   DataN_del_3
                                                       DataN_del_3
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.632ns logic, 0.634ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DataN_1 (SLICE_X38Y132.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_01 (FF)
  Destination:          DataN_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_01 to DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y132.YQ     Tcko                  0.331   DataN_1
                                                       DataN_01
    SLICE_X38Y132.BX     net (fanout=3)        0.307   DataN_01
    SLICE_X38Y132.CLK    Tckdi       (-Th)     0.082   DataN_1
                                                       DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.249ns logic, 0.307ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point DataP_1 (SLICE_X32Y130.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataP_01 (FF)
  Destination:          DataP_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataP_01 to DataP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y130.YQ     Tcko                  0.331   DataP_1
                                                       DataP_01
    SLICE_X32Y130.BX     net (fanout=3)        0.313   DataP_01
    SLICE_X32Y130.CLK    Tckdi       (-Th)     0.082   DataP_1
                                                       DataP_1
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.249ns logic, 0.313ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point DataP_2 (SLICE_X33Y130.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataP_1 (FF)
  Destination:          DataP_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.124 - 0.113)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataP_1 to DataP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y130.XQ     Tcko                  0.331   DataP_1
                                                       DataP_1
    SLICE_X33Y130.BY     net (fanout=2)        0.312   DataP_1
    SLICE_X33Y130.CLK    Tckdi       (-Th)     0.068   DataP_2
                                                       DataP_2
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.263ns logic, 0.312ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X38Y132.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataP_1/CLK
  Logical resource: Mshreg_DataP_01/SRL16E/WS
  Location pin: SLICE_X32Y130.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.753ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X38Y132.CLK
  Clock network: DCO
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_FCT_40 
HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 344 paths analyzed, 79 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.112ns.
--------------------------------------------------------------------------------

Paths for end point TriggerData_9 (SLICE_X96Y170.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_9 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y144.YQ     Tcko                  0.340   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X96Y170.SR     net (fanout=7)        2.669   FastTrigDes_o
    SLICE_X96Y170.CLK    Tsrck                 1.091   TriggerData_9
                                                       TriggerData_9
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (1.431ns logic, 2.669ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_8 (SLICE_X96Y170.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_8 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.100ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y144.YQ     Tcko                  0.340   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X96Y170.SR     net (fanout=7)        2.669   FastTrigDes_o
    SLICE_X96Y170.CLK    Tsrck                 1.091   TriggerData_9
                                                       TriggerData_8
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (1.431ns logic, 2.669ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_3 (SLICE_X93Y145.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.443ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y144.YQ     Tcko                  0.340   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X93Y145.SR     net (fanout=7)        2.132   FastTrigDes_o
    SLICE_X93Y145.CLK    Tsrck                 0.971   TriggerData_3
                                                       TriggerData_3
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (1.311ns logic, 2.132ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_FCT_40 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point TriggerData_7 (SLICE_X93Y135.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_7 (FF)
  Destination:          TriggerData_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.956ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (5.573 - 5.524)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_7 to TriggerData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y134.XQ     Tcko                  0.331   GroupAmp<7>
                                                       GroupAmp_7
    SLICE_X93Y135.BX     net (fanout=1)        0.704   GroupAmp<7>
    SLICE_X93Y135.CLK    Tckdi       (-Th)     0.079   TriggerData_7
                                                       TriggerData_7
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.252ns logic, 0.704ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_5 (SLICE_X92Y142.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_5 (FF)
  Destination:          TriggerData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (5.562 - 5.513)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_5 to TriggerData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y142.XQ     Tcko                  0.331   GroupAmp<5>
                                                       GroupAmp_5
    SLICE_X92Y142.BX     net (fanout=1)        0.714   GroupAmp<5>
    SLICE_X92Y142.CLK    Tckdi       (-Th)     0.082   TriggerData_5
                                                       TriggerData_5
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.249ns logic, 0.714ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_4 (SLICE_X92Y142.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_4 (FF)
  Destination:          TriggerData_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.990ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (5.562 - 5.513)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Test_9_OBUF rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_4 to TriggerData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y142.YQ     Tcko                  0.331   GroupAmp<5>
                                                       GroupAmp_4
    SLICE_X92Y142.BY     net (fanout=1)        0.740   GroupAmp<4>
    SLICE_X92Y142.CLK    Tckdi       (-Th)     0.081   TriggerData_5
                                                       TriggerData_4
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.250ns logic, 0.740ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_FCT_40 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_0/CK
  Location pin: SLICE_X50Y189.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_1/CK
  Location pin: SLICE_X50Y189.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<2>/CLK
  Logical resource: CntTest/count_2/CK
  Location pin: SLICE_X50Y190.CLK
  Clock network: Test_9_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_FCT_40 
/ 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 358 paths analyzed, 153 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.240ns.
--------------------------------------------------------------------------------

Paths for end point DelayReset_0 (SLICE_X65Y139.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LT_Trig/Trig (FF)
  Destination:          DelayReset_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: LT_Trig/Trig to DelayReset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y138.YQ     Tcko                  0.340   LT_Trig/Trig
                                                       LT_Trig/Trig
    SLICE_X65Y139.SR     net (fanout=5)        0.881   LT_Trig/Trig
    SLICE_X65Y139.CLK    Tsrck                 0.971   DelayReset_0
                                                       DelayReset_0
    -------------------------------------------------  ---------------------------
    Total                                      2.192ns (1.311ns logic, 0.881ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point DelayReset_0 (SLICE_X65Y139.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Amp_Trig/Trig (FF)
  Destination:          DelayReset_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      1.426ns (Levels of Logic = 0)
  Clock Path Skew:      -0.031ns (5.385 - 5.416)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Amp_Trig/Trig to DelayReset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y143.YQ     Tcko                  0.360   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X65Y139.BY     net (fanout=4)        0.774   Amp_Trig/Trig
    SLICE_X65Y139.CLK    Tdick                 0.292   DelayReset_0
                                                       DelayReset_0
    -------------------------------------------------  ---------------------------
    Total                                      1.426ns (0.652ns logic, 0.774ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X57Y146.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      0.972ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y144.YQ     Tcko                  0.340   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X57Y146.BY     net (fanout=7)        0.340   FastTrigDes_o
    SLICE_X57Y146.CLK    Tdick                 0.292   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      0.972ns (0.632ns logic, 0.340ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_FCT_40 / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X57Y146.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FastTrigDes_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (5.353 - 5.336)
  Source Clock:         Clk160 rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: FastTrigDes_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y144.YQ     Tcko                  0.313   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X57Y146.BY     net (fanout=7)        0.313   FastTrigDes_o
    SLICE_X57Y146.CLK    Tckdi       (-Th)     0.068   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.245ns logic, 0.313ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig1 (SLICE_X57Y146.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/ES1/Trig1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/ES1/Trig1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y146.YQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X57Y146.BX     net (fanout=3)        0.307   Led_B/ES1/Trig0
    SLICE_X57Y146.CLK    Tckdi       (-Th)     0.079   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.234ns logic, 0.307ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X55Y148.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig1 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.558ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.666 - 0.670)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig1 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y146.XQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig1
    SLICE_X55Y148.G4     net (fanout=2)        0.370   Led_B/ES1/Trig1
    SLICE_X55Y148.CLK    Tckg        (-Th)     0.125   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.558ns (0.188ns logic, 0.370ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_FCT_40 / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DelayReset_5/CLK
  Logical resource: Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X62Y137.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.128ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DelayReset_5/CLK
  Logical resource: Mshreg_DelayReset_5/SRL16E/WS
  Location pin: SLICE_X62Y137.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: Led_B/Prescaler/count<0>/CLK
  Logical resource: Led_B/Prescaler/count_0/CK
  Location pin: SLICE_X48Y125.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_FCT_40 
/ 4 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 298 paths analyzed, 169 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.573ns.
--------------------------------------------------------------------------------

Paths for end point GroupAmp_7 (SLICE_X82Y134.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Reset_Trig/Trig (FF)
  Destination:          GroupAmp_7 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Reset_Trig/Trig to GroupAmp_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y134.YQ     Tcko                  0.340   Reset_Trig/Trig
                                                       Reset_Trig/Trig
    SLICE_X82Y134.SR     net (fanout=42)       2.648   Reset_Trig/Trig
    SLICE_X82Y134.CLK    Tsrck                 1.157   GroupAmp<7>
                                                       GroupAmp_7
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (1.497ns logic, 2.648ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point GroupAmp_6 (SLICE_X82Y134.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Reset_Trig/Trig (FF)
  Destination:          GroupAmp_6 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Reset_Trig/Trig to GroupAmp_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y134.YQ     Tcko                  0.340   Reset_Trig/Trig
                                                       Reset_Trig/Trig
    SLICE_X82Y134.SR     net (fanout=42)       2.648   Reset_Trig/Trig
    SLICE_X82Y134.CLK    Tsrck                 1.157   GroupAmp<7>
                                                       GroupAmp_6
    -------------------------------------------------  ---------------------------
    Total                                      4.145ns (1.497ns logic, 2.648ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point GroupAmp_5 (SLICE_X82Y142.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Reset_Trig/Trig (FF)
  Destination:          GroupAmp_5 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Reset_Trig/Trig to GroupAmp_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y134.YQ     Tcko                  0.340   Reset_Trig/Trig
                                                       Reset_Trig/Trig
    SLICE_X82Y142.SR     net (fanout=42)       2.617   Reset_Trig/Trig
    SLICE_X82Y142.CLK    Tsrck                 1.157   GroupAmp<5>
                                                       GroupAmp_5
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (1.497ns logic, 2.617ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_FCT_40 / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Amp_Trig/Trig (SLICE_X68Y143.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupValue_Amp_Done (FF)
  Destination:          Amp_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: GroupValue_Amp_Done to Amp_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y142.YQ     Tcko                  0.313   GroupValue_Amp_Done
                                                       GroupValue_Amp_Done
    SLICE_X68Y143.G4     net (fanout=2)        0.347   GroupValue_Amp_Done
    SLICE_X68Y143.CLK    Tckg        (-Th)     0.143   Amp_Trig/Trig
                                                       Amp_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       Amp_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.517ns (0.170ns logic, 0.347ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point LT_Trig/Trig (SLICE_X57Y138.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LT_Trig/Trig (FF)
  Destination:          LT_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LT_Trig/Trig to LT_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y138.YQ     Tcko                  0.313   LT_Trig/Trig
                                                       LT_Trig/Trig
    SLICE_X57Y138.G4     net (fanout=5)        0.342   LT_Trig/Trig
    SLICE_X57Y138.CLK    Tckg        (-Th)     0.125   LT_Trig/Trig
                                                       LT_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       LT_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.188ns logic, 0.342ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point LT_Trig/Trig (SLICE_X57Y138.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.603ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupValue_Up_LT (FF)
  Destination:          LT_Trig/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.122 - 0.125)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: GroupValue_Up_LT to LT_Trig/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y137.XQ     Tcko                  0.313   GroupValue_Up_LT
                                                       GroupValue_Up_LT
    SLICE_X57Y138.G3     net (fanout=2)        0.412   GroupValue_Up_LT
    SLICE_X57Y138.CLK    Tckg        (-Th)     0.125   LT_Trig/Trig
                                                       LT_Trig/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       LT_Trig/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.188ns logic, 0.412ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_FCT_40 / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<1>/CLK
  Logical resource: AverData_med_1/CK
  Location pin: SLICE_X50Y131.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<2>/CLK
  Logical resource: AverData_med_2/CK
  Location pin: SLICE_X50Y132.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<2>/CLK
  Logical resource: AverData_med_3/CK
  Location pin: SLICE_X50Y132.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_FCT_40
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FCT_40                      |     25.000ns|     10.000ns|     18.292ns|            0|            0|          181|         1000|
| TS_DLL_CLK0_BUF               |     25.000ns|     18.112ns|          N/A|            0|            0|          344|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      5.240ns|          N/A|            0|            0|          358|            0|
| TS_DLL_CLKFX_BUF              |      6.250ns|      4.573ns|          N/A|            0|            0|          298|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.727|         |         |         |
ADC_DCO_LVDS_n<0>|    2.727|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.727|         |         |         |
ADC_DCO_LVDS_n<0>|    2.727|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock FCT_40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCT_40         |    4.573|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    3.648|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1380 paths, 0 nets, and 635 connections

Design statistics:
   Minimum period:  18.112ns{1}   (Maximum frequency:  55.212MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 16 15:50:04 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 342 MB



