

================================================================
== Vivado HLS Report for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'
================================================================
* Date:           Mon Apr 22 19:29:11 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.350|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25092|  25092|  25092|  25092|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Product1    |  16512|  16512|       258|          -|          -|    64|    no    |
        | + Product2   |    256|    256|         4|          -|          -|    64|    no    |
        |- ResetAccum  |    128|    128|         2|          -|          -|    64|    no    |
        |- Accum1      |   8320|   8320|       130|          -|          -|    64|    no    |
        | + Accum2     |    128|    128|         2|          -|          -|    64|    no    |
        |- Result      |    128|    128|         2|          -|          -|    64|    no    |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	7  / (tmp)
3 --> 
	4  / (!tmp_3)
	2  / (tmp_3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / (!tmp_s & tmp_153 == 0) | (!tmp_s & tmp_153 == 1) | (!tmp_s & tmp_153 == 2) | (!tmp_s & tmp_153 == 3) | (!tmp_s & tmp_153 == 4) | (!tmp_s & tmp_153 == 5) | (!tmp_s & tmp_153 == 6) | (!tmp_s & tmp_153 == 7) | (!tmp_s & tmp_153 == 8) | (!tmp_s & tmp_153 == 9) | (!tmp_s & tmp_153 == 10) | (!tmp_s & tmp_153 == 11) | (!tmp_s & tmp_153 == 12) | (!tmp_s & tmp_153 == 13) | (!tmp_s & tmp_153 == 14) | (!tmp_s & tmp_153 == 15) | (!tmp_s & tmp_153 == 16) | (!tmp_s & tmp_153 == 17) | (!tmp_s & tmp_153 == 18) | (!tmp_s & tmp_153 == 19) | (!tmp_s & tmp_153 == 20) | (!tmp_s & tmp_153 == 21) | (!tmp_s & tmp_153 == 22) | (!tmp_s & tmp_153 == 23) | (!tmp_s & tmp_153 == 24) | (!tmp_s & tmp_153 == 25) | (!tmp_s & tmp_153 == 26) | (!tmp_s & tmp_153 == 27) | (!tmp_s & tmp_153 == 28) | (!tmp_s & tmp_153 == 29) | (!tmp_s & tmp_153 == 30) | (!tmp_s & tmp_153 == 31) | (!tmp_s & tmp_153 == 32) | (!tmp_s & tmp_153 == 33) | (!tmp_s & tmp_153 == 34) | (!tmp_s & tmp_153 == 35) | (!tmp_s & tmp_153 == 36) | (!tmp_s & tmp_153 == 37) | (!tmp_s & tmp_153 == 38) | (!tmp_s & tmp_153 == 39) | (!tmp_s & tmp_153 == 40) | (!tmp_s & tmp_153 == 41) | (!tmp_s & tmp_153 == 42) | (!tmp_s & tmp_153 == 43) | (!tmp_s & tmp_153 == 44) | (!tmp_s & tmp_153 == 45) | (!tmp_s & tmp_153 == 46) | (!tmp_s & tmp_153 == 47) | (!tmp_s & tmp_153 == 48) | (!tmp_s & tmp_153 == 49) | (!tmp_s & tmp_153 == 50) | (!tmp_s & tmp_153 == 51) | (!tmp_s & tmp_153 == 52) | (!tmp_s & tmp_153 == 53) | (!tmp_s & tmp_153 == 54) | (!tmp_s & tmp_153 == 55) | (!tmp_s & tmp_153 == 56) | (!tmp_s & tmp_153 == 57) | (!tmp_s & tmp_153 == 58) | (!tmp_s & tmp_153 == 59) | (!tmp_s & tmp_153 == 60) | (!tmp_s & tmp_153 == 61) | (!tmp_s & tmp_153 == 62) | (!tmp_s & tmp_153 == 63)
	9  / (tmp_s)
8 --> 
	7  / true
9 --> 
	10  / (!tmp_2)
	12  / (tmp_2)
10 --> 
	11  / (!tmp_11)
	9  / (tmp_11)
11 --> 
	10  / true
12 --> 
	13  / (!tmp_4 & tmp_155 == 0) | (!tmp_4 & tmp_155 == 1) | (!tmp_4 & tmp_155 == 2) | (!tmp_4 & tmp_155 == 3) | (!tmp_4 & tmp_155 == 4) | (!tmp_4 & tmp_155 == 5) | (!tmp_4 & tmp_155 == 6) | (!tmp_4 & tmp_155 == 7) | (!tmp_4 & tmp_155 == 8) | (!tmp_4 & tmp_155 == 9) | (!tmp_4 & tmp_155 == 10) | (!tmp_4 & tmp_155 == 11) | (!tmp_4 & tmp_155 == 12) | (!tmp_4 & tmp_155 == 13) | (!tmp_4 & tmp_155 == 14) | (!tmp_4 & tmp_155 == 15) | (!tmp_4 & tmp_155 == 16) | (!tmp_4 & tmp_155 == 17) | (!tmp_4 & tmp_155 == 18) | (!tmp_4 & tmp_155 == 19) | (!tmp_4 & tmp_155 == 20) | (!tmp_4 & tmp_155 == 21) | (!tmp_4 & tmp_155 == 22) | (!tmp_4 & tmp_155 == 23) | (!tmp_4 & tmp_155 == 24) | (!tmp_4 & tmp_155 == 25) | (!tmp_4 & tmp_155 == 26) | (!tmp_4 & tmp_155 == 27) | (!tmp_4 & tmp_155 == 28) | (!tmp_4 & tmp_155 == 29) | (!tmp_4 & tmp_155 == 30) | (!tmp_4 & tmp_155 == 31) | (!tmp_4 & tmp_155 == 32) | (!tmp_4 & tmp_155 == 33) | (!tmp_4 & tmp_155 == 34) | (!tmp_4 & tmp_155 == 35) | (!tmp_4 & tmp_155 == 36) | (!tmp_4 & tmp_155 == 37) | (!tmp_4 & tmp_155 == 38) | (!tmp_4 & tmp_155 == 39) | (!tmp_4 & tmp_155 == 40) | (!tmp_4 & tmp_155 == 41) | (!tmp_4 & tmp_155 == 42) | (!tmp_4 & tmp_155 == 43) | (!tmp_4 & tmp_155 == 44) | (!tmp_4 & tmp_155 == 45) | (!tmp_4 & tmp_155 == 46) | (!tmp_4 & tmp_155 == 47) | (!tmp_4 & tmp_155 == 48) | (!tmp_4 & tmp_155 == 49) | (!tmp_4 & tmp_155 == 50) | (!tmp_4 & tmp_155 == 51) | (!tmp_4 & tmp_155 == 52) | (!tmp_4 & tmp_155 == 53) | (!tmp_4 & tmp_155 == 54) | (!tmp_4 & tmp_155 == 55) | (!tmp_4 & tmp_155 == 56) | (!tmp_4 & tmp_155 == 57) | (!tmp_4 & tmp_155 == 58) | (!tmp_4 & tmp_155 == 59) | (!tmp_4 & tmp_155 == 60) | (!tmp_4 & tmp_155 == 61) | (!tmp_4 & tmp_155 == 62) | (!tmp_4 & tmp_155 == 63)
13 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read63)"   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read62)"   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read61)"   --->   Operation 16 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read60)"   --->   Operation 17 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read59)"   --->   Operation 18 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read58)"   --->   Operation 19 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read57)"   --->   Operation 20 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_8 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read56)"   --->   Operation 21 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_9 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read55)"   --->   Operation 22 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read54)"   --->   Operation 23 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read53)"   --->   Operation 24 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read52)"   --->   Operation 25 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_13 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read51)"   --->   Operation 26 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_14 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read50)"   --->   Operation 27 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_15 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read49)"   --->   Operation 28 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_16 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read48)"   --->   Operation 29 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_17 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read47)"   --->   Operation 30 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_18 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read46)"   --->   Operation 31 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_19 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read45)"   --->   Operation 32 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read_20 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read44)"   --->   Operation 33 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read_21 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read43)"   --->   Operation 34 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read_22 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read42)"   --->   Operation 35 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_read_23 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read41)"   --->   Operation 36 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_24 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read40)"   --->   Operation 37 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_read_25 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read39)"   --->   Operation 38 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read_26 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read38)"   --->   Operation 39 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read_27 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read37)"   --->   Operation 40 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read_28 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read36)"   --->   Operation 41 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read_29 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read35)"   --->   Operation 42 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read_30 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read34)"   --->   Operation 43 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read_31 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read33)"   --->   Operation 44 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read_32 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read32)"   --->   Operation 45 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read_33 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read31)"   --->   Operation 46 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read_34 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read30)"   --->   Operation 47 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read_35 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read29)"   --->   Operation 48 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_36 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read28)"   --->   Operation 49 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_37 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read27)"   --->   Operation 50 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_read_38 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read26)"   --->   Operation 51 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_read_39 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read25)"   --->   Operation 52 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_read_40 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read24)"   --->   Operation 53 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_read_41 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read23)"   --->   Operation 54 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_read_42 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read22)"   --->   Operation 55 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_read_43 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read21)"   --->   Operation 56 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_read_44 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read20)"   --->   Operation 57 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_read_45 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read19)"   --->   Operation 58 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_read_46 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read18)"   --->   Operation 59 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_read_47 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read17)"   --->   Operation 60 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_48 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read16)"   --->   Operation 61 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_read_49 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read15)"   --->   Operation 62 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_read_50 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read14)"   --->   Operation 63 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_read_51 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read13)"   --->   Operation 64 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_52 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read12)"   --->   Operation 65 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_53 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read11)"   --->   Operation 66 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_54 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read10)"   --->   Operation 67 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_read_55 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read9)"   --->   Operation 68 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_read_56 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read8)"   --->   Operation 69 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_read_57 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read7)"   --->   Operation 70 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_read_58 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read6)"   --->   Operation 71 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_read_59 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read5)"   --->   Operation 72 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_read_60 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read4)"   --->   Operation 73 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_61 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read3)"   --->   Operation 74 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_62 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read2)"   --->   Operation 75 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_63 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read1)"   --->   Operation 76 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_read64 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)"   --->   Operation 77 'read' 'p_read64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mult_V = alloca [4096 x i16], align 2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 78 'alloca' 'mult_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 79 [1/1] (1.35ns)   --->   "br label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%ii = phi i7 [ 0, %arrayctor.loop1.preheader ], [ %ii_1, %4 ]"   --->   Operation 80 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.23ns)   --->   "%tmp = icmp eq i7 %ii, -64" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 81 'icmp' 'tmp' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 82 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.66ns)   --->   "%ii_1 = add i7 %ii, 1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 83 'add' 'ii_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader38.preheader, label %1" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 85 'specloopname' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str9)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 86 'specregionbegin' 'tmp_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_152 = trunc i7 %ii to i6" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 87 'trunc' 'tmp_152' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.53ns)   --->   "%cache_V = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %p_read64, i16 %p_read_63, i16 %p_read_62, i16 %p_read_61, i16 %p_read_60, i16 %p_read_59, i16 %p_read_58, i16 %p_read_57, i16 %p_read_56, i16 %p_read_55, i16 %p_read_54, i16 %p_read_53, i16 %p_read_52, i16 %p_read_51, i16 %p_read_50, i16 %p_read_49, i16 %p_read_48, i16 %p_read_47, i16 %p_read_46, i16 %p_read_45, i16 %p_read_44, i16 %p_read_43, i16 %p_read_42, i16 %p_read_41, i16 %p_read_40, i16 %p_read_39, i16 %p_read_38, i16 %p_read_37, i16 %p_read_36, i16 %p_read_35, i16 %p_read_34, i16 %p_read_33, i16 %p_read_32, i16 %p_read_31, i16 %p_read_30, i16 %p_read_29, i16 %p_read_28, i16 %p_read_27, i16 %p_read_26, i16 %p_read_25, i16 %p_read_24, i16 %p_read_23, i16 %p_read_22, i16 %p_read_21, i16 %p_read_20, i16 %p_read_19, i16 %p_read_18, i16 %p_read_17, i16 %p_read_16, i16 %p_read_15, i16 %p_read_14, i16 %p_read_13, i16 %p_read_12, i16 %p_read_11, i16 %p_read_10, i16 %p_read_9, i16 %p_read_8, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i6 %tmp_152)" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 88 'mux' 'cache_V' <Predicate = (!tmp)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_152, i6 0)" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 89 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i16 %cache_V to i26" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 90 'sext' 'OP1_V_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.35ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 91 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%acc_63_V_130 = alloca i16"   --->   Operation 92 'alloca' 'acc_63_V_130' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%acc_63_V_131 = alloca i16"   --->   Operation 93 'alloca' 'acc_63_V_131' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%acc_63_V_132 = alloca i16"   --->   Operation 94 'alloca' 'acc_63_V_132' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%acc_63_V_133 = alloca i16"   --->   Operation 95 'alloca' 'acc_63_V_133' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%acc_63_V_134 = alloca i16"   --->   Operation 96 'alloca' 'acc_63_V_134' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%acc_63_V_135 = alloca i16"   --->   Operation 97 'alloca' 'acc_63_V_135' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%acc_63_V_136 = alloca i16"   --->   Operation 98 'alloca' 'acc_63_V_136' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%acc_63_V_137 = alloca i16"   --->   Operation 99 'alloca' 'acc_63_V_137' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%acc_63_V_138 = alloca i16"   --->   Operation 100 'alloca' 'acc_63_V_138' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%acc_63_V_139 = alloca i16"   --->   Operation 101 'alloca' 'acc_63_V_139' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%acc_63_V_140 = alloca i16"   --->   Operation 102 'alloca' 'acc_63_V_140' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%acc_63_V_141 = alloca i16"   --->   Operation 103 'alloca' 'acc_63_V_141' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%acc_63_V_142 = alloca i16"   --->   Operation 104 'alloca' 'acc_63_V_142' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%acc_63_V_143 = alloca i16"   --->   Operation 105 'alloca' 'acc_63_V_143' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%acc_63_V_144 = alloca i16"   --->   Operation 106 'alloca' 'acc_63_V_144' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%acc_63_V_145 = alloca i16"   --->   Operation 107 'alloca' 'acc_63_V_145' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%acc_63_V_146 = alloca i16"   --->   Operation 108 'alloca' 'acc_63_V_146' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%acc_63_V_147 = alloca i16"   --->   Operation 109 'alloca' 'acc_63_V_147' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%acc_63_V_148 = alloca i16"   --->   Operation 110 'alloca' 'acc_63_V_148' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%acc_63_V_149 = alloca i16"   --->   Operation 111 'alloca' 'acc_63_V_149' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%acc_63_V_150 = alloca i16"   --->   Operation 112 'alloca' 'acc_63_V_150' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%acc_63_V_151 = alloca i16"   --->   Operation 113 'alloca' 'acc_63_V_151' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%acc_63_V_152 = alloca i16"   --->   Operation 114 'alloca' 'acc_63_V_152' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%acc_63_V_153 = alloca i16"   --->   Operation 115 'alloca' 'acc_63_V_153' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%acc_63_V_154 = alloca i16"   --->   Operation 116 'alloca' 'acc_63_V_154' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%acc_63_V_155 = alloca i16"   --->   Operation 117 'alloca' 'acc_63_V_155' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%acc_63_V_156 = alloca i16"   --->   Operation 118 'alloca' 'acc_63_V_156' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%acc_63_V_157 = alloca i16"   --->   Operation 119 'alloca' 'acc_63_V_157' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%acc_63_V_158 = alloca i16"   --->   Operation 120 'alloca' 'acc_63_V_158' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%acc_63_V_159 = alloca i16"   --->   Operation 121 'alloca' 'acc_63_V_159' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%acc_63_V_160 = alloca i16"   --->   Operation 122 'alloca' 'acc_63_V_160' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%acc_63_V_161 = alloca i16"   --->   Operation 123 'alloca' 'acc_63_V_161' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%acc_63_V_162 = alloca i16"   --->   Operation 124 'alloca' 'acc_63_V_162' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%acc_63_V_163 = alloca i16"   --->   Operation 125 'alloca' 'acc_63_V_163' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%acc_63_V_164 = alloca i16"   --->   Operation 126 'alloca' 'acc_63_V_164' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%acc_63_V_165 = alloca i16"   --->   Operation 127 'alloca' 'acc_63_V_165' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%acc_63_V_166 = alloca i16"   --->   Operation 128 'alloca' 'acc_63_V_166' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%acc_63_V_167 = alloca i16"   --->   Operation 129 'alloca' 'acc_63_V_167' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%acc_63_V_168 = alloca i16"   --->   Operation 130 'alloca' 'acc_63_V_168' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%acc_63_V_169 = alloca i16"   --->   Operation 131 'alloca' 'acc_63_V_169' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%acc_63_V_170 = alloca i16"   --->   Operation 132 'alloca' 'acc_63_V_170' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%acc_63_V_171 = alloca i16"   --->   Operation 133 'alloca' 'acc_63_V_171' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%acc_63_V_172 = alloca i16"   --->   Operation 134 'alloca' 'acc_63_V_172' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%acc_63_V_173 = alloca i16"   --->   Operation 135 'alloca' 'acc_63_V_173' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%acc_63_V_174 = alloca i16"   --->   Operation 136 'alloca' 'acc_63_V_174' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%acc_63_V_175 = alloca i16"   --->   Operation 137 'alloca' 'acc_63_V_175' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%acc_63_V_176 = alloca i16"   --->   Operation 138 'alloca' 'acc_63_V_176' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%acc_63_V_177 = alloca i16"   --->   Operation 139 'alloca' 'acc_63_V_177' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%acc_63_V_178 = alloca i16"   --->   Operation 140 'alloca' 'acc_63_V_178' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%acc_63_V_179 = alloca i16"   --->   Operation 141 'alloca' 'acc_63_V_179' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%acc_63_V_180 = alloca i16"   --->   Operation 142 'alloca' 'acc_63_V_180' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%acc_63_V_181 = alloca i16"   --->   Operation 143 'alloca' 'acc_63_V_181' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%acc_63_V_182 = alloca i16"   --->   Operation 144 'alloca' 'acc_63_V_182' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%acc_63_V_183 = alloca i16"   --->   Operation 145 'alloca' 'acc_63_V_183' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%acc_63_V_184 = alloca i16"   --->   Operation 146 'alloca' 'acc_63_V_184' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%acc_63_V_185 = alloca i16"   --->   Operation 147 'alloca' 'acc_63_V_185' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%acc_63_V_186 = alloca i16"   --->   Operation 148 'alloca' 'acc_63_V_186' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%acc_63_V_187 = alloca i16"   --->   Operation 149 'alloca' 'acc_63_V_187' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%acc_63_V_188 = alloca i16"   --->   Operation 150 'alloca' 'acc_63_V_188' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%acc_63_V_189 = alloca i16"   --->   Operation 151 'alloca' 'acc_63_V_189' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%acc_63_V_190 = alloca i16"   --->   Operation 152 'alloca' 'acc_63_V_190' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%acc_63_V_191 = alloca i16"   --->   Operation 153 'alloca' 'acc_63_V_191' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%acc_63_V_192 = alloca i16"   --->   Operation 154 'alloca' 'acc_63_V_192' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%acc_63_V = alloca i16"   --->   Operation 155 'alloca' 'acc_63_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.35ns)   --->   "br label %.preheader38" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 156 'br' <Predicate = (tmp)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.55>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%jj = phi i7 [ 0, %1 ], [ %jj_1, %3 ]"   --->   Operation 157 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%jj_cast = zext i7 %jj to i12" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 158 'zext' 'jj_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.23ns)   --->   "%tmp_3 = icmp eq i7 %jj, -64" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 159 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 160 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.66ns)   --->   "%jj_1 = add i7 %jj, 1" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 161 'add' 'jj_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %4, label %3" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.77ns)   --->   "%index = add i12 %tmp_1, %jj_cast" [firmware/nnet_utils/nnet_dense_latency.h:41]   --->   Operation 163 'add' 'index' <Predicate = (!tmp_3)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_6 = zext i12 %index to i64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'zext' 'tmp_6' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%w4_V_addr = getelementptr [4096 x i14]* @w4_V, i64 0, i64 %tmp_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'getelementptr' 'w4_V_addr' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_3 : Operation 166 [2/2] (2.77ns)   --->   "%w4_V_load = load i14* %w4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'load' 'w4_V_load' <Predicate = (!tmp_3)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 4096> <ROM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str9, i32 %tmp_7)" [firmware/nnet_utils/nnet_dense_latency.h:44]   --->   Operation 167 'specregionend' 'empty_23' <Predicate = (tmp_3)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_dense_latency.h:37]   --->   Operation 168 'br' <Predicate = (tmp_3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 169 [1/2] (2.77ns)   --->   "%w4_V_load = load i14* %w4_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'load' 'w4_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 4096> <ROM>

State 5 <SV = 4> <Delay = 6.35>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i14 %w4_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'sext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (6.35ns)   --->   "%p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'mul' 'p_Val2_s' <Predicate = true> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.35> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 173 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%mult_V_addr = getelementptr [4096 x i16]* %mult_V, i64 0, i64 %tmp_6" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'getelementptr' 'mult_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (2.77ns)   --->   "store i16 %tmp_9, i16* %mult_V_addr, align 2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_latency.h:40]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 2.53>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%iacc = phi i7 [ 0, %.preheader38.preheader ], [ %iacc_1, %.preheader38.backedge ]"   --->   Operation 177 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%acc_63_V_130_load = load i16* %acc_63_V_130"   --->   Operation 178 'load' 'acc_63_V_130_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%acc_63_V_131_load = load i16* %acc_63_V_131"   --->   Operation 179 'load' 'acc_63_V_131_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%acc_63_V_132_load = load i16* %acc_63_V_132"   --->   Operation 180 'load' 'acc_63_V_132_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%acc_63_V_133_load = load i16* %acc_63_V_133"   --->   Operation 181 'load' 'acc_63_V_133_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%acc_63_V_134_load = load i16* %acc_63_V_134"   --->   Operation 182 'load' 'acc_63_V_134_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%acc_63_V_135_load = load i16* %acc_63_V_135"   --->   Operation 183 'load' 'acc_63_V_135_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%acc_63_V_136_load = load i16* %acc_63_V_136"   --->   Operation 184 'load' 'acc_63_V_136_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%acc_63_V_137_load = load i16* %acc_63_V_137"   --->   Operation 185 'load' 'acc_63_V_137_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%acc_63_V_138_load = load i16* %acc_63_V_138"   --->   Operation 186 'load' 'acc_63_V_138_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%acc_63_V_139_load = load i16* %acc_63_V_139"   --->   Operation 187 'load' 'acc_63_V_139_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%acc_63_V_140_load = load i16* %acc_63_V_140"   --->   Operation 188 'load' 'acc_63_V_140_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%acc_63_V_141_load = load i16* %acc_63_V_141"   --->   Operation 189 'load' 'acc_63_V_141_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%acc_63_V_142_load = load i16* %acc_63_V_142"   --->   Operation 190 'load' 'acc_63_V_142_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%acc_63_V_143_load = load i16* %acc_63_V_143"   --->   Operation 191 'load' 'acc_63_V_143_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%acc_63_V_144_load = load i16* %acc_63_V_144"   --->   Operation 192 'load' 'acc_63_V_144_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%acc_63_V_145_load = load i16* %acc_63_V_145"   --->   Operation 193 'load' 'acc_63_V_145_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%acc_63_V_146_load = load i16* %acc_63_V_146"   --->   Operation 194 'load' 'acc_63_V_146_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%acc_63_V_147_load = load i16* %acc_63_V_147"   --->   Operation 195 'load' 'acc_63_V_147_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%acc_63_V_148_load = load i16* %acc_63_V_148"   --->   Operation 196 'load' 'acc_63_V_148_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%acc_63_V_149_load = load i16* %acc_63_V_149"   --->   Operation 197 'load' 'acc_63_V_149_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%acc_63_V_150_load = load i16* %acc_63_V_150"   --->   Operation 198 'load' 'acc_63_V_150_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%acc_63_V_151_load = load i16* %acc_63_V_151"   --->   Operation 199 'load' 'acc_63_V_151_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%acc_63_V_152_load = load i16* %acc_63_V_152"   --->   Operation 200 'load' 'acc_63_V_152_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%acc_63_V_153_load = load i16* %acc_63_V_153"   --->   Operation 201 'load' 'acc_63_V_153_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%acc_63_V_154_load = load i16* %acc_63_V_154"   --->   Operation 202 'load' 'acc_63_V_154_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%acc_63_V_155_load = load i16* %acc_63_V_155"   --->   Operation 203 'load' 'acc_63_V_155_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%acc_63_V_156_load = load i16* %acc_63_V_156"   --->   Operation 204 'load' 'acc_63_V_156_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%acc_63_V_157_load = load i16* %acc_63_V_157"   --->   Operation 205 'load' 'acc_63_V_157_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%acc_63_V_158_load = load i16* %acc_63_V_158"   --->   Operation 206 'load' 'acc_63_V_158_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%acc_63_V_159_load = load i16* %acc_63_V_159"   --->   Operation 207 'load' 'acc_63_V_159_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%acc_63_V_160_load = load i16* %acc_63_V_160"   --->   Operation 208 'load' 'acc_63_V_160_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%acc_63_V_161_load = load i16* %acc_63_V_161"   --->   Operation 209 'load' 'acc_63_V_161_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%acc_63_V_162_load = load i16* %acc_63_V_162"   --->   Operation 210 'load' 'acc_63_V_162_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%acc_63_V_163_load = load i16* %acc_63_V_163"   --->   Operation 211 'load' 'acc_63_V_163_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%acc_63_V_164_load = load i16* %acc_63_V_164"   --->   Operation 212 'load' 'acc_63_V_164_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%acc_63_V_165_load = load i16* %acc_63_V_165"   --->   Operation 213 'load' 'acc_63_V_165_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%acc_63_V_166_load = load i16* %acc_63_V_166"   --->   Operation 214 'load' 'acc_63_V_166_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%acc_63_V_167_load = load i16* %acc_63_V_167"   --->   Operation 215 'load' 'acc_63_V_167_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%acc_63_V_168_load = load i16* %acc_63_V_168"   --->   Operation 216 'load' 'acc_63_V_168_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%acc_63_V_169_load = load i16* %acc_63_V_169"   --->   Operation 217 'load' 'acc_63_V_169_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.00ns)   --->   "%acc_63_V_170_load = load i16* %acc_63_V_170"   --->   Operation 218 'load' 'acc_63_V_170_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%acc_63_V_171_load = load i16* %acc_63_V_171"   --->   Operation 219 'load' 'acc_63_V_171_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%acc_63_V_172_load = load i16* %acc_63_V_172"   --->   Operation 220 'load' 'acc_63_V_172_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%acc_63_V_173_load = load i16* %acc_63_V_173"   --->   Operation 221 'load' 'acc_63_V_173_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%acc_63_V_174_load = load i16* %acc_63_V_174"   --->   Operation 222 'load' 'acc_63_V_174_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%acc_63_V_175_load = load i16* %acc_63_V_175"   --->   Operation 223 'load' 'acc_63_V_175_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%acc_63_V_176_load = load i16* %acc_63_V_176"   --->   Operation 224 'load' 'acc_63_V_176_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%acc_63_V_177_load = load i16* %acc_63_V_177"   --->   Operation 225 'load' 'acc_63_V_177_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%acc_63_V_178_load = load i16* %acc_63_V_178"   --->   Operation 226 'load' 'acc_63_V_178_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%acc_63_V_179_load = load i16* %acc_63_V_179"   --->   Operation 227 'load' 'acc_63_V_179_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%acc_63_V_180_load = load i16* %acc_63_V_180"   --->   Operation 228 'load' 'acc_63_V_180_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%acc_63_V_181_load = load i16* %acc_63_V_181"   --->   Operation 229 'load' 'acc_63_V_181_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%acc_63_V_182_load = load i16* %acc_63_V_182"   --->   Operation 230 'load' 'acc_63_V_182_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%acc_63_V_183_load = load i16* %acc_63_V_183"   --->   Operation 231 'load' 'acc_63_V_183_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%acc_63_V_184_load = load i16* %acc_63_V_184"   --->   Operation 232 'load' 'acc_63_V_184_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%acc_63_V_185_load = load i16* %acc_63_V_185"   --->   Operation 233 'load' 'acc_63_V_185_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%acc_63_V_186_load = load i16* %acc_63_V_186"   --->   Operation 234 'load' 'acc_63_V_186_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%acc_63_V_187_load = load i16* %acc_63_V_187"   --->   Operation 235 'load' 'acc_63_V_187_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%acc_63_V_188_load = load i16* %acc_63_V_188"   --->   Operation 236 'load' 'acc_63_V_188_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%acc_63_V_189_load = load i16* %acc_63_V_189"   --->   Operation 237 'load' 'acc_63_V_189_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%acc_63_V_190_load = load i16* %acc_63_V_190"   --->   Operation 238 'load' 'acc_63_V_190_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%acc_63_V_191_load = load i16* %acc_63_V_191"   --->   Operation 239 'load' 'acc_63_V_191_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%acc_63_V_192_load = load i16* %acc_63_V_192"   --->   Operation 240 'load' 'acc_63_V_192_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.00ns)   --->   "%acc_63_V_load = load i16* %acc_63_V"   --->   Operation 241 'load' 'acc_63_V_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 242 [1/1] (1.23ns)   --->   "%tmp_s = icmp eq i7 %iacc, -64" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 242 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 243 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (1.66ns)   --->   "%iacc_1 = add i7 %iacc, 1" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 244 'add' 'iacc_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader37.preheader, label %5" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 246 'specloopname' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_153 = trunc i7 %iacc to i6" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 247 'trunc' 'tmp_153' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (2.53ns)   --->   "%acc_0_V = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 14, i16 -4, i16 177, i16 -14, i16 313, i16 44, i16 -79, i16 267, i16 185, i16 363, i16 318, i16 39, i16 319, i16 -647, i16 -297, i16 303, i16 -18, i16 -26, i16 49, i16 312, i16 -258, i16 270, i16 344, i16 285, i16 -78, i16 -44, i16 -90, i16 218, i16 -444, i16 -362, i16 -157, i16 -615, i16 -32, i16 -132, i16 -56, i16 -28, i16 -125, i16 241, i16 343, i16 295, i16 170, i16 286, i16 118, i16 295, i16 -88, i16 269, i16 278, i16 -400, i16 -130, i16 -46, i16 39, i16 250, i16 -264, i16 22, i16 -444, i16 -762, i16 -387, i16 -227, i16 6, i16 -58, i16 9, i16 190, i16 -695, i16 -508, i6 %tmp_153)" [firmware/nnet_utils/nnet_dense_latency.h:48]   --->   Operation 248 'mux' 'acc_0_V' <Predicate = (!tmp_s)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (1.24ns)   --->   "switch i6 %tmp_153, label %branch127 [
    i6 0, label %..preheader38.backedge_crit_edge
    i6 1, label %branch65
    i6 2, label %branch66
    i6 3, label %branch67
    i6 4, label %branch68
    i6 5, label %branch69
    i6 6, label %branch70
    i6 7, label %branch71
    i6 8, label %branch72
    i6 9, label %branch73
    i6 10, label %branch74
    i6 11, label %branch75
    i6 12, label %branch76
    i6 13, label %branch77
    i6 14, label %branch78
    i6 15, label %branch79
    i6 16, label %branch80
    i6 17, label %branch81
    i6 18, label %branch82
    i6 19, label %branch83
    i6 20, label %branch84
    i6 21, label %branch85
    i6 22, label %branch86
    i6 23, label %branch87
    i6 24, label %branch88
    i6 25, label %branch89
    i6 26, label %branch90
    i6 27, label %branch91
    i6 28, label %branch92
    i6 29, label %branch93
    i6 30, label %branch94
    i6 31, label %branch95
    i6 -32, label %branch96
    i6 -31, label %branch97
    i6 -30, label %branch98
    i6 -29, label %branch99
    i6 -28, label %branch100
    i6 -27, label %branch101
    i6 -26, label %branch102
    i6 -25, label %branch103
    i6 -24, label %branch104
    i6 -23, label %branch105
    i6 -22, label %branch106
    i6 -21, label %branch107
    i6 -20, label %branch108
    i6 -19, label %branch109
    i6 -18, label %branch110
    i6 -17, label %branch111
    i6 -16, label %branch112
    i6 -15, label %branch113
    i6 -14, label %branch114
    i6 -13, label %branch115
    i6 -12, label %branch116
    i6 -11, label %branch117
    i6 -10, label %branch118
    i6 -9, label %branch119
    i6 -8, label %branch120
    i6 -7, label %branch121
    i6 -6, label %branch122
    i6 -5, label %branch123
    i6 -4, label %branch124
    i6 -3, label %branch125
    i6 -2, label %branch126
  ]" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 249 'switch' <Predicate = (!tmp_s)> <Delay = 1.24>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_192" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 250 'store' <Predicate = (!tmp_s & tmp_153 == 62)> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 251 'br' <Predicate = (!tmp_s & tmp_153 == 62)> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_191" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 252 'store' <Predicate = (!tmp_s & tmp_153 == 61)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 253 'br' <Predicate = (!tmp_s & tmp_153 == 61)> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_190" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 254 'store' <Predicate = (!tmp_s & tmp_153 == 60)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 255 'br' <Predicate = (!tmp_s & tmp_153 == 60)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_189" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 256 'store' <Predicate = (!tmp_s & tmp_153 == 59)> <Delay = 0.00>
ST_7 : Operation 257 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 257 'br' <Predicate = (!tmp_s & tmp_153 == 59)> <Delay = 0.00>
ST_7 : Operation 258 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_188" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 258 'store' <Predicate = (!tmp_s & tmp_153 == 58)> <Delay = 0.00>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 259 'br' <Predicate = (!tmp_s & tmp_153 == 58)> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_187" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 260 'store' <Predicate = (!tmp_s & tmp_153 == 57)> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 261 'br' <Predicate = (!tmp_s & tmp_153 == 57)> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_186" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 262 'store' <Predicate = (!tmp_s & tmp_153 == 56)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 263 'br' <Predicate = (!tmp_s & tmp_153 == 56)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_185" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 264 'store' <Predicate = (!tmp_s & tmp_153 == 55)> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 265 'br' <Predicate = (!tmp_s & tmp_153 == 55)> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_184" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 266 'store' <Predicate = (!tmp_s & tmp_153 == 54)> <Delay = 0.00>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 267 'br' <Predicate = (!tmp_s & tmp_153 == 54)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_183" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 268 'store' <Predicate = (!tmp_s & tmp_153 == 53)> <Delay = 0.00>
ST_7 : Operation 269 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 269 'br' <Predicate = (!tmp_s & tmp_153 == 53)> <Delay = 0.00>
ST_7 : Operation 270 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_182" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 270 'store' <Predicate = (!tmp_s & tmp_153 == 52)> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 271 'br' <Predicate = (!tmp_s & tmp_153 == 52)> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_181" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 272 'store' <Predicate = (!tmp_s & tmp_153 == 51)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 273 'br' <Predicate = (!tmp_s & tmp_153 == 51)> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_180" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 274 'store' <Predicate = (!tmp_s & tmp_153 == 50)> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 275 'br' <Predicate = (!tmp_s & tmp_153 == 50)> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_179" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 276 'store' <Predicate = (!tmp_s & tmp_153 == 49)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 277 'br' <Predicate = (!tmp_s & tmp_153 == 49)> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_178" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 278 'store' <Predicate = (!tmp_s & tmp_153 == 48)> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 279 'br' <Predicate = (!tmp_s & tmp_153 == 48)> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_177" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 280 'store' <Predicate = (!tmp_s & tmp_153 == 47)> <Delay = 0.00>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 281 'br' <Predicate = (!tmp_s & tmp_153 == 47)> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_176" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 282 'store' <Predicate = (!tmp_s & tmp_153 == 46)> <Delay = 0.00>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 283 'br' <Predicate = (!tmp_s & tmp_153 == 46)> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_175" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 284 'store' <Predicate = (!tmp_s & tmp_153 == 45)> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 285 'br' <Predicate = (!tmp_s & tmp_153 == 45)> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_174" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 286 'store' <Predicate = (!tmp_s & tmp_153 == 44)> <Delay = 0.00>
ST_7 : Operation 287 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 287 'br' <Predicate = (!tmp_s & tmp_153 == 44)> <Delay = 0.00>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_173" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 288 'store' <Predicate = (!tmp_s & tmp_153 == 43)> <Delay = 0.00>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 289 'br' <Predicate = (!tmp_s & tmp_153 == 43)> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_172" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 290 'store' <Predicate = (!tmp_s & tmp_153 == 42)> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 291 'br' <Predicate = (!tmp_s & tmp_153 == 42)> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_171" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 292 'store' <Predicate = (!tmp_s & tmp_153 == 41)> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 293 'br' <Predicate = (!tmp_s & tmp_153 == 41)> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_170" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 294 'store' <Predicate = (!tmp_s & tmp_153 == 40)> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 295 'br' <Predicate = (!tmp_s & tmp_153 == 40)> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_169" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 296 'store' <Predicate = (!tmp_s & tmp_153 == 39)> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 297 'br' <Predicate = (!tmp_s & tmp_153 == 39)> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_168" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 298 'store' <Predicate = (!tmp_s & tmp_153 == 38)> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 299 'br' <Predicate = (!tmp_s & tmp_153 == 38)> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_167" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 300 'store' <Predicate = (!tmp_s & tmp_153 == 37)> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 301 'br' <Predicate = (!tmp_s & tmp_153 == 37)> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_166" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 302 'store' <Predicate = (!tmp_s & tmp_153 == 36)> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 303 'br' <Predicate = (!tmp_s & tmp_153 == 36)> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_165" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 304 'store' <Predicate = (!tmp_s & tmp_153 == 35)> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 305 'br' <Predicate = (!tmp_s & tmp_153 == 35)> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_164" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 306 'store' <Predicate = (!tmp_s & tmp_153 == 34)> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 307 'br' <Predicate = (!tmp_s & tmp_153 == 34)> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_163" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 308 'store' <Predicate = (!tmp_s & tmp_153 == 33)> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 309 'br' <Predicate = (!tmp_s & tmp_153 == 33)> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_162" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 310 'store' <Predicate = (!tmp_s & tmp_153 == 32)> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 311 'br' <Predicate = (!tmp_s & tmp_153 == 32)> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_161" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 312 'store' <Predicate = (!tmp_s & tmp_153 == 31)> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 313 'br' <Predicate = (!tmp_s & tmp_153 == 31)> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_160" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 314 'store' <Predicate = (!tmp_s & tmp_153 == 30)> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 315 'br' <Predicate = (!tmp_s & tmp_153 == 30)> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_159" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 316 'store' <Predicate = (!tmp_s & tmp_153 == 29)> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 317 'br' <Predicate = (!tmp_s & tmp_153 == 29)> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_158" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 318 'store' <Predicate = (!tmp_s & tmp_153 == 28)> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 319 'br' <Predicate = (!tmp_s & tmp_153 == 28)> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_157" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 320 'store' <Predicate = (!tmp_s & tmp_153 == 27)> <Delay = 0.00>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 321 'br' <Predicate = (!tmp_s & tmp_153 == 27)> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_156" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 322 'store' <Predicate = (!tmp_s & tmp_153 == 26)> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 323 'br' <Predicate = (!tmp_s & tmp_153 == 26)> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_155" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 324 'store' <Predicate = (!tmp_s & tmp_153 == 25)> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 325 'br' <Predicate = (!tmp_s & tmp_153 == 25)> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_154" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 326 'store' <Predicate = (!tmp_s & tmp_153 == 24)> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 327 'br' <Predicate = (!tmp_s & tmp_153 == 24)> <Delay = 0.00>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_153" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 328 'store' <Predicate = (!tmp_s & tmp_153 == 23)> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 329 'br' <Predicate = (!tmp_s & tmp_153 == 23)> <Delay = 0.00>
ST_7 : Operation 330 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_152" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 330 'store' <Predicate = (!tmp_s & tmp_153 == 22)> <Delay = 0.00>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 331 'br' <Predicate = (!tmp_s & tmp_153 == 22)> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_151" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 332 'store' <Predicate = (!tmp_s & tmp_153 == 21)> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 333 'br' <Predicate = (!tmp_s & tmp_153 == 21)> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_150" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 334 'store' <Predicate = (!tmp_s & tmp_153 == 20)> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 335 'br' <Predicate = (!tmp_s & tmp_153 == 20)> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_149" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 336 'store' <Predicate = (!tmp_s & tmp_153 == 19)> <Delay = 0.00>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 337 'br' <Predicate = (!tmp_s & tmp_153 == 19)> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_148" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 338 'store' <Predicate = (!tmp_s & tmp_153 == 18)> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 339 'br' <Predicate = (!tmp_s & tmp_153 == 18)> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_147" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 340 'store' <Predicate = (!tmp_s & tmp_153 == 17)> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 341 'br' <Predicate = (!tmp_s & tmp_153 == 17)> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_146" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 342 'store' <Predicate = (!tmp_s & tmp_153 == 16)> <Delay = 0.00>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 343 'br' <Predicate = (!tmp_s & tmp_153 == 16)> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_145" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 344 'store' <Predicate = (!tmp_s & tmp_153 == 15)> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 345 'br' <Predicate = (!tmp_s & tmp_153 == 15)> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_144" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 346 'store' <Predicate = (!tmp_s & tmp_153 == 14)> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 347 'br' <Predicate = (!tmp_s & tmp_153 == 14)> <Delay = 0.00>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_143" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 348 'store' <Predicate = (!tmp_s & tmp_153 == 13)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 349 'br' <Predicate = (!tmp_s & tmp_153 == 13)> <Delay = 0.00>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_142" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 350 'store' <Predicate = (!tmp_s & tmp_153 == 12)> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 351 'br' <Predicate = (!tmp_s & tmp_153 == 12)> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_141" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 352 'store' <Predicate = (!tmp_s & tmp_153 == 11)> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 353 'br' <Predicate = (!tmp_s & tmp_153 == 11)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_140" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 354 'store' <Predicate = (!tmp_s & tmp_153 == 10)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 355 'br' <Predicate = (!tmp_s & tmp_153 == 10)> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_139" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 356 'store' <Predicate = (!tmp_s & tmp_153 == 9)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 357 'br' <Predicate = (!tmp_s & tmp_153 == 9)> <Delay = 0.00>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_138" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 358 'store' <Predicate = (!tmp_s & tmp_153 == 8)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 359 'br' <Predicate = (!tmp_s & tmp_153 == 8)> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_137" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 360 'store' <Predicate = (!tmp_s & tmp_153 == 7)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 361 'br' <Predicate = (!tmp_s & tmp_153 == 7)> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_136" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 362 'store' <Predicate = (!tmp_s & tmp_153 == 6)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 363 'br' <Predicate = (!tmp_s & tmp_153 == 6)> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_135" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 364 'store' <Predicate = (!tmp_s & tmp_153 == 5)> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 365 'br' <Predicate = (!tmp_s & tmp_153 == 5)> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_134" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 366 'store' <Predicate = (!tmp_s & tmp_153 == 4)> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 367 'br' <Predicate = (!tmp_s & tmp_153 == 4)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_133" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 368 'store' <Predicate = (!tmp_s & tmp_153 == 3)> <Delay = 0.00>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 369 'br' <Predicate = (!tmp_s & tmp_153 == 3)> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_132" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 370 'store' <Predicate = (!tmp_s & tmp_153 == 2)> <Delay = 0.00>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 371 'br' <Predicate = (!tmp_s & tmp_153 == 2)> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_131" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 372 'store' <Predicate = (!tmp_s & tmp_153 == 1)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 373 'br' <Predicate = (!tmp_s & tmp_153 == 1)> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V_130" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 374 'store' <Predicate = (!tmp_s & tmp_153 == 0)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 375 'br' <Predicate = (!tmp_s & tmp_153 == 0)> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "store i16 %acc_0_V, i16* %acc_63_V" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 376 'store' <Predicate = (!tmp_s & tmp_153 == 63)> <Delay = 0.00>
ST_7 : Operation 377 [1/1] (0.00ns)   --->   "br label %.preheader38.backedge" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 377 'br' <Predicate = (!tmp_s & tmp_153 == 63)> <Delay = 0.00>
ST_7 : Operation 378 [1/1] (0.00ns)   --->   "%acc_63_V_193 = alloca i16"   --->   Operation 378 'alloca' 'acc_63_V_193' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "%acc_63_V_194 = alloca i16"   --->   Operation 379 'alloca' 'acc_63_V_194' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 380 [1/1] (0.00ns)   --->   "%acc_63_V_195 = alloca i16"   --->   Operation 380 'alloca' 'acc_63_V_195' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%acc_63_V_196 = alloca i16"   --->   Operation 381 'alloca' 'acc_63_V_196' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%acc_63_V_197 = alloca i16"   --->   Operation 382 'alloca' 'acc_63_V_197' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%acc_63_V_198 = alloca i16"   --->   Operation 383 'alloca' 'acc_63_V_198' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%acc_63_V_199 = alloca i16"   --->   Operation 384 'alloca' 'acc_63_V_199' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%acc_63_V_200 = alloca i16"   --->   Operation 385 'alloca' 'acc_63_V_200' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.00ns)   --->   "%acc_63_V_201 = alloca i16"   --->   Operation 386 'alloca' 'acc_63_V_201' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 387 [1/1] (0.00ns)   --->   "%acc_63_V_202 = alloca i16"   --->   Operation 387 'alloca' 'acc_63_V_202' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 388 [1/1] (0.00ns)   --->   "%acc_63_V_203 = alloca i16"   --->   Operation 388 'alloca' 'acc_63_V_203' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 389 [1/1] (0.00ns)   --->   "%acc_63_V_204 = alloca i16"   --->   Operation 389 'alloca' 'acc_63_V_204' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 390 [1/1] (0.00ns)   --->   "%acc_63_V_205 = alloca i16"   --->   Operation 390 'alloca' 'acc_63_V_205' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%acc_63_V_206 = alloca i16"   --->   Operation 391 'alloca' 'acc_63_V_206' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (0.00ns)   --->   "%acc_63_V_207 = alloca i16"   --->   Operation 392 'alloca' 'acc_63_V_207' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%acc_63_V_208 = alloca i16"   --->   Operation 393 'alloca' 'acc_63_V_208' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%acc_63_V_209 = alloca i16"   --->   Operation 394 'alloca' 'acc_63_V_209' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%acc_63_V_210 = alloca i16"   --->   Operation 395 'alloca' 'acc_63_V_210' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.00ns)   --->   "%acc_63_V_211 = alloca i16"   --->   Operation 396 'alloca' 'acc_63_V_211' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%acc_63_V_212 = alloca i16"   --->   Operation 397 'alloca' 'acc_63_V_212' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%acc_63_V_213 = alloca i16"   --->   Operation 398 'alloca' 'acc_63_V_213' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 399 [1/1] (0.00ns)   --->   "%acc_63_V_214 = alloca i16"   --->   Operation 399 'alloca' 'acc_63_V_214' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%acc_63_V_215 = alloca i16"   --->   Operation 400 'alloca' 'acc_63_V_215' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%acc_63_V_216 = alloca i16"   --->   Operation 401 'alloca' 'acc_63_V_216' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.00ns)   --->   "%acc_63_V_217 = alloca i16"   --->   Operation 402 'alloca' 'acc_63_V_217' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%acc_63_V_218 = alloca i16"   --->   Operation 403 'alloca' 'acc_63_V_218' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%acc_63_V_219 = alloca i16"   --->   Operation 404 'alloca' 'acc_63_V_219' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%acc_63_V_220 = alloca i16"   --->   Operation 405 'alloca' 'acc_63_V_220' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.00ns)   --->   "%acc_63_V_221 = alloca i16"   --->   Operation 406 'alloca' 'acc_63_V_221' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 407 [1/1] (0.00ns)   --->   "%acc_63_V_222 = alloca i16"   --->   Operation 407 'alloca' 'acc_63_V_222' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 408 [1/1] (0.00ns)   --->   "%acc_63_V_223 = alloca i16"   --->   Operation 408 'alloca' 'acc_63_V_223' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%acc_63_V_224 = alloca i16"   --->   Operation 409 'alloca' 'acc_63_V_224' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (0.00ns)   --->   "%acc_63_V_225 = alloca i16"   --->   Operation 410 'alloca' 'acc_63_V_225' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%acc_63_V_226 = alloca i16"   --->   Operation 411 'alloca' 'acc_63_V_226' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%acc_63_V_227 = alloca i16"   --->   Operation 412 'alloca' 'acc_63_V_227' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%acc_63_V_228 = alloca i16"   --->   Operation 413 'alloca' 'acc_63_V_228' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%acc_63_V_229 = alloca i16"   --->   Operation 414 'alloca' 'acc_63_V_229' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%acc_63_V_230 = alloca i16"   --->   Operation 415 'alloca' 'acc_63_V_230' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%acc_63_V_231 = alloca i16"   --->   Operation 416 'alloca' 'acc_63_V_231' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "%acc_63_V_232 = alloca i16"   --->   Operation 417 'alloca' 'acc_63_V_232' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%acc_63_V_233 = alloca i16"   --->   Operation 418 'alloca' 'acc_63_V_233' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%acc_63_V_234 = alloca i16"   --->   Operation 419 'alloca' 'acc_63_V_234' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 420 [1/1] (0.00ns)   --->   "%acc_63_V_235 = alloca i16"   --->   Operation 420 'alloca' 'acc_63_V_235' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 421 [1/1] (0.00ns)   --->   "%acc_63_V_236 = alloca i16"   --->   Operation 421 'alloca' 'acc_63_V_236' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 422 [1/1] (0.00ns)   --->   "%acc_63_V_237 = alloca i16"   --->   Operation 422 'alloca' 'acc_63_V_237' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 423 [1/1] (0.00ns)   --->   "%acc_63_V_238 = alloca i16"   --->   Operation 423 'alloca' 'acc_63_V_238' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%acc_63_V_239 = alloca i16"   --->   Operation 424 'alloca' 'acc_63_V_239' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%acc_63_V_240 = alloca i16"   --->   Operation 425 'alloca' 'acc_63_V_240' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%acc_63_V_241 = alloca i16"   --->   Operation 426 'alloca' 'acc_63_V_241' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%acc_63_V_242 = alloca i16"   --->   Operation 427 'alloca' 'acc_63_V_242' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 428 [1/1] (0.00ns)   --->   "%acc_63_V_243 = alloca i16"   --->   Operation 428 'alloca' 'acc_63_V_243' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 429 [1/1] (0.00ns)   --->   "%acc_63_V_244 = alloca i16"   --->   Operation 429 'alloca' 'acc_63_V_244' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 430 [1/1] (0.00ns)   --->   "%acc_63_V_245 = alloca i16"   --->   Operation 430 'alloca' 'acc_63_V_245' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%acc_63_V_246 = alloca i16"   --->   Operation 431 'alloca' 'acc_63_V_246' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (0.00ns)   --->   "%acc_63_V_247 = alloca i16"   --->   Operation 432 'alloca' 'acc_63_V_247' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 433 [1/1] (0.00ns)   --->   "%acc_63_V_248 = alloca i16"   --->   Operation 433 'alloca' 'acc_63_V_248' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 434 [1/1] (0.00ns)   --->   "%acc_63_V_249 = alloca i16"   --->   Operation 434 'alloca' 'acc_63_V_249' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 435 [1/1] (0.00ns)   --->   "%acc_63_V_250 = alloca i16"   --->   Operation 435 'alloca' 'acc_63_V_250' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 436 [1/1] (0.00ns)   --->   "%acc_63_V_251 = alloca i16"   --->   Operation 436 'alloca' 'acc_63_V_251' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 437 [1/1] (0.00ns)   --->   "%acc_63_V_252 = alloca i16"   --->   Operation 437 'alloca' 'acc_63_V_252' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 438 [1/1] (0.00ns)   --->   "%acc_63_V_253 = alloca i16"   --->   Operation 438 'alloca' 'acc_63_V_253' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 439 [1/1] (0.00ns)   --->   "%acc_63_V_254 = alloca i16"   --->   Operation 439 'alloca' 'acc_63_V_254' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 440 [1/1] (0.00ns)   --->   "%acc_63_V_255 = alloca i16"   --->   Operation 440 'alloca' 'acc_63_V_255' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 441 [1/1] (0.00ns)   --->   "%acc_63_V_2 = alloca i16"   --->   Operation 441 'alloca' 'acc_63_V_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 442 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_load, i16* %acc_63_V_2"   --->   Operation 442 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 443 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_192_load, i16* %acc_63_V_255"   --->   Operation 443 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 444 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_191_load, i16* %acc_63_V_254"   --->   Operation 444 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 445 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_190_load, i16* %acc_63_V_253"   --->   Operation 445 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 446 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_189_load, i16* %acc_63_V_252"   --->   Operation 446 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 447 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_188_load, i16* %acc_63_V_251"   --->   Operation 447 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 448 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_187_load, i16* %acc_63_V_250"   --->   Operation 448 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 449 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_186_load, i16* %acc_63_V_249"   --->   Operation 449 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 450 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_185_load, i16* %acc_63_V_248"   --->   Operation 450 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 451 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_184_load, i16* %acc_63_V_247"   --->   Operation 451 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 452 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_183_load, i16* %acc_63_V_246"   --->   Operation 452 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 453 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_182_load, i16* %acc_63_V_245"   --->   Operation 453 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 454 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_181_load, i16* %acc_63_V_244"   --->   Operation 454 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 455 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_180_load, i16* %acc_63_V_243"   --->   Operation 455 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 456 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_179_load, i16* %acc_63_V_242"   --->   Operation 456 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 457 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_178_load, i16* %acc_63_V_241"   --->   Operation 457 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 458 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_177_load, i16* %acc_63_V_240"   --->   Operation 458 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 459 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_176_load, i16* %acc_63_V_239"   --->   Operation 459 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 460 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_175_load, i16* %acc_63_V_238"   --->   Operation 460 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 461 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_174_load, i16* %acc_63_V_237"   --->   Operation 461 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 462 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_173_load, i16* %acc_63_V_236"   --->   Operation 462 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 463 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_172_load, i16* %acc_63_V_235"   --->   Operation 463 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 464 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_171_load, i16* %acc_63_V_234"   --->   Operation 464 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 465 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_170_load, i16* %acc_63_V_233"   --->   Operation 465 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 466 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_169_load, i16* %acc_63_V_232"   --->   Operation 466 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 467 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_168_load, i16* %acc_63_V_231"   --->   Operation 467 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 468 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_167_load, i16* %acc_63_V_230"   --->   Operation 468 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 469 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_166_load, i16* %acc_63_V_229"   --->   Operation 469 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 470 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_165_load, i16* %acc_63_V_228"   --->   Operation 470 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 471 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_164_load, i16* %acc_63_V_227"   --->   Operation 471 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 472 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_163_load, i16* %acc_63_V_226"   --->   Operation 472 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 473 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_162_load, i16* %acc_63_V_225"   --->   Operation 473 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 474 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_161_load, i16* %acc_63_V_224"   --->   Operation 474 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 475 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_160_load, i16* %acc_63_V_223"   --->   Operation 475 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 476 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_159_load, i16* %acc_63_V_222"   --->   Operation 476 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 477 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_158_load, i16* %acc_63_V_221"   --->   Operation 477 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 478 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_157_load, i16* %acc_63_V_220"   --->   Operation 478 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 479 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_156_load, i16* %acc_63_V_219"   --->   Operation 479 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 480 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_155_load, i16* %acc_63_V_218"   --->   Operation 480 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 481 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_154_load, i16* %acc_63_V_217"   --->   Operation 481 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 482 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_153_load, i16* %acc_63_V_216"   --->   Operation 482 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 483 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_152_load, i16* %acc_63_V_215"   --->   Operation 483 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 484 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_151_load, i16* %acc_63_V_214"   --->   Operation 484 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 485 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_150_load, i16* %acc_63_V_213"   --->   Operation 485 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 486 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_149_load, i16* %acc_63_V_212"   --->   Operation 486 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 487 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_148_load, i16* %acc_63_V_211"   --->   Operation 487 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 488 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_147_load, i16* %acc_63_V_210"   --->   Operation 488 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 489 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_146_load, i16* %acc_63_V_209"   --->   Operation 489 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 490 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_145_load, i16* %acc_63_V_208"   --->   Operation 490 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 491 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_144_load, i16* %acc_63_V_207"   --->   Operation 491 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 492 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_143_load, i16* %acc_63_V_206"   --->   Operation 492 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 493 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_142_load, i16* %acc_63_V_205"   --->   Operation 493 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 494 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_141_load, i16* %acc_63_V_204"   --->   Operation 494 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 495 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_140_load, i16* %acc_63_V_203"   --->   Operation 495 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 496 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_139_load, i16* %acc_63_V_202"   --->   Operation 496 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 497 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_138_load, i16* %acc_63_V_201"   --->   Operation 497 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 498 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_137_load, i16* %acc_63_V_200"   --->   Operation 498 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 499 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_136_load, i16* %acc_63_V_199"   --->   Operation 499 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 500 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_135_load, i16* %acc_63_V_198"   --->   Operation 500 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 501 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_134_load, i16* %acc_63_V_197"   --->   Operation 501 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 502 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_133_load, i16* %acc_63_V_196"   --->   Operation 502 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 503 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_132_load, i16* %acc_63_V_195"   --->   Operation 503 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 504 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_131_load, i16* %acc_63_V_194"   --->   Operation 504 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 505 [1/1] (1.35ns)   --->   "store i16 %acc_63_V_130_load, i16* %acc_63_V_193"   --->   Operation 505 'store' <Predicate = (tmp_s)> <Delay = 1.35>
ST_7 : Operation 506 [1/1] (1.35ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 506 'br' <Predicate = (tmp_s)> <Delay = 1.35>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 507 [1/1] (0.00ns)   --->   "br label %.preheader38"   --->   Operation 507 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 1.66>
ST_9 : Operation 508 [1/1] (0.00ns)   --->   "%ii2 = phi i7 [ %ii_2, %8 ], [ 0, %.preheader37.preheader ]"   --->   Operation 508 'phi' 'ii2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 509 [1/1] (1.23ns)   --->   "%tmp_2 = icmp eq i7 %ii2, -64" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 509 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 510 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 510 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 511 [1/1] (1.66ns)   --->   "%ii_2 = add i7 %ii2, 1" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 511 'add' 'ii_2' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 512 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader.preheader, label %6" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 512 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 513 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 513 'specloopname' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_9 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str12)" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 514 'specregionbegin' 'tmp_10' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_9 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_154 = trunc i7 %ii2 to i6" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 515 'trunc' 'tmp_154' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_9 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %tmp_154, i6 0)" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 516 'bitconcatenate' 'tmp_5' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_9 : Operation 517 [1/1] (1.35ns)   --->   "br label %branch0" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 517 'br' <Predicate = (!tmp_2)> <Delay = 1.35>
ST_9 : Operation 518 [1/1] (0.00ns)   --->   "%res_63_V_write_assign = alloca i16"   --->   Operation 518 'alloca' 'res_63_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 519 [1/1] (0.00ns)   --->   "%res_30_V_write_assign = alloca i16"   --->   Operation 519 'alloca' 'res_30_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 520 [1/1] (0.00ns)   --->   "%res_62_V_write_assign = alloca i16"   --->   Operation 520 'alloca' 'res_62_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 521 [1/1] (0.00ns)   --->   "%res_61_V_write_assign = alloca i16"   --->   Operation 521 'alloca' 'res_61_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 522 [1/1] (0.00ns)   --->   "%res_31_V_write_assign = alloca i16"   --->   Operation 522 'alloca' 'res_31_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 523 [1/1] (0.00ns)   --->   "%res_60_V_write_assign = alloca i16"   --->   Operation 523 'alloca' 'res_60_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 524 [1/1] (0.00ns)   --->   "%res_59_V_write_assign = alloca i16"   --->   Operation 524 'alloca' 'res_59_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 525 [1/1] (0.00ns)   --->   "%res_32_V_write_assign = alloca i16"   --->   Operation 525 'alloca' 'res_32_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 526 [1/1] (0.00ns)   --->   "%res_58_V_write_assign = alloca i16"   --->   Operation 526 'alloca' 'res_58_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 527 [1/1] (0.00ns)   --->   "%res_57_V_write_assign = alloca i16"   --->   Operation 527 'alloca' 'res_57_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 528 [1/1] (0.00ns)   --->   "%res_33_V_write_assign = alloca i16"   --->   Operation 528 'alloca' 'res_33_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 529 [1/1] (0.00ns)   --->   "%res_56_V_write_assign = alloca i16"   --->   Operation 529 'alloca' 'res_56_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 530 [1/1] (0.00ns)   --->   "%res_55_V_write_assign = alloca i16"   --->   Operation 530 'alloca' 'res_55_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 531 [1/1] (0.00ns)   --->   "%res_34_V_write_assign = alloca i16"   --->   Operation 531 'alloca' 'res_34_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 532 [1/1] (0.00ns)   --->   "%res_54_V_write_assign = alloca i16"   --->   Operation 532 'alloca' 'res_54_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 533 [1/1] (0.00ns)   --->   "%res_53_V_write_assign = alloca i16"   --->   Operation 533 'alloca' 'res_53_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 534 [1/1] (0.00ns)   --->   "%res_35_V_write_assign = alloca i16"   --->   Operation 534 'alloca' 'res_35_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 535 [1/1] (0.00ns)   --->   "%res_52_V_write_assign = alloca i16"   --->   Operation 535 'alloca' 'res_52_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 536 [1/1] (0.00ns)   --->   "%res_51_V_write_assign = alloca i16"   --->   Operation 536 'alloca' 'res_51_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 537 [1/1] (0.00ns)   --->   "%res_36_V_write_assign = alloca i16"   --->   Operation 537 'alloca' 'res_36_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 538 [1/1] (0.00ns)   --->   "%res_50_V_write_assign = alloca i16"   --->   Operation 538 'alloca' 'res_50_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 539 [1/1] (0.00ns)   --->   "%res_49_V_write_assign = alloca i16"   --->   Operation 539 'alloca' 'res_49_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 540 [1/1] (0.00ns)   --->   "%res_37_V_write_assign = alloca i16"   --->   Operation 540 'alloca' 'res_37_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 541 [1/1] (0.00ns)   --->   "%res_48_V_write_assign = alloca i16"   --->   Operation 541 'alloca' 'res_48_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 542 [1/1] (0.00ns)   --->   "%res_47_V_write_assign = alloca i16"   --->   Operation 542 'alloca' 'res_47_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 543 [1/1] (0.00ns)   --->   "%res_38_V_write_assign = alloca i16"   --->   Operation 543 'alloca' 'res_38_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 544 [1/1] (0.00ns)   --->   "%res_46_V_write_assign = alloca i16"   --->   Operation 544 'alloca' 'res_46_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 545 [1/1] (0.00ns)   --->   "%res_45_V_write_assign = alloca i16"   --->   Operation 545 'alloca' 'res_45_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 546 [1/1] (0.00ns)   --->   "%res_39_V_write_assign = alloca i16"   --->   Operation 546 'alloca' 'res_39_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 547 [1/1] (0.00ns)   --->   "%res_44_V_write_assign = alloca i16"   --->   Operation 547 'alloca' 'res_44_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 548 [1/1] (0.00ns)   --->   "%res_43_V_write_assign = alloca i16"   --->   Operation 548 'alloca' 'res_43_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 549 [1/1] (0.00ns)   --->   "%res_40_V_write_assign = alloca i16"   --->   Operation 549 'alloca' 'res_40_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 550 [1/1] (0.00ns)   --->   "%res_42_V_write_assign = alloca i16"   --->   Operation 550 'alloca' 'res_42_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 551 [1/1] (0.00ns)   --->   "%res_41_V_write_assign = alloca i16"   --->   Operation 551 'alloca' 'res_41_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 552 [1/1] (0.00ns)   --->   "%res_29_V_write_assign = alloca i16"   --->   Operation 552 'alloca' 'res_29_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 553 [1/1] (0.00ns)   --->   "%res_28_V_write_assign = alloca i16"   --->   Operation 553 'alloca' 'res_28_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 554 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = alloca i16"   --->   Operation 554 'alloca' 'res_0_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 555 [1/1] (0.00ns)   --->   "%res_27_V_write_assign = alloca i16"   --->   Operation 555 'alloca' 'res_27_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 556 [1/1] (0.00ns)   --->   "%res_26_V_write_assign = alloca i16"   --->   Operation 556 'alloca' 'res_26_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 557 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = alloca i16"   --->   Operation 557 'alloca' 'res_1_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 558 [1/1] (0.00ns)   --->   "%res_25_V_write_assign = alloca i16"   --->   Operation 558 'alloca' 'res_25_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%res_24_V_write_assign = alloca i16"   --->   Operation 559 'alloca' 'res_24_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 560 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = alloca i16"   --->   Operation 560 'alloca' 'res_2_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%res_23_V_write_assign = alloca i16"   --->   Operation 561 'alloca' 'res_23_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 562 [1/1] (0.00ns)   --->   "%res_22_V_write_assign = alloca i16"   --->   Operation 562 'alloca' 'res_22_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 563 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = alloca i16"   --->   Operation 563 'alloca' 'res_3_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 564 [1/1] (0.00ns)   --->   "%res_21_V_write_assign = alloca i16"   --->   Operation 564 'alloca' 'res_21_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 565 [1/1] (0.00ns)   --->   "%res_20_V_write_assign = alloca i16"   --->   Operation 565 'alloca' 'res_20_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 566 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = alloca i16"   --->   Operation 566 'alloca' 'res_4_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 567 [1/1] (0.00ns)   --->   "%res_19_V_write_assign = alloca i16"   --->   Operation 567 'alloca' 'res_19_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 568 [1/1] (0.00ns)   --->   "%res_18_V_write_assign = alloca i16"   --->   Operation 568 'alloca' 'res_18_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 569 [1/1] (0.00ns)   --->   "%res_5_V_write_assign = alloca i16"   --->   Operation 569 'alloca' 'res_5_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 570 [1/1] (0.00ns)   --->   "%res_17_V_write_assign = alloca i16"   --->   Operation 570 'alloca' 'res_17_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 571 [1/1] (0.00ns)   --->   "%res_16_V_write_assign = alloca i16"   --->   Operation 571 'alloca' 'res_16_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 572 [1/1] (0.00ns)   --->   "%res_6_V_write_assign = alloca i16"   --->   Operation 572 'alloca' 'res_6_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 573 [1/1] (0.00ns)   --->   "%res_15_V_write_assign = alloca i16"   --->   Operation 573 'alloca' 'res_15_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 574 [1/1] (0.00ns)   --->   "%res_14_V_write_assign = alloca i16"   --->   Operation 574 'alloca' 'res_14_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 575 [1/1] (0.00ns)   --->   "%res_7_V_write_assign = alloca i16"   --->   Operation 575 'alloca' 'res_7_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 576 [1/1] (0.00ns)   --->   "%res_13_V_write_assign = alloca i16"   --->   Operation 576 'alloca' 'res_13_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 577 [1/1] (0.00ns)   --->   "%res_12_V_write_assign = alloca i16"   --->   Operation 577 'alloca' 'res_12_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 578 [1/1] (0.00ns)   --->   "%res_8_V_write_assign = alloca i16"   --->   Operation 578 'alloca' 'res_8_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 579 [1/1] (0.00ns)   --->   "%res_11_V_write_assign = alloca i16"   --->   Operation 579 'alloca' 'res_11_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 580 [1/1] (0.00ns)   --->   "%res_10_V_write_assign = alloca i16"   --->   Operation 580 'alloca' 'res_10_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 581 [1/1] (0.00ns)   --->   "%res_9_V_write_assign = alloca i16"   --->   Operation 581 'alloca' 'res_9_V_write_assign' <Predicate = (tmp_2)> <Delay = 0.00>
ST_9 : Operation 582 [1/1] (1.35ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 582 'br' <Predicate = (tmp_2)> <Delay = 1.35>

State 10 <SV = 4> <Delay = 4.55>
ST_10 : Operation 583 [1/1] (0.00ns)   --->   "%jj3 = phi i7 [ 0, %6 ], [ %jj_2, %branch0.backedge ]"   --->   Operation 583 'phi' 'jj3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 584 [1/1] (0.00ns)   --->   "%jj3_cast = zext i7 %jj3 to i12" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 584 'zext' 'jj3_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 585 [1/1] (1.23ns)   --->   "%tmp_11 = icmp eq i7 %jj3, -64" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 585 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 586 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 586 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 587 [1/1] (1.66ns)   --->   "%jj_2 = add i7 %jj3, 1" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 587 'add' 'jj_2' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 588 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %8, label %7" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 588 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 589 [1/1] (1.77ns)   --->   "%index_1 = add i12 %tmp_5, %jj3_cast" [firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 589 'add' 'index_1' <Predicate = (!tmp_11)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_12 = zext i12 %index_1 to i64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'zext' 'tmp_12' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_10 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_156 = trunc i7 %jj3 to i6" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 591 'trunc' 'tmp_156' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_10 : Operation 592 [1/1] (0.00ns)   --->   "%mult_V_addr_1 = getelementptr [4096 x i16]* %mult_V, i64 0, i64 %tmp_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'getelementptr' 'mult_V_addr_1' <Predicate = (!tmp_11)> <Delay = 0.00>
ST_10 : Operation 593 [2/2] (2.77ns)   --->   "%p_Val2_5 = load i16* %mult_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'load' 'p_Val2_5' <Predicate = (!tmp_11)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_10 : Operation 594 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str12, i32 %tmp_10)" [firmware/nnet_utils/nnet_dense_latency.h:60]   --->   Operation 594 'specregionend' 'empty_27' <Predicate = (tmp_11)> <Delay = 0.00>
ST_10 : Operation 595 [1/1] (0.00ns)   --->   "br label %.preheader37" [firmware/nnet_utils/nnet_dense_latency.h:54]   --->   Operation 595 'br' <Predicate = (tmp_11)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 5.96>
ST_11 : Operation 596 [1/1] (0.00ns)   --->   "%acc_63_V_193_load_1 = load i16* %acc_63_V_193"   --->   Operation 596 'load' 'acc_63_V_193_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 597 [1/1] (0.00ns)   --->   "%acc_63_V_194_load_1 = load i16* %acc_63_V_194"   --->   Operation 597 'load' 'acc_63_V_194_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 598 [1/1] (0.00ns)   --->   "%acc_63_V_195_load_1 = load i16* %acc_63_V_195"   --->   Operation 598 'load' 'acc_63_V_195_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 599 [1/1] (0.00ns)   --->   "%acc_63_V_196_load_1 = load i16* %acc_63_V_196"   --->   Operation 599 'load' 'acc_63_V_196_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 600 [1/1] (0.00ns)   --->   "%acc_63_V_197_load_1 = load i16* %acc_63_V_197"   --->   Operation 600 'load' 'acc_63_V_197_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 601 [1/1] (0.00ns)   --->   "%acc_63_V_198_load_1 = load i16* %acc_63_V_198"   --->   Operation 601 'load' 'acc_63_V_198_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 602 [1/1] (0.00ns)   --->   "%acc_63_V_199_load_1 = load i16* %acc_63_V_199"   --->   Operation 602 'load' 'acc_63_V_199_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 603 [1/1] (0.00ns)   --->   "%acc_63_V_200_load_1 = load i16* %acc_63_V_200"   --->   Operation 603 'load' 'acc_63_V_200_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 604 [1/1] (0.00ns)   --->   "%acc_63_V_201_load_1 = load i16* %acc_63_V_201"   --->   Operation 604 'load' 'acc_63_V_201_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 605 [1/1] (0.00ns)   --->   "%acc_63_V_202_load_1 = load i16* %acc_63_V_202"   --->   Operation 605 'load' 'acc_63_V_202_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 606 [1/1] (0.00ns)   --->   "%acc_63_V_203_load_1 = load i16* %acc_63_V_203"   --->   Operation 606 'load' 'acc_63_V_203_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 607 [1/1] (0.00ns)   --->   "%acc_63_V_204_load_1 = load i16* %acc_63_V_204"   --->   Operation 607 'load' 'acc_63_V_204_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 608 [1/1] (0.00ns)   --->   "%acc_63_V_205_load_1 = load i16* %acc_63_V_205"   --->   Operation 608 'load' 'acc_63_V_205_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 609 [1/1] (0.00ns)   --->   "%acc_63_V_206_load_1 = load i16* %acc_63_V_206"   --->   Operation 609 'load' 'acc_63_V_206_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 610 [1/1] (0.00ns)   --->   "%acc_63_V_207_load_1 = load i16* %acc_63_V_207"   --->   Operation 610 'load' 'acc_63_V_207_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 611 [1/1] (0.00ns)   --->   "%acc_63_V_208_load_1 = load i16* %acc_63_V_208"   --->   Operation 611 'load' 'acc_63_V_208_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 612 [1/1] (0.00ns)   --->   "%acc_63_V_209_load_1 = load i16* %acc_63_V_209"   --->   Operation 612 'load' 'acc_63_V_209_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 613 [1/1] (0.00ns)   --->   "%acc_63_V_210_load_1 = load i16* %acc_63_V_210"   --->   Operation 613 'load' 'acc_63_V_210_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 614 [1/1] (0.00ns)   --->   "%acc_63_V_211_load_1 = load i16* %acc_63_V_211"   --->   Operation 614 'load' 'acc_63_V_211_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 615 [1/1] (0.00ns)   --->   "%acc_63_V_212_load_1 = load i16* %acc_63_V_212"   --->   Operation 615 'load' 'acc_63_V_212_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 616 [1/1] (0.00ns)   --->   "%acc_63_V_213_load_1 = load i16* %acc_63_V_213"   --->   Operation 616 'load' 'acc_63_V_213_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 617 [1/1] (0.00ns)   --->   "%acc_63_V_214_load_1 = load i16* %acc_63_V_214"   --->   Operation 617 'load' 'acc_63_V_214_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 618 [1/1] (0.00ns)   --->   "%acc_63_V_215_load_1 = load i16* %acc_63_V_215"   --->   Operation 618 'load' 'acc_63_V_215_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 619 [1/1] (0.00ns)   --->   "%acc_63_V_216_load_1 = load i16* %acc_63_V_216"   --->   Operation 619 'load' 'acc_63_V_216_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 620 [1/1] (0.00ns)   --->   "%acc_63_V_217_load_1 = load i16* %acc_63_V_217"   --->   Operation 620 'load' 'acc_63_V_217_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 621 [1/1] (0.00ns)   --->   "%acc_63_V_218_load_1 = load i16* %acc_63_V_218"   --->   Operation 621 'load' 'acc_63_V_218_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 622 [1/1] (0.00ns)   --->   "%acc_63_V_219_load_1 = load i16* %acc_63_V_219"   --->   Operation 622 'load' 'acc_63_V_219_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 623 [1/1] (0.00ns)   --->   "%acc_63_V_220_load_1 = load i16* %acc_63_V_220"   --->   Operation 623 'load' 'acc_63_V_220_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 624 [1/1] (0.00ns)   --->   "%acc_63_V_221_load_1 = load i16* %acc_63_V_221"   --->   Operation 624 'load' 'acc_63_V_221_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 625 [1/1] (0.00ns)   --->   "%acc_63_V_222_load_1 = load i16* %acc_63_V_222"   --->   Operation 625 'load' 'acc_63_V_222_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 626 [1/1] (0.00ns)   --->   "%acc_63_V_223_load_1 = load i16* %acc_63_V_223"   --->   Operation 626 'load' 'acc_63_V_223_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 627 [1/1] (0.00ns)   --->   "%acc_63_V_224_load_1 = load i16* %acc_63_V_224"   --->   Operation 627 'load' 'acc_63_V_224_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 628 [1/1] (0.00ns)   --->   "%acc_63_V_225_load_1 = load i16* %acc_63_V_225"   --->   Operation 628 'load' 'acc_63_V_225_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 629 [1/1] (0.00ns)   --->   "%acc_63_V_226_load_1 = load i16* %acc_63_V_226"   --->   Operation 629 'load' 'acc_63_V_226_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 630 [1/1] (0.00ns)   --->   "%acc_63_V_227_load_1 = load i16* %acc_63_V_227"   --->   Operation 630 'load' 'acc_63_V_227_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 631 [1/1] (0.00ns)   --->   "%acc_63_V_228_load_1 = load i16* %acc_63_V_228"   --->   Operation 631 'load' 'acc_63_V_228_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 632 [1/1] (0.00ns)   --->   "%acc_63_V_229_load_1 = load i16* %acc_63_V_229"   --->   Operation 632 'load' 'acc_63_V_229_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 633 [1/1] (0.00ns)   --->   "%acc_63_V_230_load_1 = load i16* %acc_63_V_230"   --->   Operation 633 'load' 'acc_63_V_230_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 634 [1/1] (0.00ns)   --->   "%acc_63_V_231_load_1 = load i16* %acc_63_V_231"   --->   Operation 634 'load' 'acc_63_V_231_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 635 [1/1] (0.00ns)   --->   "%acc_63_V_232_load_1 = load i16* %acc_63_V_232"   --->   Operation 635 'load' 'acc_63_V_232_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 636 [1/1] (0.00ns)   --->   "%acc_63_V_233_load_1 = load i16* %acc_63_V_233"   --->   Operation 636 'load' 'acc_63_V_233_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 637 [1/1] (0.00ns)   --->   "%acc_63_V_234_load_1 = load i16* %acc_63_V_234"   --->   Operation 637 'load' 'acc_63_V_234_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 638 [1/1] (0.00ns)   --->   "%acc_63_V_235_load_1 = load i16* %acc_63_V_235"   --->   Operation 638 'load' 'acc_63_V_235_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 639 [1/1] (0.00ns)   --->   "%acc_63_V_236_load_1 = load i16* %acc_63_V_236"   --->   Operation 639 'load' 'acc_63_V_236_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 640 [1/1] (0.00ns)   --->   "%acc_63_V_237_load_1 = load i16* %acc_63_V_237"   --->   Operation 640 'load' 'acc_63_V_237_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 641 [1/1] (0.00ns)   --->   "%acc_63_V_238_load_1 = load i16* %acc_63_V_238"   --->   Operation 641 'load' 'acc_63_V_238_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 642 [1/1] (0.00ns)   --->   "%acc_63_V_239_load_1 = load i16* %acc_63_V_239"   --->   Operation 642 'load' 'acc_63_V_239_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 643 [1/1] (0.00ns)   --->   "%acc_63_V_240_load_1 = load i16* %acc_63_V_240"   --->   Operation 643 'load' 'acc_63_V_240_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 644 [1/1] (0.00ns)   --->   "%acc_63_V_241_load_1 = load i16* %acc_63_V_241"   --->   Operation 644 'load' 'acc_63_V_241_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 645 [1/1] (0.00ns)   --->   "%acc_63_V_242_load_1 = load i16* %acc_63_V_242"   --->   Operation 645 'load' 'acc_63_V_242_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 646 [1/1] (0.00ns)   --->   "%acc_63_V_243_load_1 = load i16* %acc_63_V_243"   --->   Operation 646 'load' 'acc_63_V_243_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 647 [1/1] (0.00ns)   --->   "%acc_63_V_244_load_1 = load i16* %acc_63_V_244"   --->   Operation 647 'load' 'acc_63_V_244_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 648 [1/1] (0.00ns)   --->   "%acc_63_V_245_load_1 = load i16* %acc_63_V_245"   --->   Operation 648 'load' 'acc_63_V_245_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 649 [1/1] (0.00ns)   --->   "%acc_63_V_246_load_1 = load i16* %acc_63_V_246"   --->   Operation 649 'load' 'acc_63_V_246_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 650 [1/1] (0.00ns)   --->   "%acc_63_V_247_load_1 = load i16* %acc_63_V_247"   --->   Operation 650 'load' 'acc_63_V_247_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 651 [1/1] (0.00ns)   --->   "%acc_63_V_248_load_1 = load i16* %acc_63_V_248"   --->   Operation 651 'load' 'acc_63_V_248_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 652 [1/1] (0.00ns)   --->   "%acc_63_V_249_load_1 = load i16* %acc_63_V_249"   --->   Operation 652 'load' 'acc_63_V_249_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 653 [1/1] (0.00ns)   --->   "%acc_63_V_250_load_1 = load i16* %acc_63_V_250"   --->   Operation 653 'load' 'acc_63_V_250_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 654 [1/1] (0.00ns)   --->   "%acc_63_V_251_load_1 = load i16* %acc_63_V_251"   --->   Operation 654 'load' 'acc_63_V_251_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 655 [1/1] (0.00ns)   --->   "%acc_63_V_252_load_1 = load i16* %acc_63_V_252"   --->   Operation 655 'load' 'acc_63_V_252_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 656 [1/1] (0.00ns)   --->   "%acc_63_V_253_load_1 = load i16* %acc_63_V_253"   --->   Operation 656 'load' 'acc_63_V_253_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 657 [1/1] (0.00ns)   --->   "%acc_63_V_254_load_1 = load i16* %acc_63_V_254"   --->   Operation 657 'load' 'acc_63_V_254_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 658 [1/1] (0.00ns)   --->   "%acc_63_V_255_load_1 = load i16* %acc_63_V_255"   --->   Operation 658 'load' 'acc_63_V_255_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 659 [1/1] (0.00ns)   --->   "%acc_63_V_2_load_2 = load i16* %acc_63_V_2"   --->   Operation 659 'load' 'acc_63_V_2_load_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 660 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 660 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 661 [1/1] (2.53ns)   --->   "%p_Val2_1 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %acc_63_V_193_load_1, i16 %acc_63_V_194_load_1, i16 %acc_63_V_195_load_1, i16 %acc_63_V_196_load_1, i16 %acc_63_V_197_load_1, i16 %acc_63_V_198_load_1, i16 %acc_63_V_199_load_1, i16 %acc_63_V_200_load_1, i16 %acc_63_V_201_load_1, i16 %acc_63_V_202_load_1, i16 %acc_63_V_203_load_1, i16 %acc_63_V_204_load_1, i16 %acc_63_V_205_load_1, i16 %acc_63_V_206_load_1, i16 %acc_63_V_207_load_1, i16 %acc_63_V_208_load_1, i16 %acc_63_V_209_load_1, i16 %acc_63_V_210_load_1, i16 %acc_63_V_211_load_1, i16 %acc_63_V_212_load_1, i16 %acc_63_V_213_load_1, i16 %acc_63_V_214_load_1, i16 %acc_63_V_215_load_1, i16 %acc_63_V_216_load_1, i16 %acc_63_V_217_load_1, i16 %acc_63_V_218_load_1, i16 %acc_63_V_219_load_1, i16 %acc_63_V_220_load_1, i16 %acc_63_V_221_load_1, i16 %acc_63_V_222_load_1, i16 %acc_63_V_223_load_1, i16 %acc_63_V_224_load_1, i16 %acc_63_V_225_load_1, i16 %acc_63_V_226_load_1, i16 %acc_63_V_227_load_1, i16 %acc_63_V_228_load_1, i16 %acc_63_V_229_load_1, i16 %acc_63_V_230_load_1, i16 %acc_63_V_231_load_1, i16 %acc_63_V_232_load_1, i16 %acc_63_V_233_load_1, i16 %acc_63_V_234_load_1, i16 %acc_63_V_235_load_1, i16 %acc_63_V_236_load_1, i16 %acc_63_V_237_load_1, i16 %acc_63_V_238_load_1, i16 %acc_63_V_239_load_1, i16 %acc_63_V_240_load_1, i16 %acc_63_V_241_load_1, i16 %acc_63_V_242_load_1, i16 %acc_63_V_243_load_1, i16 %acc_63_V_244_load_1, i16 %acc_63_V_245_load_1, i16 %acc_63_V_246_load_1, i16 %acc_63_V_247_load_1, i16 %acc_63_V_248_load_1, i16 %acc_63_V_249_load_1, i16 %acc_63_V_250_load_1, i16 %acc_63_V_251_load_1, i16 %acc_63_V_252_load_1, i16 %acc_63_V_253_load_1, i16 %acc_63_V_254_load_1, i16 %acc_63_V_255_load_1, i16 %acc_63_V_2_load_2, i6 %tmp_156)" [firmware/nnet_utils/nnet_dense_latency.h:56]   --->   Operation 661 'mux' 'p_Val2_1' <Predicate = true> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 662 [1/2] (2.77ns)   --->   "%p_Val2_5 = load i16* %mult_V_addr_1, align 2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'load' 'p_Val2_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_11 : Operation 663 [1/1] (1.84ns)   --->   "%acc_0_V_2 = add i16 %p_Val2_5, %p_Val2_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'add' 'acc_0_V_2' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 664 [1/1] (1.24ns)   --->   "switch i6 %tmp_156, label %branch63 [
    i6 0, label %.branch0.backedge_crit_edge
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
    i6 31, label %branch31
    i6 -32, label %branch32
    i6 -31, label %branch33
    i6 -30, label %branch34
    i6 -29, label %branch35
    i6 -28, label %branch36
    i6 -27, label %branch37
    i6 -26, label %branch38
    i6 -25, label %branch39
    i6 -24, label %branch40
    i6 -23, label %branch41
    i6 -22, label %branch42
    i6 -21, label %branch43
    i6 -20, label %branch44
    i6 -19, label %branch45
    i6 -18, label %branch46
    i6 -17, label %branch47
    i6 -16, label %branch48
    i6 -15, label %branch49
    i6 -14, label %branch50
    i6 -13, label %branch51
    i6 -12, label %branch52
    i6 -11, label %branch53
    i6 -10, label %branch54
    i6 -9, label %branch55
    i6 -8, label %branch56
    i6 -7, label %branch57
    i6 -6, label %branch58
    i6 -5, label %branch59
    i6 -4, label %branch60
    i6 -3, label %branch61
    i6 -2, label %branch62
  ]" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'switch' <Predicate = true> <Delay = 1.24>
ST_11 : Operation 665 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_255" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'store' <Predicate = (tmp_156 == 62)> <Delay = 1.35>
ST_11 : Operation 666 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'br' <Predicate = (tmp_156 == 62)> <Delay = 0.00>
ST_11 : Operation 667 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_254" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'store' <Predicate = (tmp_156 == 61)> <Delay = 1.35>
ST_11 : Operation 668 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'br' <Predicate = (tmp_156 == 61)> <Delay = 0.00>
ST_11 : Operation 669 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_253" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'store' <Predicate = (tmp_156 == 60)> <Delay = 1.35>
ST_11 : Operation 670 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'br' <Predicate = (tmp_156 == 60)> <Delay = 0.00>
ST_11 : Operation 671 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_252" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'store' <Predicate = (tmp_156 == 59)> <Delay = 1.35>
ST_11 : Operation 672 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'br' <Predicate = (tmp_156 == 59)> <Delay = 0.00>
ST_11 : Operation 673 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_251" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'store' <Predicate = (tmp_156 == 58)> <Delay = 1.35>
ST_11 : Operation 674 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'br' <Predicate = (tmp_156 == 58)> <Delay = 0.00>
ST_11 : Operation 675 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_250" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'store' <Predicate = (tmp_156 == 57)> <Delay = 1.35>
ST_11 : Operation 676 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'br' <Predicate = (tmp_156 == 57)> <Delay = 0.00>
ST_11 : Operation 677 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_249" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'store' <Predicate = (tmp_156 == 56)> <Delay = 1.35>
ST_11 : Operation 678 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'br' <Predicate = (tmp_156 == 56)> <Delay = 0.00>
ST_11 : Operation 679 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_248" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'store' <Predicate = (tmp_156 == 55)> <Delay = 1.35>
ST_11 : Operation 680 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'br' <Predicate = (tmp_156 == 55)> <Delay = 0.00>
ST_11 : Operation 681 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_247" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'store' <Predicate = (tmp_156 == 54)> <Delay = 1.35>
ST_11 : Operation 682 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'br' <Predicate = (tmp_156 == 54)> <Delay = 0.00>
ST_11 : Operation 683 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_246" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'store' <Predicate = (tmp_156 == 53)> <Delay = 1.35>
ST_11 : Operation 684 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'br' <Predicate = (tmp_156 == 53)> <Delay = 0.00>
ST_11 : Operation 685 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_245" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'store' <Predicate = (tmp_156 == 52)> <Delay = 1.35>
ST_11 : Operation 686 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'br' <Predicate = (tmp_156 == 52)> <Delay = 0.00>
ST_11 : Operation 687 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_244" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'store' <Predicate = (tmp_156 == 51)> <Delay = 1.35>
ST_11 : Operation 688 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'br' <Predicate = (tmp_156 == 51)> <Delay = 0.00>
ST_11 : Operation 689 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_243" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'store' <Predicate = (tmp_156 == 50)> <Delay = 1.35>
ST_11 : Operation 690 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'br' <Predicate = (tmp_156 == 50)> <Delay = 0.00>
ST_11 : Operation 691 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_242" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'store' <Predicate = (tmp_156 == 49)> <Delay = 1.35>
ST_11 : Operation 692 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'br' <Predicate = (tmp_156 == 49)> <Delay = 0.00>
ST_11 : Operation 693 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_241" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'store' <Predicate = (tmp_156 == 48)> <Delay = 1.35>
ST_11 : Operation 694 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'br' <Predicate = (tmp_156 == 48)> <Delay = 0.00>
ST_11 : Operation 695 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_240" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'store' <Predicate = (tmp_156 == 47)> <Delay = 1.35>
ST_11 : Operation 696 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'br' <Predicate = (tmp_156 == 47)> <Delay = 0.00>
ST_11 : Operation 697 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_239" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'store' <Predicate = (tmp_156 == 46)> <Delay = 1.35>
ST_11 : Operation 698 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'br' <Predicate = (tmp_156 == 46)> <Delay = 0.00>
ST_11 : Operation 699 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_238" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'store' <Predicate = (tmp_156 == 45)> <Delay = 1.35>
ST_11 : Operation 700 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'br' <Predicate = (tmp_156 == 45)> <Delay = 0.00>
ST_11 : Operation 701 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_237" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'store' <Predicate = (tmp_156 == 44)> <Delay = 1.35>
ST_11 : Operation 702 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'br' <Predicate = (tmp_156 == 44)> <Delay = 0.00>
ST_11 : Operation 703 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_236" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'store' <Predicate = (tmp_156 == 43)> <Delay = 1.35>
ST_11 : Operation 704 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'br' <Predicate = (tmp_156 == 43)> <Delay = 0.00>
ST_11 : Operation 705 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_235" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'store' <Predicate = (tmp_156 == 42)> <Delay = 1.35>
ST_11 : Operation 706 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'br' <Predicate = (tmp_156 == 42)> <Delay = 0.00>
ST_11 : Operation 707 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_234" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'store' <Predicate = (tmp_156 == 41)> <Delay = 1.35>
ST_11 : Operation 708 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'br' <Predicate = (tmp_156 == 41)> <Delay = 0.00>
ST_11 : Operation 709 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_233" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'store' <Predicate = (tmp_156 == 40)> <Delay = 1.35>
ST_11 : Operation 710 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'br' <Predicate = (tmp_156 == 40)> <Delay = 0.00>
ST_11 : Operation 711 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_232" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'store' <Predicate = (tmp_156 == 39)> <Delay = 1.35>
ST_11 : Operation 712 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'br' <Predicate = (tmp_156 == 39)> <Delay = 0.00>
ST_11 : Operation 713 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_231" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'store' <Predicate = (tmp_156 == 38)> <Delay = 1.35>
ST_11 : Operation 714 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'br' <Predicate = (tmp_156 == 38)> <Delay = 0.00>
ST_11 : Operation 715 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_230" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'store' <Predicate = (tmp_156 == 37)> <Delay = 1.35>
ST_11 : Operation 716 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'br' <Predicate = (tmp_156 == 37)> <Delay = 0.00>
ST_11 : Operation 717 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_229" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'store' <Predicate = (tmp_156 == 36)> <Delay = 1.35>
ST_11 : Operation 718 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'br' <Predicate = (tmp_156 == 36)> <Delay = 0.00>
ST_11 : Operation 719 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_228" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'store' <Predicate = (tmp_156 == 35)> <Delay = 1.35>
ST_11 : Operation 720 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'br' <Predicate = (tmp_156 == 35)> <Delay = 0.00>
ST_11 : Operation 721 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_227" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'store' <Predicate = (tmp_156 == 34)> <Delay = 1.35>
ST_11 : Operation 722 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'br' <Predicate = (tmp_156 == 34)> <Delay = 0.00>
ST_11 : Operation 723 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_226" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'store' <Predicate = (tmp_156 == 33)> <Delay = 1.35>
ST_11 : Operation 724 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'br' <Predicate = (tmp_156 == 33)> <Delay = 0.00>
ST_11 : Operation 725 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_225" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'store' <Predicate = (tmp_156 == 32)> <Delay = 1.35>
ST_11 : Operation 726 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'br' <Predicate = (tmp_156 == 32)> <Delay = 0.00>
ST_11 : Operation 727 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_224" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'store' <Predicate = (tmp_156 == 31)> <Delay = 1.35>
ST_11 : Operation 728 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'br' <Predicate = (tmp_156 == 31)> <Delay = 0.00>
ST_11 : Operation 729 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_223" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'store' <Predicate = (tmp_156 == 30)> <Delay = 1.35>
ST_11 : Operation 730 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'br' <Predicate = (tmp_156 == 30)> <Delay = 0.00>
ST_11 : Operation 731 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_222" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'store' <Predicate = (tmp_156 == 29)> <Delay = 1.35>
ST_11 : Operation 732 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'br' <Predicate = (tmp_156 == 29)> <Delay = 0.00>
ST_11 : Operation 733 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_221" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'store' <Predicate = (tmp_156 == 28)> <Delay = 1.35>
ST_11 : Operation 734 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'br' <Predicate = (tmp_156 == 28)> <Delay = 0.00>
ST_11 : Operation 735 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_220" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'store' <Predicate = (tmp_156 == 27)> <Delay = 1.35>
ST_11 : Operation 736 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'br' <Predicate = (tmp_156 == 27)> <Delay = 0.00>
ST_11 : Operation 737 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_219" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'store' <Predicate = (tmp_156 == 26)> <Delay = 1.35>
ST_11 : Operation 738 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'br' <Predicate = (tmp_156 == 26)> <Delay = 0.00>
ST_11 : Operation 739 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_218" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'store' <Predicate = (tmp_156 == 25)> <Delay = 1.35>
ST_11 : Operation 740 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'br' <Predicate = (tmp_156 == 25)> <Delay = 0.00>
ST_11 : Operation 741 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_217" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'store' <Predicate = (tmp_156 == 24)> <Delay = 1.35>
ST_11 : Operation 742 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'br' <Predicate = (tmp_156 == 24)> <Delay = 0.00>
ST_11 : Operation 743 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_216" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'store' <Predicate = (tmp_156 == 23)> <Delay = 1.35>
ST_11 : Operation 744 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'br' <Predicate = (tmp_156 == 23)> <Delay = 0.00>
ST_11 : Operation 745 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_215" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'store' <Predicate = (tmp_156 == 22)> <Delay = 1.35>
ST_11 : Operation 746 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'br' <Predicate = (tmp_156 == 22)> <Delay = 0.00>
ST_11 : Operation 747 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_214" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'store' <Predicate = (tmp_156 == 21)> <Delay = 1.35>
ST_11 : Operation 748 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'br' <Predicate = (tmp_156 == 21)> <Delay = 0.00>
ST_11 : Operation 749 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'store' <Predicate = (tmp_156 == 20)> <Delay = 1.35>
ST_11 : Operation 750 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'br' <Predicate = (tmp_156 == 20)> <Delay = 0.00>
ST_11 : Operation 751 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_212" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'store' <Predicate = (tmp_156 == 19)> <Delay = 1.35>
ST_11 : Operation 752 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'br' <Predicate = (tmp_156 == 19)> <Delay = 0.00>
ST_11 : Operation 753 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_211" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'store' <Predicate = (tmp_156 == 18)> <Delay = 1.35>
ST_11 : Operation 754 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'br' <Predicate = (tmp_156 == 18)> <Delay = 0.00>
ST_11 : Operation 755 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_210" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'store' <Predicate = (tmp_156 == 17)> <Delay = 1.35>
ST_11 : Operation 756 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'br' <Predicate = (tmp_156 == 17)> <Delay = 0.00>
ST_11 : Operation 757 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'store' <Predicate = (tmp_156 == 16)> <Delay = 1.35>
ST_11 : Operation 758 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'br' <Predicate = (tmp_156 == 16)> <Delay = 0.00>
ST_11 : Operation 759 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_208" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'store' <Predicate = (tmp_156 == 15)> <Delay = 1.35>
ST_11 : Operation 760 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'br' <Predicate = (tmp_156 == 15)> <Delay = 0.00>
ST_11 : Operation 761 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_207" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'store' <Predicate = (tmp_156 == 14)> <Delay = 1.35>
ST_11 : Operation 762 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'br' <Predicate = (tmp_156 == 14)> <Delay = 0.00>
ST_11 : Operation 763 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'store' <Predicate = (tmp_156 == 13)> <Delay = 1.35>
ST_11 : Operation 764 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'br' <Predicate = (tmp_156 == 13)> <Delay = 0.00>
ST_11 : Operation 765 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'store' <Predicate = (tmp_156 == 12)> <Delay = 1.35>
ST_11 : Operation 766 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'br' <Predicate = (tmp_156 == 12)> <Delay = 0.00>
ST_11 : Operation 767 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'store' <Predicate = (tmp_156 == 11)> <Delay = 1.35>
ST_11 : Operation 768 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'br' <Predicate = (tmp_156 == 11)> <Delay = 0.00>
ST_11 : Operation 769 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_203" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'store' <Predicate = (tmp_156 == 10)> <Delay = 1.35>
ST_11 : Operation 770 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'br' <Predicate = (tmp_156 == 10)> <Delay = 0.00>
ST_11 : Operation 771 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'store' <Predicate = (tmp_156 == 9)> <Delay = 1.35>
ST_11 : Operation 772 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'br' <Predicate = (tmp_156 == 9)> <Delay = 0.00>
ST_11 : Operation 773 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'store' <Predicate = (tmp_156 == 8)> <Delay = 1.35>
ST_11 : Operation 774 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'br' <Predicate = (tmp_156 == 8)> <Delay = 0.00>
ST_11 : Operation 775 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'store' <Predicate = (tmp_156 == 7)> <Delay = 1.35>
ST_11 : Operation 776 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'br' <Predicate = (tmp_156 == 7)> <Delay = 0.00>
ST_11 : Operation 777 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_199" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'store' <Predicate = (tmp_156 == 6)> <Delay = 1.35>
ST_11 : Operation 778 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'br' <Predicate = (tmp_156 == 6)> <Delay = 0.00>
ST_11 : Operation 779 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_198" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'store' <Predicate = (tmp_156 == 5)> <Delay = 1.35>
ST_11 : Operation 780 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'br' <Predicate = (tmp_156 == 5)> <Delay = 0.00>
ST_11 : Operation 781 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'store' <Predicate = (tmp_156 == 4)> <Delay = 1.35>
ST_11 : Operation 782 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'br' <Predicate = (tmp_156 == 4)> <Delay = 0.00>
ST_11 : Operation 783 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'store' <Predicate = (tmp_156 == 3)> <Delay = 1.35>
ST_11 : Operation 784 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'br' <Predicate = (tmp_156 == 3)> <Delay = 0.00>
ST_11 : Operation 785 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_195" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'store' <Predicate = (tmp_156 == 2)> <Delay = 1.35>
ST_11 : Operation 786 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'br' <Predicate = (tmp_156 == 2)> <Delay = 0.00>
ST_11 : Operation 787 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_194" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'store' <Predicate = (tmp_156 == 1)> <Delay = 1.35>
ST_11 : Operation 788 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'br' <Predicate = (tmp_156 == 1)> <Delay = 0.00>
ST_11 : Operation 789 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'store' <Predicate = (tmp_156 == 0)> <Delay = 1.35>
ST_11 : Operation 790 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'br' <Predicate = (tmp_156 == 0)> <Delay = 0.00>
ST_11 : Operation 791 [1/1] (1.35ns)   --->   "store i16 %acc_0_V_2, i16* %acc_63_V_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'store' <Predicate = (tmp_156 == 63)> <Delay = 1.35>
ST_11 : Operation 792 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'br' <Predicate = (tmp_156 == 63)> <Delay = 0.00>
ST_11 : Operation 793 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 793 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 2.53>
ST_12 : Operation 794 [1/1] (0.00ns)   --->   "%ires = phi i7 [ 0, %.preheader.preheader ], [ %ires_1, %.preheader.backedge ]"   --->   Operation 794 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 795 [1/1] (1.23ns)   --->   "%tmp_4 = icmp eq i7 %ires, -64" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 795 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 796 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 796 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 797 [1/1] (1.66ns)   --->   "%ires_1 = add i7 %ires, 1" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 797 'add' 'ires_1' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 798 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %10, label %9" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 798 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 799 [1/1] (0.00ns)   --->   "%acc_63_V_193_load = load i16* %acc_63_V_193"   --->   Operation 799 'load' 'acc_63_V_193_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 800 [1/1] (0.00ns)   --->   "%acc_63_V_194_load = load i16* %acc_63_V_194"   --->   Operation 800 'load' 'acc_63_V_194_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 801 [1/1] (0.00ns)   --->   "%acc_63_V_195_load = load i16* %acc_63_V_195"   --->   Operation 801 'load' 'acc_63_V_195_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 802 [1/1] (0.00ns)   --->   "%acc_63_V_196_load = load i16* %acc_63_V_196"   --->   Operation 802 'load' 'acc_63_V_196_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 803 [1/1] (0.00ns)   --->   "%acc_63_V_197_load = load i16* %acc_63_V_197"   --->   Operation 803 'load' 'acc_63_V_197_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 804 [1/1] (0.00ns)   --->   "%acc_63_V_198_load = load i16* %acc_63_V_198"   --->   Operation 804 'load' 'acc_63_V_198_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 805 [1/1] (0.00ns)   --->   "%acc_63_V_199_load = load i16* %acc_63_V_199"   --->   Operation 805 'load' 'acc_63_V_199_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 806 [1/1] (0.00ns)   --->   "%acc_63_V_200_load = load i16* %acc_63_V_200"   --->   Operation 806 'load' 'acc_63_V_200_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 807 [1/1] (0.00ns)   --->   "%acc_63_V_201_load = load i16* %acc_63_V_201"   --->   Operation 807 'load' 'acc_63_V_201_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 808 [1/1] (0.00ns)   --->   "%acc_63_V_202_load = load i16* %acc_63_V_202"   --->   Operation 808 'load' 'acc_63_V_202_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 809 [1/1] (0.00ns)   --->   "%acc_63_V_203_load = load i16* %acc_63_V_203"   --->   Operation 809 'load' 'acc_63_V_203_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 810 [1/1] (0.00ns)   --->   "%acc_63_V_204_load = load i16* %acc_63_V_204"   --->   Operation 810 'load' 'acc_63_V_204_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 811 [1/1] (0.00ns)   --->   "%acc_63_V_205_load = load i16* %acc_63_V_205"   --->   Operation 811 'load' 'acc_63_V_205_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 812 [1/1] (0.00ns)   --->   "%acc_63_V_206_load = load i16* %acc_63_V_206"   --->   Operation 812 'load' 'acc_63_V_206_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 813 [1/1] (0.00ns)   --->   "%acc_63_V_207_load = load i16* %acc_63_V_207"   --->   Operation 813 'load' 'acc_63_V_207_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 814 [1/1] (0.00ns)   --->   "%acc_63_V_208_load = load i16* %acc_63_V_208"   --->   Operation 814 'load' 'acc_63_V_208_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 815 [1/1] (0.00ns)   --->   "%acc_63_V_209_load = load i16* %acc_63_V_209"   --->   Operation 815 'load' 'acc_63_V_209_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 816 [1/1] (0.00ns)   --->   "%acc_63_V_210_load = load i16* %acc_63_V_210"   --->   Operation 816 'load' 'acc_63_V_210_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 817 [1/1] (0.00ns)   --->   "%acc_63_V_211_load = load i16* %acc_63_V_211"   --->   Operation 817 'load' 'acc_63_V_211_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 818 [1/1] (0.00ns)   --->   "%acc_63_V_212_load = load i16* %acc_63_V_212"   --->   Operation 818 'load' 'acc_63_V_212_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 819 [1/1] (0.00ns)   --->   "%acc_63_V_213_load = load i16* %acc_63_V_213"   --->   Operation 819 'load' 'acc_63_V_213_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 820 [1/1] (0.00ns)   --->   "%acc_63_V_214_load = load i16* %acc_63_V_214"   --->   Operation 820 'load' 'acc_63_V_214_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 821 [1/1] (0.00ns)   --->   "%acc_63_V_215_load = load i16* %acc_63_V_215"   --->   Operation 821 'load' 'acc_63_V_215_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 822 [1/1] (0.00ns)   --->   "%acc_63_V_216_load = load i16* %acc_63_V_216"   --->   Operation 822 'load' 'acc_63_V_216_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 823 [1/1] (0.00ns)   --->   "%acc_63_V_217_load = load i16* %acc_63_V_217"   --->   Operation 823 'load' 'acc_63_V_217_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 824 [1/1] (0.00ns)   --->   "%acc_63_V_218_load = load i16* %acc_63_V_218"   --->   Operation 824 'load' 'acc_63_V_218_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 825 [1/1] (0.00ns)   --->   "%acc_63_V_219_load = load i16* %acc_63_V_219"   --->   Operation 825 'load' 'acc_63_V_219_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 826 [1/1] (0.00ns)   --->   "%acc_63_V_220_load = load i16* %acc_63_V_220"   --->   Operation 826 'load' 'acc_63_V_220_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 827 [1/1] (0.00ns)   --->   "%acc_63_V_221_load = load i16* %acc_63_V_221"   --->   Operation 827 'load' 'acc_63_V_221_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 828 [1/1] (0.00ns)   --->   "%acc_63_V_222_load = load i16* %acc_63_V_222"   --->   Operation 828 'load' 'acc_63_V_222_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 829 [1/1] (0.00ns)   --->   "%acc_63_V_223_load = load i16* %acc_63_V_223"   --->   Operation 829 'load' 'acc_63_V_223_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 830 [1/1] (0.00ns)   --->   "%acc_63_V_224_load = load i16* %acc_63_V_224"   --->   Operation 830 'load' 'acc_63_V_224_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 831 [1/1] (0.00ns)   --->   "%acc_63_V_225_load = load i16* %acc_63_V_225"   --->   Operation 831 'load' 'acc_63_V_225_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 832 [1/1] (0.00ns)   --->   "%acc_63_V_226_load = load i16* %acc_63_V_226"   --->   Operation 832 'load' 'acc_63_V_226_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 833 [1/1] (0.00ns)   --->   "%acc_63_V_227_load = load i16* %acc_63_V_227"   --->   Operation 833 'load' 'acc_63_V_227_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 834 [1/1] (0.00ns)   --->   "%acc_63_V_228_load = load i16* %acc_63_V_228"   --->   Operation 834 'load' 'acc_63_V_228_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 835 [1/1] (0.00ns)   --->   "%acc_63_V_229_load = load i16* %acc_63_V_229"   --->   Operation 835 'load' 'acc_63_V_229_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 836 [1/1] (0.00ns)   --->   "%acc_63_V_230_load = load i16* %acc_63_V_230"   --->   Operation 836 'load' 'acc_63_V_230_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 837 [1/1] (0.00ns)   --->   "%acc_63_V_231_load = load i16* %acc_63_V_231"   --->   Operation 837 'load' 'acc_63_V_231_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 838 [1/1] (0.00ns)   --->   "%acc_63_V_232_load = load i16* %acc_63_V_232"   --->   Operation 838 'load' 'acc_63_V_232_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 839 [1/1] (0.00ns)   --->   "%acc_63_V_233_load = load i16* %acc_63_V_233"   --->   Operation 839 'load' 'acc_63_V_233_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 840 [1/1] (0.00ns)   --->   "%acc_63_V_234_load = load i16* %acc_63_V_234"   --->   Operation 840 'load' 'acc_63_V_234_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 841 [1/1] (0.00ns)   --->   "%acc_63_V_235_load = load i16* %acc_63_V_235"   --->   Operation 841 'load' 'acc_63_V_235_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 842 [1/1] (0.00ns)   --->   "%acc_63_V_236_load = load i16* %acc_63_V_236"   --->   Operation 842 'load' 'acc_63_V_236_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 843 [1/1] (0.00ns)   --->   "%acc_63_V_237_load = load i16* %acc_63_V_237"   --->   Operation 843 'load' 'acc_63_V_237_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 844 [1/1] (0.00ns)   --->   "%acc_63_V_238_load = load i16* %acc_63_V_238"   --->   Operation 844 'load' 'acc_63_V_238_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 845 [1/1] (0.00ns)   --->   "%acc_63_V_239_load = load i16* %acc_63_V_239"   --->   Operation 845 'load' 'acc_63_V_239_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 846 [1/1] (0.00ns)   --->   "%acc_63_V_240_load = load i16* %acc_63_V_240"   --->   Operation 846 'load' 'acc_63_V_240_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 847 [1/1] (0.00ns)   --->   "%acc_63_V_241_load = load i16* %acc_63_V_241"   --->   Operation 847 'load' 'acc_63_V_241_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 848 [1/1] (0.00ns)   --->   "%acc_63_V_242_load = load i16* %acc_63_V_242"   --->   Operation 848 'load' 'acc_63_V_242_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 849 [1/1] (0.00ns)   --->   "%acc_63_V_243_load = load i16* %acc_63_V_243"   --->   Operation 849 'load' 'acc_63_V_243_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 850 [1/1] (0.00ns)   --->   "%acc_63_V_244_load = load i16* %acc_63_V_244"   --->   Operation 850 'load' 'acc_63_V_244_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 851 [1/1] (0.00ns)   --->   "%acc_63_V_245_load = load i16* %acc_63_V_245"   --->   Operation 851 'load' 'acc_63_V_245_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 852 [1/1] (0.00ns)   --->   "%acc_63_V_246_load = load i16* %acc_63_V_246"   --->   Operation 852 'load' 'acc_63_V_246_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 853 [1/1] (0.00ns)   --->   "%acc_63_V_247_load = load i16* %acc_63_V_247"   --->   Operation 853 'load' 'acc_63_V_247_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 854 [1/1] (0.00ns)   --->   "%acc_63_V_248_load = load i16* %acc_63_V_248"   --->   Operation 854 'load' 'acc_63_V_248_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 855 [1/1] (0.00ns)   --->   "%acc_63_V_249_load = load i16* %acc_63_V_249"   --->   Operation 855 'load' 'acc_63_V_249_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 856 [1/1] (0.00ns)   --->   "%acc_63_V_250_load = load i16* %acc_63_V_250"   --->   Operation 856 'load' 'acc_63_V_250_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 857 [1/1] (0.00ns)   --->   "%acc_63_V_251_load = load i16* %acc_63_V_251"   --->   Operation 857 'load' 'acc_63_V_251_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 858 [1/1] (0.00ns)   --->   "%acc_63_V_252_load = load i16* %acc_63_V_252"   --->   Operation 858 'load' 'acc_63_V_252_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 859 [1/1] (0.00ns)   --->   "%acc_63_V_253_load = load i16* %acc_63_V_253"   --->   Operation 859 'load' 'acc_63_V_253_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 860 [1/1] (0.00ns)   --->   "%acc_63_V_254_load = load i16* %acc_63_V_254"   --->   Operation 860 'load' 'acc_63_V_254_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 861 [1/1] (0.00ns)   --->   "%acc_63_V_255_load = load i16* %acc_63_V_255"   --->   Operation 861 'load' 'acc_63_V_255_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 862 [1/1] (0.00ns)   --->   "%acc_63_V_2_load = load i16* %acc_63_V_2"   --->   Operation 862 'load' 'acc_63_V_2_load' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 863 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 863 'specloopname' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i7 %ires to i6" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 864 'trunc' 'tmp_155' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_12 : Operation 865 [1/1] (2.53ns)   --->   "%tmp_15 = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %acc_63_V_193_load, i16 %acc_63_V_194_load, i16 %acc_63_V_195_load, i16 %acc_63_V_196_load, i16 %acc_63_V_197_load, i16 %acc_63_V_198_load, i16 %acc_63_V_199_load, i16 %acc_63_V_200_load, i16 %acc_63_V_201_load, i16 %acc_63_V_202_load, i16 %acc_63_V_203_load, i16 %acc_63_V_204_load, i16 %acc_63_V_205_load, i16 %acc_63_V_206_load, i16 %acc_63_V_207_load, i16 %acc_63_V_208_load, i16 %acc_63_V_209_load, i16 %acc_63_V_210_load, i16 %acc_63_V_211_load, i16 %acc_63_V_212_load, i16 %acc_63_V_213_load, i16 %acc_63_V_214_load, i16 %acc_63_V_215_load, i16 %acc_63_V_216_load, i16 %acc_63_V_217_load, i16 %acc_63_V_218_load, i16 %acc_63_V_219_load, i16 %acc_63_V_220_load, i16 %acc_63_V_221_load, i16 %acc_63_V_222_load, i16 %acc_63_V_223_load, i16 %acc_63_V_224_load, i16 %acc_63_V_225_load, i16 %acc_63_V_226_load, i16 %acc_63_V_227_load, i16 %acc_63_V_228_load, i16 %acc_63_V_229_load, i16 %acc_63_V_230_load, i16 %acc_63_V_231_load, i16 %acc_63_V_232_load, i16 %acc_63_V_233_load, i16 %acc_63_V_234_load, i16 %acc_63_V_235_load, i16 %acc_63_V_236_load, i16 %acc_63_V_237_load, i16 %acc_63_V_238_load, i16 %acc_63_V_239_load, i16 %acc_63_V_240_load, i16 %acc_63_V_241_load, i16 %acc_63_V_242_load, i16 %acc_63_V_243_load, i16 %acc_63_V_244_load, i16 %acc_63_V_245_load, i16 %acc_63_V_246_load, i16 %acc_63_V_247_load, i16 %acc_63_V_248_load, i16 %acc_63_V_249_load, i16 %acc_63_V_250_load, i16 %acc_63_V_251_load, i16 %acc_63_V_252_load, i16 %acc_63_V_253_load, i16 %acc_63_V_254_load, i16 %acc_63_V_255_load, i16 %acc_63_V_2_load, i6 %tmp_155)" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 865 'mux' 'tmp_15' <Predicate = (!tmp_4)> <Delay = 2.53> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.53> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 866 [1/1] (1.24ns)   --->   "switch i6 %tmp_155, label %branch63396 [
    i6 0, label %..preheader.backedge_crit_edge
    i6 1, label %branch1334
    i6 2, label %branch2335
    i6 3, label %branch3336
    i6 4, label %branch4337
    i6 5, label %branch5338
    i6 6, label %branch6339
    i6 7, label %branch7340
    i6 8, label %branch8341
    i6 9, label %branch9342
    i6 10, label %branch10343
    i6 11, label %branch11344
    i6 12, label %branch12345
    i6 13, label %branch13346
    i6 14, label %branch14347
    i6 15, label %branch15348
    i6 16, label %branch16349
    i6 17, label %branch17350
    i6 18, label %branch18351
    i6 19, label %branch19352
    i6 20, label %branch20353
    i6 21, label %branch21354
    i6 22, label %branch22355
    i6 23, label %branch23356
    i6 24, label %branch24357
    i6 25, label %branch25358
    i6 26, label %branch26359
    i6 27, label %branch27360
    i6 28, label %branch28361
    i6 29, label %branch29362
    i6 30, label %branch30363
    i6 31, label %branch31364
    i6 -32, label %branch32365
    i6 -31, label %branch33366
    i6 -30, label %branch34367
    i6 -29, label %branch35368
    i6 -28, label %branch36369
    i6 -27, label %branch37370
    i6 -26, label %branch38371
    i6 -25, label %branch39372
    i6 -24, label %branch40373
    i6 -23, label %branch41374
    i6 -22, label %branch42375
    i6 -21, label %branch43376
    i6 -20, label %branch44377
    i6 -19, label %branch45378
    i6 -18, label %branch46379
    i6 -17, label %branch47380
    i6 -16, label %branch48381
    i6 -15, label %branch49382
    i6 -14, label %branch50383
    i6 -13, label %branch51384
    i6 -12, label %branch52385
    i6 -11, label %branch53386
    i6 -10, label %branch54387
    i6 -9, label %branch55388
    i6 -8, label %branch56389
    i6 -7, label %branch57390
    i6 -6, label %branch58391
    i6 -5, label %branch59392
    i6 -4, label %branch60393
    i6 -3, label %branch61394
    i6 -2, label %branch62395
  ]" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 866 'switch' <Predicate = (!tmp_4)> <Delay = 1.24>
ST_12 : Operation 867 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_62_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 867 'store' <Predicate = (!tmp_4 & tmp_155 == 62)> <Delay = 0.00>
ST_12 : Operation 868 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 868 'br' <Predicate = (!tmp_4 & tmp_155 == 62)> <Delay = 0.00>
ST_12 : Operation 869 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_61_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 869 'store' <Predicate = (!tmp_4 & tmp_155 == 61)> <Delay = 0.00>
ST_12 : Operation 870 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 870 'br' <Predicate = (!tmp_4 & tmp_155 == 61)> <Delay = 0.00>
ST_12 : Operation 871 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_60_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 871 'store' <Predicate = (!tmp_4 & tmp_155 == 60)> <Delay = 0.00>
ST_12 : Operation 872 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 872 'br' <Predicate = (!tmp_4 & tmp_155 == 60)> <Delay = 0.00>
ST_12 : Operation 873 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_59_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 873 'store' <Predicate = (!tmp_4 & tmp_155 == 59)> <Delay = 0.00>
ST_12 : Operation 874 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 874 'br' <Predicate = (!tmp_4 & tmp_155 == 59)> <Delay = 0.00>
ST_12 : Operation 875 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_58_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 875 'store' <Predicate = (!tmp_4 & tmp_155 == 58)> <Delay = 0.00>
ST_12 : Operation 876 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 876 'br' <Predicate = (!tmp_4 & tmp_155 == 58)> <Delay = 0.00>
ST_12 : Operation 877 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_57_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 877 'store' <Predicate = (!tmp_4 & tmp_155 == 57)> <Delay = 0.00>
ST_12 : Operation 878 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 878 'br' <Predicate = (!tmp_4 & tmp_155 == 57)> <Delay = 0.00>
ST_12 : Operation 879 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_56_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 879 'store' <Predicate = (!tmp_4 & tmp_155 == 56)> <Delay = 0.00>
ST_12 : Operation 880 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 880 'br' <Predicate = (!tmp_4 & tmp_155 == 56)> <Delay = 0.00>
ST_12 : Operation 881 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_55_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 881 'store' <Predicate = (!tmp_4 & tmp_155 == 55)> <Delay = 0.00>
ST_12 : Operation 882 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 882 'br' <Predicate = (!tmp_4 & tmp_155 == 55)> <Delay = 0.00>
ST_12 : Operation 883 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_54_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 883 'store' <Predicate = (!tmp_4 & tmp_155 == 54)> <Delay = 0.00>
ST_12 : Operation 884 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 884 'br' <Predicate = (!tmp_4 & tmp_155 == 54)> <Delay = 0.00>
ST_12 : Operation 885 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_53_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 885 'store' <Predicate = (!tmp_4 & tmp_155 == 53)> <Delay = 0.00>
ST_12 : Operation 886 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 886 'br' <Predicate = (!tmp_4 & tmp_155 == 53)> <Delay = 0.00>
ST_12 : Operation 887 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_52_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 887 'store' <Predicate = (!tmp_4 & tmp_155 == 52)> <Delay = 0.00>
ST_12 : Operation 888 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 888 'br' <Predicate = (!tmp_4 & tmp_155 == 52)> <Delay = 0.00>
ST_12 : Operation 889 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_51_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 889 'store' <Predicate = (!tmp_4 & tmp_155 == 51)> <Delay = 0.00>
ST_12 : Operation 890 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 890 'br' <Predicate = (!tmp_4 & tmp_155 == 51)> <Delay = 0.00>
ST_12 : Operation 891 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_50_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 891 'store' <Predicate = (!tmp_4 & tmp_155 == 50)> <Delay = 0.00>
ST_12 : Operation 892 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 892 'br' <Predicate = (!tmp_4 & tmp_155 == 50)> <Delay = 0.00>
ST_12 : Operation 893 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_49_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 893 'store' <Predicate = (!tmp_4 & tmp_155 == 49)> <Delay = 0.00>
ST_12 : Operation 894 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 894 'br' <Predicate = (!tmp_4 & tmp_155 == 49)> <Delay = 0.00>
ST_12 : Operation 895 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_48_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 895 'store' <Predicate = (!tmp_4 & tmp_155 == 48)> <Delay = 0.00>
ST_12 : Operation 896 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 896 'br' <Predicate = (!tmp_4 & tmp_155 == 48)> <Delay = 0.00>
ST_12 : Operation 897 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_47_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 897 'store' <Predicate = (!tmp_4 & tmp_155 == 47)> <Delay = 0.00>
ST_12 : Operation 898 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 898 'br' <Predicate = (!tmp_4 & tmp_155 == 47)> <Delay = 0.00>
ST_12 : Operation 899 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_46_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 899 'store' <Predicate = (!tmp_4 & tmp_155 == 46)> <Delay = 0.00>
ST_12 : Operation 900 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 900 'br' <Predicate = (!tmp_4 & tmp_155 == 46)> <Delay = 0.00>
ST_12 : Operation 901 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_45_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 901 'store' <Predicate = (!tmp_4 & tmp_155 == 45)> <Delay = 0.00>
ST_12 : Operation 902 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 902 'br' <Predicate = (!tmp_4 & tmp_155 == 45)> <Delay = 0.00>
ST_12 : Operation 903 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_44_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 903 'store' <Predicate = (!tmp_4 & tmp_155 == 44)> <Delay = 0.00>
ST_12 : Operation 904 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 904 'br' <Predicate = (!tmp_4 & tmp_155 == 44)> <Delay = 0.00>
ST_12 : Operation 905 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_43_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 905 'store' <Predicate = (!tmp_4 & tmp_155 == 43)> <Delay = 0.00>
ST_12 : Operation 906 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 906 'br' <Predicate = (!tmp_4 & tmp_155 == 43)> <Delay = 0.00>
ST_12 : Operation 907 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_42_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 907 'store' <Predicate = (!tmp_4 & tmp_155 == 42)> <Delay = 0.00>
ST_12 : Operation 908 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 908 'br' <Predicate = (!tmp_4 & tmp_155 == 42)> <Delay = 0.00>
ST_12 : Operation 909 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_41_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 909 'store' <Predicate = (!tmp_4 & tmp_155 == 41)> <Delay = 0.00>
ST_12 : Operation 910 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 910 'br' <Predicate = (!tmp_4 & tmp_155 == 41)> <Delay = 0.00>
ST_12 : Operation 911 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_40_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 911 'store' <Predicate = (!tmp_4 & tmp_155 == 40)> <Delay = 0.00>
ST_12 : Operation 912 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 912 'br' <Predicate = (!tmp_4 & tmp_155 == 40)> <Delay = 0.00>
ST_12 : Operation 913 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_39_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 913 'store' <Predicate = (!tmp_4 & tmp_155 == 39)> <Delay = 0.00>
ST_12 : Operation 914 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 914 'br' <Predicate = (!tmp_4 & tmp_155 == 39)> <Delay = 0.00>
ST_12 : Operation 915 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_38_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 915 'store' <Predicate = (!tmp_4 & tmp_155 == 38)> <Delay = 0.00>
ST_12 : Operation 916 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 916 'br' <Predicate = (!tmp_4 & tmp_155 == 38)> <Delay = 0.00>
ST_12 : Operation 917 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_37_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 917 'store' <Predicate = (!tmp_4 & tmp_155 == 37)> <Delay = 0.00>
ST_12 : Operation 918 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 918 'br' <Predicate = (!tmp_4 & tmp_155 == 37)> <Delay = 0.00>
ST_12 : Operation 919 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_36_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 919 'store' <Predicate = (!tmp_4 & tmp_155 == 36)> <Delay = 0.00>
ST_12 : Operation 920 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 920 'br' <Predicate = (!tmp_4 & tmp_155 == 36)> <Delay = 0.00>
ST_12 : Operation 921 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_35_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 921 'store' <Predicate = (!tmp_4 & tmp_155 == 35)> <Delay = 0.00>
ST_12 : Operation 922 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 922 'br' <Predicate = (!tmp_4 & tmp_155 == 35)> <Delay = 0.00>
ST_12 : Operation 923 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_34_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 923 'store' <Predicate = (!tmp_4 & tmp_155 == 34)> <Delay = 0.00>
ST_12 : Operation 924 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 924 'br' <Predicate = (!tmp_4 & tmp_155 == 34)> <Delay = 0.00>
ST_12 : Operation 925 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_33_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 925 'store' <Predicate = (!tmp_4 & tmp_155 == 33)> <Delay = 0.00>
ST_12 : Operation 926 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 926 'br' <Predicate = (!tmp_4 & tmp_155 == 33)> <Delay = 0.00>
ST_12 : Operation 927 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_32_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 927 'store' <Predicate = (!tmp_4 & tmp_155 == 32)> <Delay = 0.00>
ST_12 : Operation 928 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 928 'br' <Predicate = (!tmp_4 & tmp_155 == 32)> <Delay = 0.00>
ST_12 : Operation 929 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_31_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 929 'store' <Predicate = (!tmp_4 & tmp_155 == 31)> <Delay = 0.00>
ST_12 : Operation 930 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 930 'br' <Predicate = (!tmp_4 & tmp_155 == 31)> <Delay = 0.00>
ST_12 : Operation 931 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_30_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 931 'store' <Predicate = (!tmp_4 & tmp_155 == 30)> <Delay = 0.00>
ST_12 : Operation 932 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 932 'br' <Predicate = (!tmp_4 & tmp_155 == 30)> <Delay = 0.00>
ST_12 : Operation 933 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_29_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 933 'store' <Predicate = (!tmp_4 & tmp_155 == 29)> <Delay = 0.00>
ST_12 : Operation 934 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 934 'br' <Predicate = (!tmp_4 & tmp_155 == 29)> <Delay = 0.00>
ST_12 : Operation 935 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_28_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 935 'store' <Predicate = (!tmp_4 & tmp_155 == 28)> <Delay = 0.00>
ST_12 : Operation 936 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 936 'br' <Predicate = (!tmp_4 & tmp_155 == 28)> <Delay = 0.00>
ST_12 : Operation 937 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_27_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 937 'store' <Predicate = (!tmp_4 & tmp_155 == 27)> <Delay = 0.00>
ST_12 : Operation 938 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 938 'br' <Predicate = (!tmp_4 & tmp_155 == 27)> <Delay = 0.00>
ST_12 : Operation 939 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_26_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 939 'store' <Predicate = (!tmp_4 & tmp_155 == 26)> <Delay = 0.00>
ST_12 : Operation 940 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 940 'br' <Predicate = (!tmp_4 & tmp_155 == 26)> <Delay = 0.00>
ST_12 : Operation 941 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_25_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 941 'store' <Predicate = (!tmp_4 & tmp_155 == 25)> <Delay = 0.00>
ST_12 : Operation 942 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 942 'br' <Predicate = (!tmp_4 & tmp_155 == 25)> <Delay = 0.00>
ST_12 : Operation 943 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_24_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 943 'store' <Predicate = (!tmp_4 & tmp_155 == 24)> <Delay = 0.00>
ST_12 : Operation 944 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 944 'br' <Predicate = (!tmp_4 & tmp_155 == 24)> <Delay = 0.00>
ST_12 : Operation 945 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_23_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 945 'store' <Predicate = (!tmp_4 & tmp_155 == 23)> <Delay = 0.00>
ST_12 : Operation 946 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 946 'br' <Predicate = (!tmp_4 & tmp_155 == 23)> <Delay = 0.00>
ST_12 : Operation 947 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_22_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 947 'store' <Predicate = (!tmp_4 & tmp_155 == 22)> <Delay = 0.00>
ST_12 : Operation 948 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 948 'br' <Predicate = (!tmp_4 & tmp_155 == 22)> <Delay = 0.00>
ST_12 : Operation 949 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_21_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 949 'store' <Predicate = (!tmp_4 & tmp_155 == 21)> <Delay = 0.00>
ST_12 : Operation 950 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 950 'br' <Predicate = (!tmp_4 & tmp_155 == 21)> <Delay = 0.00>
ST_12 : Operation 951 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_20_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 951 'store' <Predicate = (!tmp_4 & tmp_155 == 20)> <Delay = 0.00>
ST_12 : Operation 952 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 952 'br' <Predicate = (!tmp_4 & tmp_155 == 20)> <Delay = 0.00>
ST_12 : Operation 953 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_19_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 953 'store' <Predicate = (!tmp_4 & tmp_155 == 19)> <Delay = 0.00>
ST_12 : Operation 954 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 954 'br' <Predicate = (!tmp_4 & tmp_155 == 19)> <Delay = 0.00>
ST_12 : Operation 955 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_18_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 955 'store' <Predicate = (!tmp_4 & tmp_155 == 18)> <Delay = 0.00>
ST_12 : Operation 956 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 956 'br' <Predicate = (!tmp_4 & tmp_155 == 18)> <Delay = 0.00>
ST_12 : Operation 957 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_17_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 957 'store' <Predicate = (!tmp_4 & tmp_155 == 17)> <Delay = 0.00>
ST_12 : Operation 958 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 958 'br' <Predicate = (!tmp_4 & tmp_155 == 17)> <Delay = 0.00>
ST_12 : Operation 959 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_16_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 959 'store' <Predicate = (!tmp_4 & tmp_155 == 16)> <Delay = 0.00>
ST_12 : Operation 960 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 960 'br' <Predicate = (!tmp_4 & tmp_155 == 16)> <Delay = 0.00>
ST_12 : Operation 961 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_15_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 961 'store' <Predicate = (!tmp_4 & tmp_155 == 15)> <Delay = 0.00>
ST_12 : Operation 962 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 962 'br' <Predicate = (!tmp_4 & tmp_155 == 15)> <Delay = 0.00>
ST_12 : Operation 963 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_14_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 963 'store' <Predicate = (!tmp_4 & tmp_155 == 14)> <Delay = 0.00>
ST_12 : Operation 964 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 964 'br' <Predicate = (!tmp_4 & tmp_155 == 14)> <Delay = 0.00>
ST_12 : Operation 965 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_13_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 965 'store' <Predicate = (!tmp_4 & tmp_155 == 13)> <Delay = 0.00>
ST_12 : Operation 966 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 966 'br' <Predicate = (!tmp_4 & tmp_155 == 13)> <Delay = 0.00>
ST_12 : Operation 967 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_12_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 967 'store' <Predicate = (!tmp_4 & tmp_155 == 12)> <Delay = 0.00>
ST_12 : Operation 968 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 968 'br' <Predicate = (!tmp_4 & tmp_155 == 12)> <Delay = 0.00>
ST_12 : Operation 969 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_11_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 969 'store' <Predicate = (!tmp_4 & tmp_155 == 11)> <Delay = 0.00>
ST_12 : Operation 970 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 970 'br' <Predicate = (!tmp_4 & tmp_155 == 11)> <Delay = 0.00>
ST_12 : Operation 971 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_10_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 971 'store' <Predicate = (!tmp_4 & tmp_155 == 10)> <Delay = 0.00>
ST_12 : Operation 972 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 972 'br' <Predicate = (!tmp_4 & tmp_155 == 10)> <Delay = 0.00>
ST_12 : Operation 973 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_9_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 973 'store' <Predicate = (!tmp_4 & tmp_155 == 9)> <Delay = 0.00>
ST_12 : Operation 974 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 974 'br' <Predicate = (!tmp_4 & tmp_155 == 9)> <Delay = 0.00>
ST_12 : Operation 975 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_8_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 975 'store' <Predicate = (!tmp_4 & tmp_155 == 8)> <Delay = 0.00>
ST_12 : Operation 976 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 976 'br' <Predicate = (!tmp_4 & tmp_155 == 8)> <Delay = 0.00>
ST_12 : Operation 977 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_7_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 977 'store' <Predicate = (!tmp_4 & tmp_155 == 7)> <Delay = 0.00>
ST_12 : Operation 978 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 978 'br' <Predicate = (!tmp_4 & tmp_155 == 7)> <Delay = 0.00>
ST_12 : Operation 979 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_6_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 979 'store' <Predicate = (!tmp_4 & tmp_155 == 6)> <Delay = 0.00>
ST_12 : Operation 980 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 980 'br' <Predicate = (!tmp_4 & tmp_155 == 6)> <Delay = 0.00>
ST_12 : Operation 981 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_5_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 981 'store' <Predicate = (!tmp_4 & tmp_155 == 5)> <Delay = 0.00>
ST_12 : Operation 982 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 982 'br' <Predicate = (!tmp_4 & tmp_155 == 5)> <Delay = 0.00>
ST_12 : Operation 983 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_4_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 983 'store' <Predicate = (!tmp_4 & tmp_155 == 4)> <Delay = 0.00>
ST_12 : Operation 984 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 984 'br' <Predicate = (!tmp_4 & tmp_155 == 4)> <Delay = 0.00>
ST_12 : Operation 985 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_3_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 985 'store' <Predicate = (!tmp_4 & tmp_155 == 3)> <Delay = 0.00>
ST_12 : Operation 986 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 986 'br' <Predicate = (!tmp_4 & tmp_155 == 3)> <Delay = 0.00>
ST_12 : Operation 987 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_2_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 987 'store' <Predicate = (!tmp_4 & tmp_155 == 2)> <Delay = 0.00>
ST_12 : Operation 988 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 988 'br' <Predicate = (!tmp_4 & tmp_155 == 2)> <Delay = 0.00>
ST_12 : Operation 989 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_1_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 989 'store' <Predicate = (!tmp_4 & tmp_155 == 1)> <Delay = 0.00>
ST_12 : Operation 990 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 990 'br' <Predicate = (!tmp_4 & tmp_155 == 1)> <Delay = 0.00>
ST_12 : Operation 991 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_0_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 991 'store' <Predicate = (!tmp_4 & tmp_155 == 0)> <Delay = 0.00>
ST_12 : Operation 992 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 992 'br' <Predicate = (!tmp_4 & tmp_155 == 0)> <Delay = 0.00>
ST_12 : Operation 993 [1/1] (0.00ns)   --->   "store i16 %tmp_15, i16* %res_63_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:64]   --->   Operation 993 'store' <Predicate = (!tmp_4 & tmp_155 == 63)> <Delay = 0.00>
ST_12 : Operation 994 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 994 'br' <Predicate = (!tmp_4 & tmp_155 == 63)> <Delay = 0.00>
ST_12 : Operation 995 [1/1] (0.00ns)   --->   "%res_63_V_write_assign_load = load i16* %res_63_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 995 'load' 'res_63_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 996 [1/1] (0.00ns)   --->   "%res_30_V_write_assign_load = load i16* %res_30_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 996 'load' 'res_30_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 997 [1/1] (0.00ns)   --->   "%res_62_V_write_assign_load = load i16* %res_62_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 997 'load' 'res_62_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 998 [1/1] (0.00ns)   --->   "%res_61_V_write_assign_load = load i16* %res_61_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 998 'load' 'res_61_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 999 [1/1] (0.00ns)   --->   "%res_31_V_write_assign_load = load i16* %res_31_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 999 'load' 'res_31_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1000 [1/1] (0.00ns)   --->   "%res_60_V_write_assign_load = load i16* %res_60_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1000 'load' 'res_60_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1001 [1/1] (0.00ns)   --->   "%res_59_V_write_assign_load = load i16* %res_59_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1001 'load' 'res_59_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1002 [1/1] (0.00ns)   --->   "%res_32_V_write_assign_load = load i16* %res_32_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1002 'load' 'res_32_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1003 [1/1] (0.00ns)   --->   "%res_58_V_write_assign_load = load i16* %res_58_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1003 'load' 'res_58_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1004 [1/1] (0.00ns)   --->   "%res_57_V_write_assign_load = load i16* %res_57_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1004 'load' 'res_57_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1005 [1/1] (0.00ns)   --->   "%res_33_V_write_assign_load = load i16* %res_33_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1005 'load' 'res_33_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1006 [1/1] (0.00ns)   --->   "%res_56_V_write_assign_load = load i16* %res_56_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1006 'load' 'res_56_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1007 [1/1] (0.00ns)   --->   "%res_55_V_write_assign_load = load i16* %res_55_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1007 'load' 'res_55_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1008 [1/1] (0.00ns)   --->   "%res_34_V_write_assign_load = load i16* %res_34_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1008 'load' 'res_34_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1009 [1/1] (0.00ns)   --->   "%res_54_V_write_assign_load = load i16* %res_54_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1009 'load' 'res_54_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1010 [1/1] (0.00ns)   --->   "%res_53_V_write_assign_load = load i16* %res_53_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1010 'load' 'res_53_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1011 [1/1] (0.00ns)   --->   "%res_35_V_write_assign_load = load i16* %res_35_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1011 'load' 'res_35_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1012 [1/1] (0.00ns)   --->   "%res_52_V_write_assign_load = load i16* %res_52_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1012 'load' 'res_52_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1013 [1/1] (0.00ns)   --->   "%res_51_V_write_assign_load = load i16* %res_51_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1013 'load' 'res_51_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1014 [1/1] (0.00ns)   --->   "%res_36_V_write_assign_load = load i16* %res_36_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1014 'load' 'res_36_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1015 [1/1] (0.00ns)   --->   "%res_50_V_write_assign_load = load i16* %res_50_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1015 'load' 'res_50_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1016 [1/1] (0.00ns)   --->   "%res_49_V_write_assign_load = load i16* %res_49_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1016 'load' 'res_49_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1017 [1/1] (0.00ns)   --->   "%res_37_V_write_assign_load = load i16* %res_37_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1017 'load' 'res_37_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1018 [1/1] (0.00ns)   --->   "%res_48_V_write_assign_load = load i16* %res_48_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1018 'load' 'res_48_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1019 [1/1] (0.00ns)   --->   "%res_47_V_write_assign_load = load i16* %res_47_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1019 'load' 'res_47_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1020 [1/1] (0.00ns)   --->   "%res_38_V_write_assign_load = load i16* %res_38_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1020 'load' 'res_38_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1021 [1/1] (0.00ns)   --->   "%res_46_V_write_assign_load = load i16* %res_46_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1021 'load' 'res_46_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1022 [1/1] (0.00ns)   --->   "%res_45_V_write_assign_load = load i16* %res_45_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1022 'load' 'res_45_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1023 [1/1] (0.00ns)   --->   "%res_39_V_write_assign_load = load i16* %res_39_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1023 'load' 'res_39_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1024 [1/1] (0.00ns)   --->   "%res_44_V_write_assign_load = load i16* %res_44_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1024 'load' 'res_44_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1025 [1/1] (0.00ns)   --->   "%res_43_V_write_assign_load = load i16* %res_43_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1025 'load' 'res_43_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1026 [1/1] (0.00ns)   --->   "%res_40_V_write_assign_load = load i16* %res_40_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1026 'load' 'res_40_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1027 [1/1] (0.00ns)   --->   "%res_42_V_write_assign_load = load i16* %res_42_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1027 'load' 'res_42_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1028 [1/1] (0.00ns)   --->   "%res_41_V_write_assign_load = load i16* %res_41_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1028 'load' 'res_41_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1029 [1/1] (0.00ns)   --->   "%res_29_V_write_assign_load = load i16* %res_29_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1029 'load' 'res_29_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1030 [1/1] (0.00ns)   --->   "%res_28_V_write_assign_load = load i16* %res_28_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1030 'load' 'res_28_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1031 [1/1] (0.00ns)   --->   "%res_0_V_write_assign_load = load i16* %res_0_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1031 'load' 'res_0_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1032 [1/1] (0.00ns)   --->   "%res_27_V_write_assign_load = load i16* %res_27_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1032 'load' 'res_27_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1033 [1/1] (0.00ns)   --->   "%res_26_V_write_assign_load = load i16* %res_26_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1033 'load' 'res_26_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1034 [1/1] (0.00ns)   --->   "%res_1_V_write_assign_load = load i16* %res_1_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1034 'load' 'res_1_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1035 [1/1] (0.00ns)   --->   "%res_25_V_write_assign_load = load i16* %res_25_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1035 'load' 'res_25_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1036 [1/1] (0.00ns)   --->   "%res_24_V_write_assign_load = load i16* %res_24_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1036 'load' 'res_24_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1037 [1/1] (0.00ns)   --->   "%res_2_V_write_assign_load = load i16* %res_2_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1037 'load' 'res_2_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1038 [1/1] (0.00ns)   --->   "%res_23_V_write_assign_load = load i16* %res_23_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1038 'load' 'res_23_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1039 [1/1] (0.00ns)   --->   "%res_22_V_write_assign_load = load i16* %res_22_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1039 'load' 'res_22_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1040 [1/1] (0.00ns)   --->   "%res_3_V_write_assign_load = load i16* %res_3_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1040 'load' 'res_3_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1041 [1/1] (0.00ns)   --->   "%res_21_V_write_assign_load = load i16* %res_21_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1041 'load' 'res_21_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1042 [1/1] (0.00ns)   --->   "%res_20_V_write_assign_load = load i16* %res_20_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1042 'load' 'res_20_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1043 [1/1] (0.00ns)   --->   "%res_4_V_write_assign_load = load i16* %res_4_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1043 'load' 'res_4_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1044 [1/1] (0.00ns)   --->   "%res_19_V_write_assign_load = load i16* %res_19_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1044 'load' 'res_19_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1045 [1/1] (0.00ns)   --->   "%res_18_V_write_assign_load = load i16* %res_18_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1045 'load' 'res_18_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1046 [1/1] (0.00ns)   --->   "%res_5_V_write_assign_load = load i16* %res_5_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1046 'load' 'res_5_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1047 [1/1] (0.00ns)   --->   "%res_17_V_write_assign_load = load i16* %res_17_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1047 'load' 'res_17_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1048 [1/1] (0.00ns)   --->   "%res_16_V_write_assign_load = load i16* %res_16_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1048 'load' 'res_16_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1049 [1/1] (0.00ns)   --->   "%res_6_V_write_assign_load = load i16* %res_6_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1049 'load' 'res_6_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1050 [1/1] (0.00ns)   --->   "%res_15_V_write_assign_load = load i16* %res_15_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1050 'load' 'res_15_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1051 [1/1] (0.00ns)   --->   "%res_14_V_write_assign_load = load i16* %res_14_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1051 'load' 'res_14_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1052 [1/1] (0.00ns)   --->   "%res_7_V_write_assign_load = load i16* %res_7_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1052 'load' 'res_7_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1053 [1/1] (0.00ns)   --->   "%res_13_V_write_assign_load = load i16* %res_13_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1053 'load' 'res_13_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1054 [1/1] (0.00ns)   --->   "%res_12_V_write_assign_load = load i16* %res_12_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1054 'load' 'res_12_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1055 [1/1] (0.00ns)   --->   "%res_8_V_write_assign_load = load i16* %res_8_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1055 'load' 'res_8_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1056 [1/1] (0.00ns)   --->   "%res_11_V_write_assign_load = load i16* %res_11_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1056 'load' 'res_11_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1057 [1/1] (0.00ns)   --->   "%res_10_V_write_assign_load = load i16* %res_10_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1057 'load' 'res_10_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1058 [1/1] (0.00ns)   --->   "%res_9_V_write_assign_load = load i16* %res_9_V_write_assign" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1058 'load' 'res_9_V_write_assign_load' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1059 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign_load, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1059 'insertvalue' 'mrv' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1060 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign_load, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1060 'insertvalue' 'mrv_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1061 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign_load, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1061 'insertvalue' 'mrv_2' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1062 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign_load, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1062 'insertvalue' 'mrv_3' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1063 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign_load, 4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1063 'insertvalue' 'mrv_4' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1064 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %res_5_V_write_assign_load, 5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1064 'insertvalue' 'mrv_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1065 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %res_6_V_write_assign_load, 6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1065 'insertvalue' 'mrv_6' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1066 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %res_7_V_write_assign_load, 7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1066 'insertvalue' 'mrv_7' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1067 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %res_8_V_write_assign_load, 8" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1067 'insertvalue' 'mrv_8' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1068 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %res_9_V_write_assign_load, 9" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1068 'insertvalue' 'mrv_9' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1069 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9, i16 %res_10_V_write_assign_load, 10" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1069 'insertvalue' 'mrv_10' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1070 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_10, i16 %res_11_V_write_assign_load, 11" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1070 'insertvalue' 'mrv_11' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1071 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_11, i16 %res_12_V_write_assign_load, 12" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1071 'insertvalue' 'mrv_12' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1072 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_12, i16 %res_13_V_write_assign_load, 13" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1072 'insertvalue' 'mrv_13' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1073 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_13, i16 %res_14_V_write_assign_load, 14" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1073 'insertvalue' 'mrv_14' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1074 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_14, i16 %res_15_V_write_assign_load, 15" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1074 'insertvalue' 'mrv_15' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1075 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_15, i16 %res_16_V_write_assign_load, 16" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1075 'insertvalue' 'mrv_16' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1076 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_16, i16 %res_17_V_write_assign_load, 17" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1076 'insertvalue' 'mrv_17' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1077 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_17, i16 %res_18_V_write_assign_load, 18" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1077 'insertvalue' 'mrv_18' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1078 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_18, i16 %res_19_V_write_assign_load, 19" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1078 'insertvalue' 'mrv_19' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1079 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_19, i16 %res_20_V_write_assign_load, 20" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1079 'insertvalue' 'mrv_20' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1080 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_20, i16 %res_21_V_write_assign_load, 21" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1080 'insertvalue' 'mrv_21' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1081 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_21, i16 %res_22_V_write_assign_load, 22" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1081 'insertvalue' 'mrv_22' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1082 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_22, i16 %res_23_V_write_assign_load, 23" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1082 'insertvalue' 'mrv_23' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1083 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_23, i16 %res_24_V_write_assign_load, 24" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1083 'insertvalue' 'mrv_24' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1084 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_24, i16 %res_25_V_write_assign_load, 25" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1084 'insertvalue' 'mrv_25' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1085 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_25, i16 %res_26_V_write_assign_load, 26" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1085 'insertvalue' 'mrv_26' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1086 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_26, i16 %res_27_V_write_assign_load, 27" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1086 'insertvalue' 'mrv_27' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1087 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_27, i16 %res_28_V_write_assign_load, 28" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1087 'insertvalue' 'mrv_28' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1088 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_28, i16 %res_29_V_write_assign_load, 29" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1088 'insertvalue' 'mrv_29' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1089 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_29, i16 %res_30_V_write_assign_load, 30" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1089 'insertvalue' 'mrv_30' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1090 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_30, i16 %res_31_V_write_assign_load, 31" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1090 'insertvalue' 'mrv_31' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1091 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_31, i16 %res_32_V_write_assign_load, 32" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1091 'insertvalue' 'mrv_32' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1092 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_32, i16 %res_33_V_write_assign_load, 33" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1092 'insertvalue' 'mrv_33' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1093 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_33, i16 %res_34_V_write_assign_load, 34" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1093 'insertvalue' 'mrv_34' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1094 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_34, i16 %res_35_V_write_assign_load, 35" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1094 'insertvalue' 'mrv_35' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1095 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_35, i16 %res_36_V_write_assign_load, 36" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1095 'insertvalue' 'mrv_36' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1096 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_36, i16 %res_37_V_write_assign_load, 37" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1096 'insertvalue' 'mrv_37' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1097 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_37, i16 %res_38_V_write_assign_load, 38" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1097 'insertvalue' 'mrv_38' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1098 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_38, i16 %res_39_V_write_assign_load, 39" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1098 'insertvalue' 'mrv_39' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1099 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_39, i16 %res_40_V_write_assign_load, 40" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1099 'insertvalue' 'mrv_40' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1100 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_40, i16 %res_41_V_write_assign_load, 41" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1100 'insertvalue' 'mrv_41' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1101 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_41, i16 %res_42_V_write_assign_load, 42" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1101 'insertvalue' 'mrv_42' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1102 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_42, i16 %res_43_V_write_assign_load, 43" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1102 'insertvalue' 'mrv_43' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1103 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_43, i16 %res_44_V_write_assign_load, 44" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1103 'insertvalue' 'mrv_44' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1104 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_44, i16 %res_45_V_write_assign_load, 45" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1104 'insertvalue' 'mrv_45' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1105 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_45, i16 %res_46_V_write_assign_load, 46" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1105 'insertvalue' 'mrv_46' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1106 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_46, i16 %res_47_V_write_assign_load, 47" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1106 'insertvalue' 'mrv_47' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1107 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_47, i16 %res_48_V_write_assign_load, 48" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1107 'insertvalue' 'mrv_48' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1108 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_48, i16 %res_49_V_write_assign_load, 49" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1108 'insertvalue' 'mrv_49' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1109 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_49, i16 %res_50_V_write_assign_load, 50" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1109 'insertvalue' 'mrv_50' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1110 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_50, i16 %res_51_V_write_assign_load, 51" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1110 'insertvalue' 'mrv_51' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1111 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_51, i16 %res_52_V_write_assign_load, 52" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1111 'insertvalue' 'mrv_52' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1112 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_52, i16 %res_53_V_write_assign_load, 53" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1112 'insertvalue' 'mrv_53' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1113 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_53, i16 %res_54_V_write_assign_load, 54" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1113 'insertvalue' 'mrv_54' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1114 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_54, i16 %res_55_V_write_assign_load, 55" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1114 'insertvalue' 'mrv_55' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1115 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_55, i16 %res_56_V_write_assign_load, 56" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1115 'insertvalue' 'mrv_56' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1116 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_56, i16 %res_57_V_write_assign_load, 57" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1116 'insertvalue' 'mrv_57' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1117 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_57, i16 %res_58_V_write_assign_load, 58" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1117 'insertvalue' 'mrv_58' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1118 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_58, i16 %res_59_V_write_assign_load, 59" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1118 'insertvalue' 'mrv_59' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1119 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_59, i16 %res_60_V_write_assign_load, 60" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1119 'insertvalue' 'mrv_60' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1120 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_60, i16 %res_61_V_write_assign_load, 61" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1120 'insertvalue' 'mrv_61' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1121 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_61, i16 %res_62_V_write_assign_load, 62" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1121 'insertvalue' 'mrv_62' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1122 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_62, i16 %res_63_V_write_assign_load, 63" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1122 'insertvalue' 'mrv_s' <Predicate = (tmp_4)> <Delay = 0.00>
ST_12 : Operation 1123 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_s" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 1123 'ret' <Predicate = (tmp_4)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 0.00>
ST_13 : Operation 1124 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 1124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [133]  (1.35 ns)

 <State 2>: 2.53ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:37) [133]  (0 ns)
	'mux' operation ('cache.V', firmware/nnet_utils/nnet_dense_latency.h:37) [142]  (2.53 ns)

 <State 3>: 4.55ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:40) [147]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:41) [155]  (1.78 ns)
	'getelementptr' operation ('w4_V_addr', firmware/nnet_utils/nnet_dense_latency.h:42) [157]  (0 ns)
	'load' operation ('w4_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w4_V' [158]  (2.77 ns)

 <State 4>: 2.77ns
The critical path consists of the following:
	'load' operation ('w4_V_load', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'w4_V' [158]  (2.77 ns)

 <State 5>: 6.35ns
The critical path consists of the following:
	'mul' operation ('__Val2__', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [160]  (6.35 ns)

 <State 6>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('mult_V_addr', firmware/nnet_utils/nnet_dense_latency.h:42) [162]  (0 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:42) of variable 'tmp_9', firmware/nnet_utils/nnet_dense_latency.h:42 on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [163]  (2.77 ns)

 <State 7>: 2.53ns
The critical path consists of the following:
	'phi' operation ('iacc') with incoming values : ('iacc', firmware/nnet_utils/nnet_dense_latency.h:48) [235]  (0 ns)
	'mux' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:48) [307]  (2.53 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:49) of variable 'acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:48 on local variable 'acc[63].V' [496]  (0 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.66ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('ii', firmware/nnet_utils/nnet_dense_latency.h:54) [634]  (0 ns)
	'add' operation ('ii', firmware/nnet_utils/nnet_dense_latency.h:54) [637]  (1.66 ns)

 <State 10>: 4.55ns
The critical path consists of the following:
	'phi' operation ('jj') with incoming values : ('jj', firmware/nnet_utils/nnet_dense_latency.h:56) [646]  (0 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_dense_latency.h:57) [718]  (1.78 ns)
	'getelementptr' operation ('mult_V_addr_1', firmware/nnet_utils/nnet_dense_latency.h:58) [722]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [723]  (2.77 ns)

 <State 11>: 5.96ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_dense_latency.h:58) on array 'mult.V', firmware/nnet_utils/nnet_dense_latency.h:17 [723]  (2.77 ns)
	'add' operation ('acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:58) [724]  (1.84 ns)
	'store' operation (firmware/nnet_utils/nnet_dense_latency.h:58) of variable 'acc[0].V', firmware/nnet_utils/nnet_dense_latency.h:58 on local variable 'acc[63].V' [727]  (1.35 ns)

 <State 12>: 2.53ns
The critical path consists of the following:
	'phi' operation ('ires') with incoming values : ('ires', firmware/nnet_utils/nnet_dense_latency.h:64) [990]  (0 ns)
	'mux' operation ('tmp_15', firmware/nnet_utils/nnet_dense_latency.h:64) [1062]  (2.53 ns)

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
