// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_fdtd_2d_kernel_fdtd_2d,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.981500,HLS_SYN_LAT=35141,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=818,HLS_SYN_LUT=1470,HLS_VERSION=2023_1_1}" *)

module kernel_fdtd_2d (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ex_address0,
        ex_ce0,
        ex_we0,
        ex_d0,
        ex_q0,
        ex_address1,
        ex_ce1,
        ex_q1,
        ey_address0,
        ey_ce0,
        ey_we0,
        ey_d0,
        ey_q0,
        ey_address1,
        ey_ce1,
        ey_q1,
        hz_address0,
        hz_ce0,
        hz_we0,
        hz_d0,
        hz_q0,
        hz_address1,
        hz_ce1,
        hz_q1,
        p_fict_s_address0,
        p_fict_s_ce0,
        p_fict_s_q0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] ex_address0;
output   ex_ce0;
output   ex_we0;
output  [31:0] ex_d0;
input  [31:0] ex_q0;
output  [9:0] ex_address1;
output   ex_ce1;
input  [31:0] ex_q1;
output  [9:0] ey_address0;
output   ey_ce0;
output   ey_we0;
output  [31:0] ey_d0;
input  [31:0] ey_q0;
output  [9:0] ey_address1;
output   ey_ce1;
input  [31:0] ey_q1;
output  [9:0] hz_address0;
output   hz_ce0;
output   hz_we0;
output  [31:0] hz_d0;
input  [31:0] hz_q0;
output  [9:0] hz_address1;
output   hz_ce1;
input  [31:0] hz_q1;
output  [4:0] p_fict_s_address0;
output   p_fict_s_ce0;
input  [31:0] p_fict_s_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] ex_address0;
reg ex_ce0;
reg ex_we0;
reg[9:0] ex_address1;
reg ex_ce1;
reg[9:0] ey_address0;
reg ey_ce0;
reg ey_we0;
reg[31:0] ey_d0;
reg[9:0] ey_address1;
reg ey_ce1;
reg[9:0] hz_address0;
reg hz_ce0;
reg hz_we0;
reg[9:0] hz_address1;
reg hz_ce1;
reg p_fict_s_ce0;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln25_fu_109_p2;
reg   [31:0] p_fict_s_load_reg_146;
wire    ap_CS_fsm_state3;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_start;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_done;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_idle;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_ready;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_address0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_ce0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_we0;
wire   [31:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_d0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_start;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_done;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_idle;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_ready;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_address0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_ce0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_we0;
wire   [31:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_d0;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_address1;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_ce1;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_address0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_ce0;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_address1;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_ce1;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_start;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_done;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_idle;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_ready;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_address0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_ce0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_we0;
wire   [31:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_d0;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_address1;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_ce1;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_address0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_ce0;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_address1;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_ce1;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_start;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_done;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_idle;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_ready;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_address0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_ce0;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_address1;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_ce1;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_address0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_ce0;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_address1;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_ce1;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_address0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_ce0;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_we0;
wire   [31:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_d0;
wire   [9:0] grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_address1;
wire    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_ce1;
reg    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln25_fu_121_p1;
reg   [4:0] t_fu_50;
wire   [4:0] add_ln25_fu_115_p2;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_start_reg = 1'b0;
#0 grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_start_reg = 1'b0;
#0 grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_start_reg = 1'b0;
#0 grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_start_reg = 1'b0;
end

kernel_fdtd_2d_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2 grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_start),
    .ap_done(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_done),
    .ap_idle(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_idle),
    .ap_ready(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_ready),
    .ey_address0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_address0),
    .ey_ce0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_ce0),
    .ey_we0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_we0),
    .ey_d0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_d0),
    .p_fict_s_load(p_fict_s_load_reg_146)
);

kernel_fdtd_2d_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4 grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_start),
    .ap_done(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_done),
    .ap_idle(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_idle),
    .ap_ready(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_ready),
    .ey_address0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_address0),
    .ey_ce0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_ce0),
    .ey_we0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_we0),
    .ey_d0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_d0),
    .ey_address1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_address1),
    .ey_ce1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_ce1),
    .ey_q1(ey_q1),
    .hz_address0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_address0),
    .hz_ce0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_ce0),
    .hz_q0(hz_q0),
    .hz_address1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_address1),
    .hz_ce1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_ce1),
    .hz_q1(hz_q1)
);

kernel_fdtd_2d_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6 grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_start),
    .ap_done(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_done),
    .ap_idle(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_idle),
    .ap_ready(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_ready),
    .ex_address0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_address0),
    .ex_ce0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_ce0),
    .ex_we0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_we0),
    .ex_d0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_d0),
    .ex_address1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_address1),
    .ex_ce1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_ce1),
    .ex_q1(ex_q1),
    .hz_address0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_address0),
    .hz_ce0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_ce0),
    .hz_q0(hz_q0),
    .hz_address1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_address1),
    .hz_ce1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_ce1),
    .hz_q1(hz_q1)
);

kernel_fdtd_2d_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8 grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_start),
    .ap_done(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_done),
    .ap_idle(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_idle),
    .ap_ready(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_ready),
    .ex_address0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_address0),
    .ex_ce0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_ce0),
    .ex_q0(ex_q0),
    .ex_address1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_address1),
    .ex_ce1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_ce1),
    .ex_q1(ex_q1),
    .ey_address0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_address0),
    .ey_ce0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_ce0),
    .ey_q0(ey_q0),
    .ey_address1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_address1),
    .ey_ce1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_ce1),
    .ey_q1(ey_q1),
    .hz_address0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_address0),
    .hz_ce0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_ce0),
    .hz_we0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_we0),
    .hz_d0(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_d0),
    .hz_address1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_address1),
    .hz_ce1(grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_ce1),
    .hz_q1(hz_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_ready == 1'b1)) begin
            grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_ready == 1'b1)) begin
            grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_ready == 1'b1)) begin
            grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_ready == 1'b1)) begin
            grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        t_fu_50 <= 5'd0;
    end else if (((icmp_ln25_fu_109_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        t_fu_50 <= add_ln25_fu_115_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_fict_s_load_reg_146 <= p_fict_s_q0;
    end
end

always @ (*) begin
    if ((grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln25_fu_109_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_fu_109_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ex_address0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ex_address0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_address0;
    end else begin
        ex_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ex_address1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ex_address1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_address1;
    end else begin
        ex_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ex_ce0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ex_ce0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_ce0;
    end else begin
        ex_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ex_ce1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ex_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        ex_ce1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_ce1;
    end else begin
        ex_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ex_we0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_we0;
    end else begin
        ex_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ey_address0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        ey_address0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ey_address0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_address0;
    end else begin
        ey_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ey_address1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        ey_address1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_address1;
    end else begin
        ey_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ey_ce0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        ey_ce0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ey_ce0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_ce0;
    end else begin
        ey_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ey_ce1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ey_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        ey_ce1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_ce1;
    end else begin
        ey_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ey_d0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ey_d0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_d0;
    end else begin
        ey_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ey_we0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ey_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        ey_we0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ey_we0;
    end else begin
        ey_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        hz_address0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        hz_address0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hz_address0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_address0;
    end else begin
        hz_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        hz_address1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_address1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        hz_address1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hz_address1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_address1;
    end else begin
        hz_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        hz_ce0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        hz_ce0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hz_ce0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_ce0;
    end else begin
        hz_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        hz_ce1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_ce1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        hz_ce1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_hz_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        hz_ce1 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_hz_ce1;
    end else begin
        hz_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        hz_we0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_we0;
    end else begin
        hz_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_fict_s_ce0 = 1'b1;
    end else begin
        p_fict_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln25_fu_109_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_fu_115_p2 = (t_fu_50 + 5'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ex_d0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ex_d0;

assign grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_start = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_27_2_fu_67_ap_start_reg;

assign grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_start = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_29_3_VITIS_LOOP_30_4_fu_75_ap_start_reg;

assign grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_start = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_32_5_VITIS_LOOP_33_6_fu_83_ap_start_reg;

assign grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_start = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_ap_start_reg;

assign hz_d0 = grp_kernel_fdtd_2d_Pipeline_VITIS_LOOP_35_7_VITIS_LOOP_36_8_fu_91_hz_d0;

assign icmp_ln25_fu_109_p2 = ((t_fu_50 == 5'd20) ? 1'b1 : 1'b0);

assign p_fict_s_address0 = zext_ln25_fu_121_p1;

assign zext_ln25_fu_121_p1 = t_fu_50;

endmodule //kernel_fdtd_2d
