simSeconds 0.032830267712999996
simTicks 32830289065.8795
finalTick 497685862158433.44
simFreq 1000000000000.0
hostSeconds 239.31678133
hostTickRate 138718385.04945698
hostMemory 52628217.417739995
simInsts 110000022.37295
simOps 119183154.596132
hostInstRate 467651.67534099997
hostOpRate 506398.979177
system.clk_domain.clock 1000.0000000000001
system.cpu_clk_domain.clock 500.00000000000006
system.cpu_voltage_domain.voltage 0.9999999999999999
system.l2.demandHits::switch_cpus.data 70460.46849099999
system.l2.demandHits::total 70474.726742
system.l2.overallHits::switch_cpus.data 70460.46849099999
system.l2.overallHits::total 70474.726742
system.l2.demandMisses::cpu.inst 2.44737
system.l2.demandMisses::cpu.data 4.065733000000001
system.l2.demandMisses::switch_cpus.inst 161.18671
system.l2.demandMisses::switch_cpus.data 29480.454442000006
system.l2.demandMisses::total 29641.631354000005
system.l2.overallMisses::cpu.inst 2.44737
system.l2.overallMisses::cpu.data 4.065733000000001
system.l2.overallMisses::switch_cpus.inst 161.18671
system.l2.overallMisses::switch_cpus.data 29480.454442000006
system.l2.overallMisses::total 29641.631354000005
system.l2.demandMissLatency::switch_cpus.inst 13153964.555499997
system.l2.demandMissLatency::switch_cpus.data 2683358916.2570004
system.l2.demandMissLatency::total 2696512148.9445
system.l2.overallMissLatency::switch_cpus.inst 13153964.555499997
system.l2.overallMissLatency::switch_cpus.data 2683358916.2570004
system.l2.overallMissLatency::total 2696512148.9445
system.l2.demandAccesses::cpu.inst 2.44737
system.l2.demandAccesses::cpu.data 4.065733000000001
system.l2.demandAccesses::switch_cpus.inst 175.444961
system.l2.demandAccesses::switch_cpus.data 99940.922933
system.l2.demandAccesses::total 100116.35809599998
system.l2.overallAccesses::cpu.inst 2.44737
system.l2.overallAccesses::cpu.data 4.065733000000001
system.l2.overallAccesses::switch_cpus.inst 175.444961
system.l2.overallAccesses::switch_cpus.data 99940.922933
system.l2.overallAccesses::total 100116.35809599998
system.l2.demandMissRate::cpu.inst 0.9999999999999999
system.l2.demandMissRate::cpu.data 0.9999999999999999
system.l2.demandMissRate::switch_cpus.inst 0.9798698746559998
system.l2.demandMissRate::switch_cpus.data 0.13289841642699998
system.l2.demandMissRate::total 0.13434889225699997
system.l2.overallMissRate::cpu.inst 0.9999999999999999
system.l2.overallMissRate::cpu.data 0.9999999999999999
system.l2.overallMissRate::switch_cpus.inst 0.9798698746559998
system.l2.overallMissRate::switch_cpus.data 0.13289841642699998
system.l2.overallMissRate::total 0.13434889225699997
system.l2.demandAvgMissLatency::switch_cpus.inst 85866.38524129745
system.l2.demandAvgMissLatency::switch_cpus.data 81293.59784401904
system.l2.demandAvgMissLatency::total 81318.84884316643
system.l2.overallAvgMissLatency::switch_cpus.inst 85866.38524129745
system.l2.overallAvgMissLatency::switch_cpus.data 81293.59784401904
system.l2.overallAvgMissLatency::total 81318.84884316643
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 161.18671
system.l2.demandMshrMisses::switch_cpus.data 29480.454442000006
system.l2.demandMshrMisses::total 29641.631354000005
system.l2.overallMshrMisses::switch_cpus.inst 161.18671
system.l2.overallMshrMisses::switch_cpus.data 29480.454442000006
system.l2.overallMshrMisses::total 29641.631354000005
system.l2.demandMshrMissLatency::switch_cpus.inst 11542042.958213001
system.l2.demandMshrMissLatency::switch_cpus.data 2388553701.878602
system.l2.demandMshrMissLatency::total 2400095110.948815
system.l2.overallMshrMissLatency::switch_cpus.inst 11542042.958213001
system.l2.overallMshrMissLatency::switch_cpus.data 2388553701.878602
system.l2.overallMshrMissLatency::total 2400095110.948815
system.l2.demandMshrMissRate::switch_cpus.inst 0.9798698746559998
system.l2.demandMshrMissRate::switch_cpus.data 0.13289841642699998
system.l2.demandMshrMissRate::total 0.13434889225699997
system.l2.overallMshrMissRate::switch_cpus.inst 0.9798698746559998
system.l2.overallMshrMissRate::switch_cpus.data 0.13289841642699998
system.l2.overallMshrMissRate::total 0.13434889225699997
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 75866.2933969356
system.l2.demandAvgMshrMissLatency::switch_cpus.data 71293.58748169662
system.l2.demandAvgMshrMissLatency::total 71318.83693075865
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 75866.2933969356
system.l2.overallAvgMshrMissLatency::switch_cpus.data 71293.58748169662
system.l2.overallAvgMshrMissLatency::total 71318.83693075865
system.l2.replacements 19717.796652
system.l2.InvalidateReq.hits::switch_cpus.data 1544.977069
system.l2.InvalidateReq.hits::total 1544.977069
system.l2.InvalidateReq.misses::switch_cpus.data 225.69079399999998
system.l2.InvalidateReq.misses::total 225.69079399999998
system.l2.InvalidateReq.accesses::switch_cpus.data 1769.997143
system.l2.InvalidateReq.accesses::total 1769.997143
system.l2.InvalidateReq.missRate::switch_cpus.data 0.12060231673299998
system.l2.InvalidateReq.missRate::total 0.12060231673299998
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 225.69079399999998
system.l2.InvalidateReq.mshrMisses::total 225.69079399999998
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 4304330.640000001
system.l2.InvalidateReq.mshrMissLatency::total 4304330.640000001
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.12060231673299998
system.l2.InvalidateReq.mshrMissRate::total 0.12060231673299998
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 19093.230431140557
system.l2.InvalidateReq.avgMshrMissLatency::total 19093.230431140557
system.l2.ReadCleanReq.misses::cpu.inst 2.44737
system.l2.ReadCleanReq.misses::switch_cpus.inst 161.18671
system.l2.ReadCleanReq.misses::total 161.18756199999999
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 13153964.555499997
system.l2.ReadCleanReq.missLatency::total 13153964.555499997
system.l2.ReadCleanReq.accesses::cpu.inst 2.44737
system.l2.ReadCleanReq.accesses::switch_cpus.inst 175.444961
system.l2.ReadCleanReq.accesses::total 175.44581300000002
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999999999999999
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.9798698746559998
system.l2.ReadCleanReq.missRate::total 0.9798698746559998
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 85866.38524129745
system.l2.ReadCleanReq.avgMissLatency::total 85863.83961347133
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 161.18671
system.l2.ReadCleanReq.mshrMisses::total 161.18671
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 11542042.958213001
system.l2.ReadCleanReq.mshrMissLatency::total 11542042.958213001
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.9798698746559998
system.l2.ReadCleanReq.mshrMissRate::total 0.979835794656
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 75866.2933969356
system.l2.ReadCleanReq.avgMshrMissLatency::total 75866.2933969356
system.l2.ReadExReq.hits::switch_cpus.data 9205.107428000001
system.l2.ReadExReq.hits::total 9205.107428000001
system.l2.ReadExReq.misses::switch_cpus.data 14153.919424999998
system.l2.ReadExReq.misses::total 14153.919424999998
system.l2.ReadExReq.missLatency::switch_cpus.data 1261035583.2175
system.l2.ReadExReq.missLatency::total 1261035583.2175
system.l2.ReadExReq.accesses::switch_cpus.data 23359.026852999992
system.l2.ReadExReq.accesses::total 23359.026852999992
system.l2.ReadExReq.missRate::switch_cpus.data 0.335038815755
system.l2.ReadExReq.missRate::total 0.335038815755
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 77308.29593818064
system.l2.ReadExReq.avgMissLatency::total 77308.29593818064
system.l2.ReadExReq.mshrMisses::switch_cpus.data 14153.919424999998
system.l2.ReadExReq.mshrMisses::total 14153.919424999998
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 1119495814.987261
system.l2.ReadExReq.mshrMissLatency::total 1119495814.987261
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.335038815755
system.l2.ReadExReq.mshrMissRate::total 0.335038815755
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 67308.27886869456
system.l2.ReadExReq.avgMshrMissLatency::total 67308.27886869456
system.l2.ReadSharedReq.hits::switch_cpus.data 61255.361063
system.l2.ReadSharedReq.hits::total 61255.361063
system.l2.ReadSharedReq.misses::cpu.data 3.670477
system.l2.ReadSharedReq.misses::switch_cpus.data 15326.574209
system.l2.ReadSharedReq.misses::total 15326.575061000001
system.l2.ReadSharedReq.missLatency::switch_cpus.data 1422326673.5185
system.l2.ReadSharedReq.missLatency::total 1422326673.5185
system.l2.ReadSharedReq.accesses::cpu.data 3.670477
system.l2.ReadSharedReq.accesses::switch_cpus.data 76581.89607999999
system.l2.ReadSharedReq.accesses::total 76581.89607999999
system.l2.ReadSharedReq.missRate::cpu.data 0.963515
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.09400409598799998
system.l2.ReadSharedReq.missRate::total 0.09400409598799998
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83813.52218940368
system.l2.ReadSharedReq.avgMissLatency::total 83812.74964569425
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 15326.574209
system.l2.ReadSharedReq.mshrMisses::total 15326.574209
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 1269060835.450341
system.l2.ReadSharedReq.mshrMissLatency::total 1269060835.450341
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.09400409598799998
system.l2.ReadSharedReq.mshrMissRate::total 0.09399503198599998
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73813.52180545132
system.l2.ReadSharedReq.avgMshrMissLatency::total 73813.52180545132
system.l2.UpgradeReq.hits::switch_cpus.data 3.950687
system.l2.UpgradeReq.hits::total 3.950687
system.l2.UpgradeReq.accesses::switch_cpus.data 4.229738000000001
system.l2.UpgradeReq.accesses::total 4.229738000000001
system.l2.WritebackDirty.hits::writebacks 45319.66529
system.l2.WritebackDirty.hits::total 45319.66529
system.l2.WritebackDirty.accesses::writebacks 45319.66529
system.l2.WritebackDirty.accesses::total 45319.66529
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 32830289065.8795
system.l2.tags.tagsInUse 8988.612721327061
system.l2.tags.totalRefs 214821.72535200007
system.l2.tags.sampledRefs 34627.241179000004
system.l2.tags.avgRefs 16.029852827402
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::writebacks 215.28543777886702
system.l2.tags.occupancies::cpu.inst 2.314999872488
system.l2.tags.occupancies::cpu.data 3.5476544983970006
system.l2.tags.occupancies::switch_cpus.inst 502.5216534597989
system.l2.tags.occupancies::switch_cpus.data 8264.942975818632
system.l2.tags.avgOccs::writebacks 0.0032850233919999995
system.l2.tags.avgOccs::cpu.inst 3.5673432000000004e-05
system.l2.tags.avgOccs::cpu.data 5.4242106e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.00766794427
system.l2.tags.avgOccs::switch_cpus.data 0.126113124613
system.l2.tags.avgOccs::total 0.137155414137
system.l2.tags.occupanciesTaskId::1024 13364.467458000001
system.l2.tags.ageTaskId_1024::1 18.725448
system.l2.tags.ageTaskId_1024::2 90.039912
system.l2.tags.ageTaskId_1024::3 3405.2186110000002
system.l2.tags.ratioOccsTaskId::1024 0.20392561836299997
system.l2.tags.tagAccesses 1649663.5940069996
system.l2.tags.dataAccesses 1649663.5940069996
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 32830289065.8795
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 161.18671
system.mem_ctrls.avgPriority_switch_cpus.data::samples 29472.749346000004
system.mem_ctrls.priorityMinLatency 1.8750000000000002e-08
system.mem_ctrls.priorityMaxLatency 0.00046415737621625
system.mem_ctrls.numReadWriteTurnArounds 669.387209
system.mem_ctrls.numWriteReadTurnArounds 669.387209
system.mem_ctrls.numStayReadState 73029.815209
system.mem_ctrls.numStayWriteState 10118.786710999999
system.mem_ctrls.readReqs 29641.611713000006
system.mem_ctrls.writeReqs 10762.808161
system.mem_ctrls.readBursts 29641.611713000006
system.mem_ctrls.writeBursts 10762.808161
system.mem_ctrls.servicedByWrQ 7.685454999999999
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0328336
system.mem_ctrls.avgWrQLen 1.16510689
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 29641.611713000006
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 10762.808161
system.mem_ctrls.rdQLenPdf::0 12756.885223999998
system.mem_ctrls.rdQLenPdf::1 9649.493979
system.mem_ctrls.rdQLenPdf::2 5485.484444999999
system.mem_ctrls.rdQLenPdf::3 1739.0995169999997
system.mem_ctrls.rdQLenPdf::4 2.554153
system.mem_ctrls.rdQLenPdf::5 0.40893999999999997
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.152873
system.mem_ctrls.wrQLenPdf::1 0.107875
system.mem_ctrls.wrQLenPdf::2 0.107875
system.mem_ctrls.wrQLenPdf::3 0.107875
system.mem_ctrls.wrQLenPdf::4 0.107875
system.mem_ctrls.wrQLenPdf::5 0.107875
system.mem_ctrls.wrQLenPdf::6 0.107875
system.mem_ctrls.wrQLenPdf::7 0.107875
system.mem_ctrls.wrQLenPdf::8 0.107875
system.mem_ctrls.wrQLenPdf::9 0.072302
system.mem_ctrls.wrQLenPdf::10 0.072302
system.mem_ctrls.wrQLenPdf::11 0.072302
system.mem_ctrls.wrQLenPdf::12 0.072302
system.mem_ctrls.wrQLenPdf::13 0.072302
system.mem_ctrls.wrQLenPdf::14 0.072302
system.mem_ctrls.wrQLenPdf::15 16.252661
system.mem_ctrls.wrQLenPdf::16 17.637473999999997
system.mem_ctrls.wrQLenPdf::17 125.417135
system.mem_ctrls.wrQLenPdf::18 311.57414
system.mem_ctrls.wrQLenPdf::19 531.689506
system.mem_ctrls.wrQLenPdf::20 673.4175700000001
system.mem_ctrls.wrQLenPdf::21 693.1847680000001
system.mem_ctrls.wrQLenPdf::22 713.6027999999999
system.mem_ctrls.wrQLenPdf::23 731.636173
system.mem_ctrls.wrQLenPdf::24 740.082222
system.mem_ctrls.wrQLenPdf::25 760.089929
system.mem_ctrls.wrQLenPdf::26 768.6912729999999
system.mem_ctrls.wrQLenPdf::27 750.8909420000001
system.mem_ctrls.wrQLenPdf::28 757.995537
system.mem_ctrls.wrQLenPdf::29 785.583763
system.mem_ctrls.wrQLenPdf::30 741.880689
system.mem_ctrls.wrQLenPdf::31 830.2078419999999
system.mem_ctrls.wrQLenPdf::32 712.6057000000001
system.mem_ctrls.wrQLenPdf::33 38.8018
system.mem_ctrls.wrQLenPdf::34 18.734011
system.mem_ctrls.wrQLenPdf::35 11.930113
system.mem_ctrls.wrQLenPdf::36 8.34616
system.mem_ctrls.wrQLenPdf::37 5.94052
system.mem_ctrls.wrQLenPdf::38 4.185424
system.mem_ctrls.wrQLenPdf::39 3.12198
system.mem_ctrls.wrQLenPdf::40 2.383992
system.mem_ctrls.wrQLenPdf::41 1.677624
system.mem_ctrls.wrQLenPdf::42 1.280292
system.mem_ctrls.wrQLenPdf::43 0.88296
system.mem_ctrls.wrQLenPdf::44 0.573924
system.mem_ctrls.wrQLenPdf::45 0.338468
system.mem_ctrls.wrQLenPdf::46 0.20602399999999998
system.mem_ctrls.wrQLenPdf::47 0.14716
system.mem_ctrls.wrQLenPdf::48 0.117728
system.mem_ctrls.wrQLenPdf::49 0.07358
system.mem_ctrls.wrQLenPdf::50 0.07358
system.mem_ctrls.wrQLenPdf::51 0.058864
system.mem_ctrls.wrQLenPdf::52 0.044148
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 491.86911999999995
system.mem_ctrls.bytesReadSys 1897063.1496320004
system.mem_ctrls.bytesWrittenSys 688819.722304
system.mem_ctrls.avgRdBWSys 43352150.862504326
system.mem_ctrls.avgWrBWSys 13494128.811006352
system.mem_ctrls.totGap 32802486456.4035
system.mem_ctrls.avgGap 9267153.41604979
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 10315.94944
system.mem_ctrls.requestorReadBytes::switch_cpus.data 1886255.9581440003
system.mem_ctrls.requestorReadRate::switch_cpus.inst 299948.9683177316
system.mem_ctrls.requestorReadRate::switch_cpus.data 43041350.12224056
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 161.18671
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 29480.434801000007
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 4903286.211000001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1168336121.55675
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 34647.48943779
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 30172.02986224
system.mem_ctrls.dram.bytesRead::cpu.inst 156.63168
system.mem_ctrls.dram.bytesRead::cpu.data 260.20691200000005
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 10315.94944
system.mem_ctrls.dram.bytesRead::switch_cpus.data 1886747.8272640004
system.mem_ctrls.dram.bytesRead::total 1897063.1496320004
system.mem_ctrls.dram.bytesInstRead::cpu.inst 156.63168
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 10315.94944
system.mem_ctrls.dram.bytesInstRead::total 10316.003967999999
system.mem_ctrls.dram.numReads::cpu.inst 2.44737
system.mem_ctrls.dram.numReads::cpu.data 4.065733000000001
system.mem_ctrls.dram.numReads::switch_cpus.inst 161.18671
system.mem_ctrls.dram.numReads::switch_cpus.data 29480.434801000007
system.mem_ctrls.dram.numReads::total 29641.611713000006
system.mem_ctrls.dram.bwRead::cpu.inst 46093.209865000004
system.mem_ctrls.dram.bwRead::cpu.data 76663.35734999999
system.mem_ctrls.dram.bwRead::switch_cpus.inst 299949.048838
system.mem_ctrls.dram.bwRead::switch_cpus.data 43052595.747421995
system.mem_ctrls.dram.bwRead::total 43352150.970658995
system.mem_ctrls.dram.bwInstRead::cpu.inst 46093.209865000004
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 299949.048838
system.mem_ctrls.dram.bwInstRead::total 299983.299238
system.mem_ctrls.dram.bwTotal::cpu.inst 46093.209865000004
system.mem_ctrls.dram.bwTotal::cpu.data 76663.35734999999
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 299949.048838
system.mem_ctrls.dram.bwTotal::switch_cpus.data 43052595.747421995
system.mem_ctrls.dram.bwTotal::total 56846279.799293004
system.mem_ctrls.dram.readBursts 29633.926258000003
system.mem_ctrls.dram.writeBursts 10761.004140999998
system.mem_ctrls.dram.perBankRdBursts::0 1671.8909629999998
system.mem_ctrls.dram.perBankRdBursts::1 1875.8350090000004
system.mem_ctrls.dram.perBankRdBursts::2 1856.39484
system.mem_ctrls.dram.perBankRdBursts::3 1956.8928199999998
system.mem_ctrls.dram.perBankRdBursts::4 1847.8489619999996
system.mem_ctrls.dram.perBankRdBursts::5 1885.2033689999998
system.mem_ctrls.dram.perBankRdBursts::6 1805.9434350000001
system.mem_ctrls.dram.perBankRdBursts::7 1783.586641
system.mem_ctrls.dram.perBankRdBursts::8 1798.339027
system.mem_ctrls.dram.perBankRdBursts::9 1798.4543209999997
system.mem_ctrls.dram.perBankRdBursts::10 2027.6242280000001
system.mem_ctrls.dram.perBankRdBursts::11 2127.4520459999994
system.mem_ctrls.dram.perBankRdBursts::12 1959.204823
system.mem_ctrls.dram.perBankRdBursts::13 1931.4478370000002
system.mem_ctrls.dram.perBankRdBursts::14 1650.097499
system.mem_ctrls.dram.perBankRdBursts::15 1657.710438
system.mem_ctrls.dram.perBankWrBursts::0 585.544766
system.mem_ctrls.dram.perBankWrBursts::1 723.109572
system.mem_ctrls.dram.perBankWrBursts::2 677.613166
system.mem_ctrls.dram.perBankWrBursts::3 746.656265
system.mem_ctrls.dram.perBankWrBursts::4 688.977819
system.mem_ctrls.dram.perBankWrBursts::5 659.1242439999999
system.mem_ctrls.dram.perBankWrBursts::6 633.173321
system.mem_ctrls.dram.perBankWrBursts::7 662.202475
system.mem_ctrls.dram.perBankWrBursts::8 683.00653
system.mem_ctrls.dram.perBankWrBursts::9 660.999819
system.mem_ctrls.dram.perBankWrBursts::10 762.4078860000001
system.mem_ctrls.dram.perBankWrBursts::11 748.522018
system.mem_ctrls.dram.perBankWrBursts::12 709.893075
system.mem_ctrls.dram.perBankWrBursts::13 681.385149
system.mem_ctrls.dram.perBankWrBursts::14 591.43038
system.mem_ctrls.dram.perBankWrBursts::15 546.9576559999999
system.mem_ctrls.dram.totQLat 617603059.85775
system.mem_ctrls.dram.totBusLat 148169631.29
system.mem_ctrls.dram.totMemAccLat 1173239177.19525
system.mem_ctrls.dram.avgQLat 11447.770339990002
system.mem_ctrls.dram.avgBusLat 4999.999999999998
system.mem_ctrls.dram.avgMemAccLat 30197.770339990002
system.mem_ctrls.dram.readRowHits 24222.83404
system.mem_ctrls.dram.writeRowHits 8854.447141
system.mem_ctrls.dram.readRowHitRate 55.70160912
system.mem_ctrls.dram.writeRowHitRate 5.53814059
system.mem_ctrls.dram.bytesPerActivate::samples 7317.708142999999
system.mem_ctrls.dram.bytesPerActivate::mean 200.83628715693
system.mem_ctrls.dram.bytesPerActivate::gmean 117.05026757055
system.mem_ctrls.dram.bytesPerActivate::stdev 251.966770931095
system.mem_ctrls.dram.bytesPerActivate::0-127 2707.9170529999997
system.mem_ctrls.dram.bytesPerActivate::128-255 1423.7450770000005
system.mem_ctrls.dram.bytesPerActivate::256-383 597.9376739999999
system.mem_ctrls.dram.bytesPerActivate::384-511 436.926911
system.mem_ctrls.dram.bytesPerActivate::512-639 365.78129199999995
system.mem_ctrls.dram.bytesPerActivate::640-767 299.800527
system.mem_ctrls.dram.bytesPerActivate::768-895 241.985308
system.mem_ctrls.dram.bytesPerActivate::896-1023 220.26439499999998
system.mem_ctrls.dram.bytesPerActivate::1024-1151 1021.7426080000001
system.mem_ctrls.dram.bytesPerActivate::total 7317.708142999999
system.mem_ctrls.dram.dramBytesRead 1896571.2805120002
system.mem_ctrls.dram.dramBytesWritten 688704.2650239998
system.mem_ctrls.dram.avgRdBW 43.34090532033599
system.mem_ctrls.dram.avgWrBW 13.490956892869
system.mem_ctrls.dram.peakBW 12800.0
system.mem_ctrls.dram.busUtil 0.44412208999999997
system.mem_ctrls.dram.busUtilRead 0.3389391
system.mem_ctrls.dram.busUtilWrite 0.10533015
system.mem_ctrls.dram.pageHitRate 55.63971661
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 32830289065.8795
system.mem_ctrls.dram.rank0.actEnergy 25685197.045619998
system.mem_ctrls.dram.rank0.preEnergy 13652426.224469993
system.mem_ctrls.dram.rank0.readEnergy 104840875.71846
system.mem_ctrls.dram.rank0.writeEnergy 28064816.49816
system.mem_ctrls.dram.rank0.refreshEnergy 2591632736.4595203
system.mem_ctrls.dram.rank0.actBackEnergy 1814191497.7831798
system.mem_ctrls.dram.rank0.preBackEnergy 11079087460.131838
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 15657155009.861248
system.mem_ctrls.dram.rank0.averagePower 475.050862748824
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 28779545059.731995
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1096300740.3945
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 2954443265.753
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 26562818.37089999
system.mem_ctrls.dram.rank1.preEnergy 14118276.178214999
system.mem_ctrls.dram.rank1.readEnergy 106745357.76366001
system.mem_ctrls.dram.rank1.writeEnergy 28107625.11786
system.mem_ctrls.dram.rank1.refreshEnergy 2591632736.4595203
system.mem_ctrls.dram.rank1.actBackEnergy 1927653239.16855
system.mem_ctrls.dram.rank1.preBackEnergy 10983540730.54416
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 15678360783.602863
system.mem_ctrls.dram.rank1.averagePower 475.69320260170986
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 28529677669.123253
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1096300740.3945
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 3204310656.361751
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 32830289065.8795
system.membus.transDist::ReadResp 15487.762622999999
system.membus.transDist::ReadExReq 14153.899784
system.membus.transDist::ReadExResp 14153.899784
system.membus.transDist::ReadSharedReq 15487.762622999999
system.membus.transDist::InvalidateReq 225.69079399999998
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 79171.846853
system.membus.pktCount::total 79171.846853
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 2585882.8719360004
system.membus.pktSize::total 2585882.8719360004
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 29866.930479
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 29866.930479
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 29866.930479
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 32830289065.8795
system.membus.reqLayer0.occupancy 102714517.13399999
system.membus.reqLayer0.utilization 0.0014716
system.membus.respLayer1.occupancy 156105124.94725
system.membus.respLayer1.utilization 0.0014716
system.membus.snoop_filter.totRequests 49530.23514
system.membus.snoop_filter.hitSingleRequests 19664.769053
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 65660578.1514
system.switch_cpus.cpi 0.656581199395
system.switch_cpus.ipc 1.533237721268
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 176194630.06456903
system.switch_cpus.nonSpecInstsAdded 317.34593100000006
system.switch_cpus.instsIssued 150359704.594235
system.switch_cpus.squashedInstsIssued 410070.83338900004
system.switch_cpus.squashedInstsExamined 67823709.074871
system.switch_cpus.squashedOperandsExamined 64192170.050512
system.switch_cpus.squashedNonSpecRemoved 286.92919199999994
system.switch_cpus.numIssuedDist::samples 65650172.160424
system.switch_cpus.numIssuedDist::mean 2.298408387935
system.switch_cpus.numIssuedDist::stdev 2.380470102804
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 21820301.439925004
system.switch_cpus.numIssuedDist::1 9484653.039961
system.switch_cpus.numIssuedDist::2 8721457.195818
system.switch_cpus.numIssuedDist::3 6962713.15604
system.switch_cpus.numIssuedDist::4 6490879.618796998
system.switch_cpus.numIssuedDist::5 4358140.0023
system.switch_cpus.numIssuedDist::6 3684701.8665910005
system.switch_cpus.numIssuedDist::7 1990842.3996859998
system.switch_cpus.numIssuedDist::8 1141426.0585480002
system.switch_cpus.numIssuedDist::9 519836.5896889999
system.switch_cpus.numIssuedDist::10 332491.3844
system.switch_cpus.numIssuedDist::11 101933.31313099999
system.switch_cpus.numIssuedDist::12 40796.095538
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 11.999148
system.switch_cpus.numIssuedDist::total 65650172.160424
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 1735062.4362669997
system.switch_cpus.statFuBusy::IntMult 3699930.588766
system.switch_cpus.statFuBusy::IntDiv 1797273.5871189998
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 1.3255719999999998
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 36.787167
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 4.292122999999999
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 43.919216999999996
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 2113744.517489
system.switch_cpus.statFuBusy::MemWrite 1156191.381705
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 65.15283199999999
system.switch_cpus.statIssuedInstType_0::IntAlu 92176880.37078302
system.switch_cpus.statIssuedInstType_0::IntMult 1187371.702263
system.switch_cpus.statIssuedInstType_0::IntDiv 344848.21701200004
system.switch_cpus.statIssuedInstType_0::FloatAdd 51621.41691700001
system.switch_cpus.statIssuedInstType_0::FloatCmp 10737.435500000001
system.switch_cpus.statIssuedInstType_0::FloatCvt 54537.565634000006
system.switch_cpus.statIssuedInstType_0::FloatMult 0.006816
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 376.516425
system.switch_cpus.statIssuedInstType_0::FloatMisc 302950.753812
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 17901.240331999998
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 1274035.9706040001
system.switch_cpus.statIssuedInstType_0::SimdCmp 1707.749004
system.switch_cpus.statIssuedInstType_0::SimdCvt 51869.46072999999
system.switch_cpus.statIssuedInstType_0::SimdMisc 374189.96800100006
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 975130.2955999997
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.014716
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 40766027.268735
system.switch_cpus.statIssuedInstType_0::MemWrite 12769453.488519
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 150359704.594235
system.switch_cpus.issueRate 2.2980720585810004
system.switch_cpus.fuBusy 10502288.835425
system.switch_cpus.fuBusyRate 0.069561117981
system.switch_cpus.intInstQueueReads 359957029.948894
system.switch_cpus.intInstQueueWrites 235333556.04288903
system.switch_cpus.intInstQueueWakeupAccesses 133938156.06062
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 17324912.22874
system.switch_cpus.vecInstQueueWrites 8722325.966778
system.switch_cpus.vecInstQueueWakeupAccesses 6497783.103394999
system.switch_cpus.intAluAccesses 151714609.233242
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 9147319.043586
system.switch_cpus.numSquashedInsts 4293158.296932
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 152.50133599999998
system.switch_cpus.idleCycles 16106.201215999998
system.switch_cpus.MemDepUnit__0.insertedLoads 44789126.478636
system.switch_cpus.MemDepUnit__0.insertedStores 15473080.943988001
system.switch_cpus.MemDepUnit__0.conflictingLoads 3121390.0266580004
system.switch_cpus.MemDepUnit__0.conflictingStores 3359813.8599930005
system.switch_cpus.MemDepUnit__0.MDPLookups 60259539.07247999
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__0.LFSTReads 25801304.172018994
system.switch_cpus.MemDepUnit__0.LFSTWrites 9979855.449338999
system.switch_cpus.MemDepUnit__0.hits 6482492.811829001
system.switch_cpus.MemDepUnit__0.predictions 60259539.07247999
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.hits 0.0
system.switch_cpus.MemDepUnit__1.predictions 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.hits 0.0
system.switch_cpus.MemDepUnit__2.predictions 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.hits 0.0
system.switch_cpus.MemDepUnit__3.predictions 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1444802.6617899996
system.switch_cpus.branchPred.lookups_0::CallDirect 1362108.563132
system.switch_cpus.branchPred.lookups_0::CallIndirect 9.360114000000001
system.switch_cpus.branchPred.lookups_0::DirectCond 24831476.293849
system.switch_cpus.branchPred.lookups_0::DirectUncond 2547195.07822
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 6005.628635
system.switch_cpus.branchPred.lookups_0::total 30191597.585739996
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 753932.0488999998
system.switch_cpus.branchPred.squashes_0::CallDirect 671241.583385
system.switch_cpus.branchPred.squashes_0::CallIndirect 4.600733
system.switch_cpus.branchPred.squashes_0::DirectCond 13820795.67487
system.switch_cpus.branchPred.squashes_0::DirectUncond 1186476.3450680003
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 2911.3609090000004
system.switch_cpus.branchPred.squashes_0::total 16435361.613865001
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 232.208567
system.switch_cpus.branchPred.corrected_0::CallDirect 72240.31098899999
system.switch_cpus.branchPred.corrected_0::CallIndirect 0.980541
system.switch_cpus.branchPred.corrected_0::DirectCond 2180092.0130169997
system.switch_cpus.branchPred.corrected_0::DirectUncond 24815.088146
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 19.182116
system.switch_cpus.branchPred.corrected_0::total 2277399.783376
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 690870.4624500001
system.switch_cpus.branchPred.committed_0::CallDirect 690866.7868619999
system.switch_cpus.branchPred.committed_0::CallIndirect 4.759381
system.switch_cpus.branchPred.committed_0::DirectCond 11010696.59013
system.switch_cpus.branchPred.committed_0::DirectUncond 1360720.4739229998
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 3094.2677259999996
system.switch_cpus.branchPred.committed_0::total 13756253.340472
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 100.90395700000002
system.switch_cpus.branchPred.mispredicted_0::CallDirect 45667.868564000004
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 0.980541
system.switch_cpus.branchPred.mispredicted_0::DirectCond 1981183.6675759999
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 8189.655647000001
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 13.876488
system.switch_cpus.branchPred.mispredicted_0::total 2035156.9527729999
system.switch_cpus.branchPred.targetProvider_0::NoTarget 13926049.836418
system.switch_cpus.branchPred.targetProvider_0::BTB 14816736.602015998
system.switch_cpus.branchPred.targetProvider_0::RAS 1444802.6617899996
system.switch_cpus.branchPred.targetProvider_0::Indirect 4008.485516
system.switch_cpus.branchPred.targetProvider_0::total 30191597.585739996
system.switch_cpus.branchPred.targetWrong_0::NoBranch 1116901.600797
system.switch_cpus.branchPred.targetWrong_0::Return 1160264.108943
system.switch_cpus.branchPred.targetWrong_0::CallDirect 232.208567
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 1.8650689999999999
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 2277399.783376
system.switch_cpus.branchPred.condPredicted 24831476.293849
system.switch_cpus.branchPred.condPredictedTaken 11420539.178345002
system.switch_cpus.branchPred.condIncorrect 2277399.783376
system.switch_cpus.branchPred.predTakenBTBMiss 176146.257744
system.switch_cpus.branchPred.NotTakenMispredicted 1117135.6744330002
system.switch_cpus.branchPred.TakenMispredicted 1160264.108943
system.switch_cpus.branchPred.BTBLookups 30191597.585739996
system.switch_cpus.branchPred.BTBUpdates 1116883.3032090003
system.switch_cpus.branchPred.BTBHits 26035336.846918996
system.switch_cpus.branchPred.BTBHitRatio 0.8622239579820001
system.switch_cpus.branchPred.BTBMispredicted 192360.546263
system.switch_cpus.branchPred.indirectLookups 6014.988749
system.switch_cpus.branchPred.indirectHits 4008.485516
system.switch_cpus.branchPred.indirectMisses 2006.503233
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1444802.6617899996
system.switch_cpus.branchPred.btb.lookups::CallDirect 1362108.563132
system.switch_cpus.branchPred.btb.lookups::CallIndirect 9.360114000000001
system.switch_cpus.branchPred.btb.lookups::DirectCond 24831476.293849
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2547195.07822
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 6005.628635
system.switch_cpus.branchPred.btb.lookups::total 30191597.585739996
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1444802.6617899996
system.switch_cpus.branchPred.btb.misses::CallDirect 82806.61018199997
system.switch_cpus.branchPred.btb.misses::CallIndirect 9.360114000000001
system.switch_cpus.branchPred.btb.misses::DirectCond 2544465.69123
system.switch_cpus.branchPred.btb.misses::DirectUncond 78170.78687
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 6005.628635
system.switch_cpus.branchPred.btb.misses::total 4156260.7388210003
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 72240.31098899999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 1019827.9040740001
system.switch_cpus.branchPred.btb.updates::DirectUncond 24815.088146
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 1116883.3032090003
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 72240.31098899999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 1019827.9040740001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 24815.088146
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 1116883.3032090003
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 32830289065.8795
system.switch_cpus.branchPred.indirectBranchPred.lookups 6014.988749
system.switch_cpus.branchPred.indirectBranchPred.hits 4008.485516
system.switch_cpus.branchPred.indirectBranchPred.misses 2006.503233
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 20.162656999999996
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 6035.151406000002
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 2116049.972146
system.switch_cpus.branchPred.ras.pops 2116048.845908
system.switch_cpus.branchPred.ras.squashes 1425178.2330180001
system.switch_cpus.branchPred.ras.used 690870.4624500001
system.switch_cpus.branchPred.ras.correct 690769.5584929999
system.switch_cpus.branchPred.ras.incorrect 100.90395700000002
system.switch_cpus.commit.commitSquashedInsts 67826214.41924499
system.switch_cpus.commit.branchMispredicts 2180356.72971
system.switch_cpus.commit.numCommittedDist::samples 58681374.287982
system.switch_cpus.commit.numCommittedDist::mean 1.8600172600220002
system.switch_cpus.commit.numCommittedDist::stdev 3.112816530667
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 28765867.180739995
system.switch_cpus.commit.numCommittedDist::1 12101481.781955
system.switch_cpus.commit.numCommittedDist::2 5349373.5139999995
system.switch_cpus.commit.numCommittedDist::3 2602757.40608
system.switch_cpus.commit.numCommittedDist::4 1957319.8950800002
system.switch_cpus.commit.numCommittedDist::5 1317975.3156119997
system.switch_cpus.commit.numCommittedDist::6 993537.1072839999
system.switch_cpus.commit.numCommittedDist::7 739144.086181
system.switch_cpus.commit.numCommittedDist::8 922406.9704310001
system.switch_cpus.commit.numCommittedDist::9 419827.1915559999
system.switch_cpus.commit.numCommittedDist::10 427025.56689300004
system.switch_cpus.commit.numCommittedDist::11 231975.58841300002
system.switch_cpus.commit.numCommittedDist::12 2852682.683757
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 12.000000000000002
system.switch_cpus.commit.numCommittedDist::total 58681374.287982
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 15.190583
system.switch_cpus.commit.functionCalls 690871.5309799999
system.switch_cpus.commit.committedInstType_0::No_OpClass 50.64761299999999
system.switch_cpus.commit.committedInstType_0::IntAlu 66561256.13187
system.switch_cpus.commit.committedInstType_0::IntMult 1172419.4085310001
system.switch_cpus.commit.committedInstType_0::IntDiv 344256.136977
system.switch_cpus.commit.committedInstType_0::FloatAdd 50024.99600099999
system.switch_cpus.commit.committedInstType_0::FloatCmp 5889.420517
system.switch_cpus.commit.committedInstType_0::FloatCvt 50392.34271299999
system.switch_cpus.commit.committedInstType_0::FloatMult 0.006816
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 376.27823600000005
system.switch_cpus.commit.committedInstType_0::FloatMisc 299434.48416700005
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 13019.755132999997
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 1248128.9970180003
system.switch_cpus.commit.committedInstType_0::SimdCmp 1487.8116710000002
system.switch_cpus.commit.committedInstType_0::SimdCvt 51139.390815000006
system.switch_cpus.commit.committedInstType_0::SimdMisc 341816.15774299996
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 944364.5624170002
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 27146942.762348995
system.switch_cpus.commit.committedInstType_0::MemWrite 10143768.976968
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 108374768.26755498
system.switch_cpus.commit.commitEligibleSamples 2852682.683757
system.switch_cpus.commitStats0.numInsts 100003458.02543
system.switch_cpus.commitStats0.numOps 108374768.26755498
system.switch_cpus.commitStats0.numInstsNotNOP 100000001.215998
system.switch_cpus.commitStats0.numOpsNotNOP 108371311.45812298
system.switch_cpus.commitStats0.cpi 0.656581199395
system.switch_cpus.commitStats0.ipc 1.533237721268
system.switch_cpus.commitStats0.numMemRefs 37290711.739317
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 95252469.02423398
system.switch_cpus.commitStats0.numLoadInsts 27146942.762348995
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 10143753.786385002
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 6188482.838757999
system.switch_cpus.commitStats0.committedInstType::No_OpClass 50.64761299999999
system.switch_cpus.commitStats0.committedInstType::IntAlu 66561256.13187
system.switch_cpus.commitStats0.committedInstType::IntMult 1172419.4085310001
system.switch_cpus.commitStats0.committedInstType::IntDiv 344256.136977
system.switch_cpus.commitStats0.committedInstType::FloatAdd 50024.99600099999
system.switch_cpus.commitStats0.committedInstType::FloatCmp 5889.420517
system.switch_cpus.commitStats0.committedInstType::FloatCvt 50392.34271299999
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.006816
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 376.27823600000005
system.switch_cpus.commitStats0.committedInstType::FloatMisc 299434.48416700005
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 13019.755132999997
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 1248128.9970180003
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1487.8116710000002
system.switch_cpus.commitStats0.committedInstType::SimdCvt 51139.390815000006
system.switch_cpus.commitStats0.committedInstType::SimdMisc 341816.15774299996
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 944364.5624170002
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 27146942.762348995
system.switch_cpus.commitStats0.committedInstType::MemWrite 10143768.976968
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 108374768.26755498
system.switch_cpus.commitStats0.committedControl::IsControl 13756253.503500998
system.switch_cpus.commitStats0.committedControl::IsDirectControl 13062284.132764002
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 693969.3707369999
system.switch_cpus.commitStats0.committedControl::IsCondControl 11010696.90062
system.switch_cpus.commitStats0.committedControl::IsUncondControl 2745556.6028810004
system.switch_cpus.commitStats0.committedControl::IsCall 690871.5309799999
system.switch_cpus.commitStats0.committedControl::IsReturn 690870.34363
system.switch_cpus.decode.idleCycles 23324979.916329
system.switch_cpus.decode.blockedCycles 9657105.519594
system.switch_cpus.decode.runCycles 28770941.412467003
system.switch_cpus.decode.unblockCycles 1685803.9850070002
system.switch_cpus.decode.squashCycles 2211341.3270269996
system.switch_cpus.decode.branchResolved 14145283.631252998
system.switch_cpus.decode.branchMispred 100453.93080100002
system.switch_cpus.decode.decodedInsts 199042970.80340597
system.switch_cpus.decode.squashedInsts 211975.028512
system.switch_cpus.executeStats0.numInsts 146066547.45722902
system.switch_cpus.executeStats0.numNop 4135.618563
system.switch_cpus.executeStats0.numBranches 18082440.225972004
system.switch_cpus.executeStats0.numLoadInsts 39158400.445571996
system.switch_cpus.executeStats0.numStoreInsts 12307622.345087
system.switch_cpus.executeStats0.instRate 2.2322312514240004
system.switch_cpus.executeStats0.numCCRegReads 44722766.47748701
system.switch_cpus.executeStats0.numCCRegWrites 46904477.816824004
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 177647526.03193805
system.switch_cpus.executeStats0.numIntRegWrites 95437077.56299898
system.switch_cpus.executeStats0.numMemRefs 51466022.790659
system.switch_cpus.executeStats0.numMiscRegReads 26511530.091318008
system.switch_cpus.executeStats0.numMiscRegWrites 157814.75944500003
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 1862.916464
system.switch_cpus.executeStats0.numVecPredRegWrites 751.110344
system.switch_cpus.executeStats0.numVecRegReads 7024348.651207
system.switch_cpus.executeStats0.numVecRegWrites 4597227.194036
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 16265547.749322
system.switch_cpus.fetch.cycles 37493459.504401
system.switch_cpus.fetch.squashCycles 4616793.452324
system.switch_cpus.fetch.miscStallCycles 69.540089
system.switch_cpus.fetch.icacheWaitRetryStallCycles 30.949876000000003
system.switch_cpus.fetch.cacheLines 24621295.16954
system.switch_cpus.fetch.icacheSquashes 935169.15203
system.switch_cpus.fetch.nisnDist::samples 65650172.160424
system.switch_cpus.fetch.nisnDist::mean 3.2171644077590003
system.switch_cpus.fetch.nisnDist::stdev 4.223569623251
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 32175754.304134004
system.switch_cpus.fetch.nisnDist::1 2862389.584016
system.switch_cpus.fetch.nisnDist::2 4738213.301743999
system.switch_cpus.fetch.nisnDist::3 2491159.5253870003
system.switch_cpus.fetch.nisnDist::4 5886191.091558999
system.switch_cpus.fetch.nisnDist::5 1956595.293977
system.switch_cpus.fetch.nisnDist::6 1351401.9663580002
system.switch_cpus.fetch.nisnDist::7 1780062.9744589997
system.switch_cpus.fetch.nisnDist::8 960673.110291
system.switch_cpus.fetch.nisnDist::9 1518974.0215089996
system.switch_cpus.fetch.nisnDist::10 1627844.1552509996
system.switch_cpus.fetch.nisnDist::11 1009563.7022929998
system.switch_cpus.fetch.nisnDist::12 7291349.129446
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 12.000000000000002
system.switch_cpus.fetch.nisnDist::total 65650172.160424
system.switch_cpus.fetchStats0.numInsts 195455977.89881402
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 2.995773596371
system.switch_cpus.fetchStats0.numBranches 30191597.585739996
system.switch_cpus.fetchStats0.branchRate 0.46221707465199996
system.switch_cpus.fetchStats0.icacheStallCycles 25848161.131460004
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 2211341.3270269996
system.switch_cpus.iew.blockCycles 5711463.080993
system.switch_cpus.iew.unblockCycles 231939.15623999998
system.switch_cpus.iew.dispatchedInsts 176199083.029063
system.switch_cpus.iew.dispSquashedInsts 801268.350848
system.switch_cpus.iew.dispLoadInsts 44789126.478636
system.switch_cpus.iew.dispStoreInsts 15473080.943988001
system.switch_cpus.iew.dispNonSpecInsts 317.34593100000006
system.switch_cpus.iew.iqFullEvents 134569.332555
system.switch_cpus.iew.lsqFullEvents 28576.875734999998
system.switch_cpus.iew.memOrderViolationEvents 38752.42235
system.switch_cpus.iew.predictedTakenIncorrect 1302084.5852500002
system.switch_cpus.iew.predictedNotTakenIncorrect 1184273.9310309999
system.switch_cpus.iew.PNDLoadViolations 0.0
system.switch_cpus.iew.branchMispredicts 2486358.516281
system.switch_cpus.iew.instsToCommit 141474799.397805
system.switch_cpus.iew.writebackCount 140435939.164015
system.switch_cpus.iew.producerInst 93536586.081795
system.switch_cpus.iew.consumerInst 156142396.097347
system.switch_cpus.iew.wbRate 2.152109032964
system.switch_cpus.iew.wbFanout 0.5990905135010001
system.switch_cpus.lsq0.forwLoads 917502.236461
system.switch_cpus.lsq0.squashedLoads 17642203.265646
system.switch_cpus.lsq0.ignoredResponses 11149.742211
system.switch_cpus.lsq0.memOrderViolation 38752.42235
system.switch_cpus.lsq0.squashedStores 5329313.6163989995
system.switch_cpus.lsq0.rescheduledLoads 458797.2955390001
system.switch_cpus.lsq0.blockedByCache 41227.80365
system.switch_cpus.lsq0.loadToUse::samples 27146942.792074997
system.switch_cpus.lsq0.loadToUse::mean 6.226666191874
system.switch_cpus.lsq0.loadToUse::stdev 23.025944924853
system.switch_cpus.lsq0.loadToUse::0-9 26913133.648158997
system.switch_cpus.lsq0.loadToUse::10-19 38433.59619999999
system.switch_cpus.lsq0.loadToUse::20-29 81610.61069300001
system.switch_cpus.lsq0.loadToUse::30-39 13434.073805999999
system.switch_cpus.lsq0.loadToUse::40-49 5539.591459
system.switch_cpus.lsq0.loadToUse::50-59 4644.214436
system.switch_cpus.lsq0.loadToUse::60-69 2447.4170420000005
system.switch_cpus.lsq0.loadToUse::70-79 2847.4732570000006
system.switch_cpus.lsq0.loadToUse::80-89 1367.474015
system.switch_cpus.lsq0.loadToUse::90-99 1847.620442
system.switch_cpus.lsq0.loadToUse::100-109 1488.626753
system.switch_cpus.lsq0.loadToUse::110-119 917.2896159999999
system.switch_cpus.lsq0.loadToUse::120-129 1325.7268800000002
system.switch_cpus.lsq0.loadToUse::130-139 828.2258180000001
system.switch_cpus.lsq0.loadToUse::140-149 4836.522639999999
system.switch_cpus.lsq0.loadToUse::150-159 1755.1383130000002
system.switch_cpus.lsq0.loadToUse::160-169 632.2566669999999
system.switch_cpus.lsq0.loadToUse::170-179 2760.364064000001
system.switch_cpus.lsq0.loadToUse::180-189 1045.704411
system.switch_cpus.lsq0.loadToUse::190-199 808.806973
system.switch_cpus.lsq0.loadToUse::200-209 1176.4700919999998
system.switch_cpus.lsq0.loadToUse::210-219 777.3254820000001
system.switch_cpus.lsq0.loadToUse::220-229 568.315039
system.switch_cpus.lsq0.loadToUse::230-239 455.183131
system.switch_cpus.lsq0.loadToUse::240-249 403.87544099999997
system.switch_cpus.lsq0.loadToUse::250-259 417.737768
system.switch_cpus.lsq0.loadToUse::260-269 528.118334
system.switch_cpus.lsq0.loadToUse::270-279 606.0707179999999
system.switch_cpus.lsq0.loadToUse::280-289 625.12367
system.switch_cpus.lsq0.loadToUse::290-299 542.87689
system.switch_cpus.lsq0.loadToUse::overflows 59149.420934
system.switch_cpus.lsq0.loadToUse::min_value 1.0004259999999998
system.switch_cpus.lsq0.loadToUse::max_value 1405.944376
system.switch_cpus.lsq0.loadToUse::total 27146942.792074997
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 32830289065.8795
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 32830289065.8795
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 32830289065.8795
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 32830289065.8795
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 32830289065.8795
system.switch_cpus.rename.squashCycles 2211341.3270269996
system.switch_cpus.rename.idleCycles 24688556.121873002
system.switch_cpus.rename.blockCycles 6499368.661407
system.switch_cpus.rename.serializeStallCycles 727815.0585449999
system.switch_cpus.rename.runCycles 28980711.768222
system.switch_cpus.rename.unblockCycles 2542379.2233500006
system.switch_cpus.rename.renamedInsts 191429219.216567
system.switch_cpus.rename.ROBFullEvents 1035.433197
system.switch_cpus.rename.IQFullEvents 1354342.0083250003
system.switch_cpus.rename.LQFullEvents 5519.388293000001
system.switch_cpus.rename.SQFullEvents 1066199.863362
system.switch_cpus.rename.renamedOperands 219719910.090439
system.switch_cpus.rename.lookups 342848062.997461
system.switch_cpus.rename.intLookups 234837293.198231
system.switch_cpus.rename.vecLookups 8857743.974701
system.switch_cpus.rename.vecPredLookups 1902.2020149999996
system.switch_cpus.rename.committedMaps 123009346.828496
system.switch_cpus.rename.undoneMaps 96710637.716469
system.switch_cpus.rename.serializing 13861.182482000002
system.switch_cpus.rename.tempSerializing 5.791617
system.switch_cpus.rename.skidInsts 3838223.060367
system.switch_cpus.rob.reads 232029672.52975896
system.switch_cpus.rob.writes 359423074.4821591
system.switch_cpus.rob.squashedLoads 18880479.21979
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 5689795.468405999
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000001.215998
system.switch_cpus.thread_0.numOps 108371311.45812298
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 76762.480958
system.tol2bus.transDist::WritebackDirty 56082.473451000005
system.tol2bus.transDist::CleanEvict 64009.194669
system.tol2bus.transDist::UpgradeReq 4.229738000000001
system.tol2bus.transDist::UpgradeResp 4.229738000000001
system.tol2bus.transDist::ReadExReq 23359.026852999992
system.tol2bus.transDist::ReadExResp 23359.026852999992
system.tol2bus.transDist::ReadCleanReq 180.61516899999998
system.tol2bus.transDist::ReadSharedReq 76581.89607999999
system.tol2bus.transDist::InvalidateReq 1769.997143
system.tol2bus.transDist::InvalidateResp 1769.997143
system.tol2bus.pktCount::total 304180.65645999997
system.tol2bus.pktSize::total 9309240.811135998
system.tol2bus.snoops 19722.966008000003
system.tol2bus.snoopTraffic 689150.5610880001
system.tol2bus.snoopFanout::samples 121613.341682
system.tol2bus.snoopFanout::mean 0.0006153905480000001
system.tol2bus.snoopFanout::stdev 0.016195816494
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 121526.561742
system.tol2bus.snoopFanout::1 86.77994000000001
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.764792
system.tol2bus.snoopFanout::total 121613.341682
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 32830289065.8795
system.tol2bus.reqLayer0.occupancy 146485699.4325
system.tol2bus.reqLayer0.utilization 0.0
system.tol2bus.respLayer0.occupancy 271185.88911299995
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 150798373.52785903
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 202290.30042699998
system.tol2bus.snoop_filter.hitSingleRequests 100396.849717
system.tol2bus.snoop_filter.hitMultiRequests 29.383520000000004
system.tol2bus.snoop_filter.totSnoops 55.302099999999996
system.tol2bus.snoop_filter.hitSingleSnoops 55.302099999999996
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999999999999999
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.tags.ageTaskId_1024::0 1.261597
system.l2.tags.ageTaskId_1024::4 9855.456008000001
system.switch_cpus.fetch.pendingTrapStallCycles 82.293795
system.l2.ReadExReq.misses::cpu.data 0.39525600000000005
system.l2.ReadExReq.accesses::cpu.data 0.39525600000000005
system.l2.ReadExReq.missRate::cpu.data 0.32186000000000003
system.mem_ctrls.dram.bytesPerActivate::64-79 1.52295
system.mem_ctrls.dram.bytesPerActivate::128-143 0.28968
system.l2.demandHits::switch_cpus.inst 14.258250999999998
system.l2.overallHits::switch_cpus.inst 14.258250999999998
system.l2.writebacks::writebacks 10762.808161
system.l2.writebacks::total 10762.808161
system.l2.CleanEvict.mshrMisses::writebacks 0.48635700000000004
system.l2.CleanEvict.mshrMisses::total 0.48635700000000004
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.ReadCleanReq.hits::switch_cpus.inst 14.258250999999998
system.l2.ReadCleanReq.hits::total 14.258250999999998
system.l2.WritebackClean.hits::writebacks 20.883929000000002
system.l2.WritebackClean.hits::total 20.883929000000002
system.l2.WritebackClean.accesses::writebacks 20.883929000000002
system.l2.WritebackClean.accesses::total 20.883929000000002
system.mem_ctrls.avgPriority_writebacks::samples 10762.808161
system.mem_ctrls.rdPerTurnAround::samples 669.387209
system.mem_ctrls.rdPerTurnAround::mean 111.17258433123999
system.mem_ctrls.rdPerTurnAround::gmean 9.102086403696
system.mem_ctrls.rdPerTurnAround::stdev 230.490433948043
system.mem_ctrls.rdPerTurnAround::0-2047 506.137482
system.mem_ctrls.rdPerTurnAround::2048-4095 0.039526
system.mem_ctrls.rdPerTurnAround::6144-8191 0.014716
system.mem_ctrls.rdPerTurnAround::34816-36863 0.014716
system.mem_ctrls.rdPerTurnAround::total 669.387209
system.mem_ctrls.wrPerTurnAround::samples 669.387209
system.mem_ctrls.wrPerTurnAround::mean 1.167062323588
system.mem_ctrls.wrPerTurnAround::gmean 1.166298624103
system.mem_ctrls.wrPerTurnAround::stdev 0.035514776825
system.mem_ctrls.wrPerTurnAround::16 648.7091909999999
system.mem_ctrls.wrPerTurnAround::17 2.872406
system.mem_ctrls.wrPerTurnAround::18 10.227913
system.mem_ctrls.wrPerTurnAround::19 4.2496920000000005
system.mem_ctrls.wrPerTurnAround::20 2.124479
system.mem_ctrls.wrPerTurnAround::21 1.0513839999999999
system.mem_ctrls.wrPerTurnAround::22 0.103071
system.mem_ctrls.wrPerTurnAround::23 0.034357
system.mem_ctrls.wrPerTurnAround::24 0.014716
system.mem_ctrls.wrPerTurnAround::total 669.387209
system.mem_ctrls.requestorWriteBytes::writebacks 688704.2650239998
system.mem_ctrls.requestorWriteRate::writebacks 13490956.915077105
system.mem_ctrls.requestorWriteAccesses::writebacks 10762.808161
system.mem_ctrls.requestorWriteTotalLat::writebacks 41612228690.21775
system.mem_ctrls.requestorWriteAvgLat::writebacks 1564204.22395005
system.mem_ctrls.dram.bytesWritten::writebacks 688819.722304
system.mem_ctrls.dram.bytesWritten::total 688819.722304
system.mem_ctrls.dram.numWrites::writebacks 10762.808161
system.mem_ctrls.dram.numWrites::total 10762.808161
system.mem_ctrls.dram.bwWrite::writebacks 13494128.796771
system.mem_ctrls.dram.bwWrite::total 13494128.796771
system.mem_ctrls.dram.bwTotal::writebacks 13494128.796771
system.membus.transDist::WritebackDirty 10762.808161
system.membus.transDist::CleanEvict 8900.4965
system.switch_cpus.commit.commitNonSpecStalls 30.416739
system.tol2bus.transDist::WritebackClean 20.883929000000002
system.l2.UpgradeReq.misses::switch_cpus.data 0.279051
system.l2.UpgradeReq.misses::total 0.279051
system.l2.UpgradeReq.missRate::switch_cpus.data 0.022865271721000002
system.l2.UpgradeReq.missRate::total 0.022865271721000002
system.l2.UpgradeReq.mshrMisses::switch_cpus.data 0.279051
system.l2.UpgradeReq.mshrMisses::total 0.279051
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data 5669.952499999999
system.l2.UpgradeReq.mshrMissLatency::total 5669.952499999999
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data 0.022865271721000002
system.l2.UpgradeReq.mshrMissRate::total 0.022865271721000002
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data 3674.5434999999998
system.l2.UpgradeReq.avgMshrMissLatency::total 3674.5434999999998
system.membus.transDist::UpgradeReq 0.29869199999999996
system.mem_ctrls.rdPerTurnAround::0-1023 162.71461
system.mem_ctrls.rdPerTurnAround::1024-2047 0.18856699999999998
system.mem_ctrls.rdPerTurnAround::2048-3071 0.161083
system.mem_ctrls.rdPerTurnAround::3072-4095 0.019641
system.mem_ctrls.rdPerTurnAround::4096-5119 0.019641
system.mem_ctrls.rdPerTurnAround::5120-6143 0.019641
system.mem_ctrls.rdPerTurnAround::24576-25599 0.019641
system.mem_ctrls.rdPerTurnAround::36864-38911 0.012405
system.switch_cpus.rename.matLookups 0.012405
system.mem_ctrls.rdPerTurnAround::30720-31743 0.02554
CPI 0.656605773529687
