{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 13:11:30 2019 " "Info: Processing started: Sat Nov 30 13:11:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mod_16 -c mod_16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mod_16 -c mod_16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "state\[2\] " "Info: Detected ripple clock \"state\[2\]\" as buffer" {  } { { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register counter\[0\] counter\[3\] 420.17 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 420.17 MHz between source register \"counter\[0\]\" and destination register \"counter\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.336 ns + Longest register register " "Info: + Longest register to register delay is 1.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[0\] 1 REG LCFF_X23_Y1_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[0] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns counter\[1\]~4 2 COMB LCCOMB_X23_Y1_N2 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X23_Y1_N2; Fanout = 2; COMB Node = 'counter\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { counter[0] counter[1]~4 } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns counter\[1\]~6 3 COMB LCCOMB_X23_Y1_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X23_Y1_N4; Fanout = 2; COMB Node = 'counter\[1\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[1]~4 counter[1]~6 } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns counter\[2\]~8 4 COMB LCCOMB_X23_Y1_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X23_Y1_N6; Fanout = 1; COMB Node = 'counter\[2\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter[1]~6 counter[2]~8 } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.252 ns counter\[3\]~9 5 COMB LCCOMB_X23_Y1_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.252 ns; Loc. = LCCOMB_X23_Y1_N8; Fanout = 1; COMB Node = 'counter\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter[2]~8 counter[3]~9 } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.336 ns counter\[3\] 6 REG LCFF_X23_Y1_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.336 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter[3]~9 counter[3] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.029 ns ( 77.02 % ) " "Info: Total cell delay = 1.029 ns ( 77.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 22.98 % ) " "Info: Total interconnect delay = 0.307 ns ( 22.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { counter[0] counter[1]~4 counter[1]~6 counter[2]~8 counter[3]~9 counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.336 ns" { counter[0] {} counter[1]~4 {} counter[1]~6 {} counter[2]~8 {} counter[3]~9 {} counter[3] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.391 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.787 ns) 3.225 ns state\[2\] 2 REG LCFF_X40_Y18_N17 3 " "Info: 2: + IC(1.439 ns) + CELL(0.787 ns) = 3.225 ns; Loc. = LCFF_X40_Y18_N17; Fanout = 3; REG Node = 'state\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk state[2] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.000 ns) 4.818 ns state\[2\]~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.593 ns) + CELL(0.000 ns) = 4.818 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'state\[2\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { state[2] state[2]~clkctrl } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.391 ns counter\[3\] 4 REG LCFF_X23_Y1_N9 2 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.391 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { state[2]~clkctrl counter[3] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.35 % ) " "Info: Total cell delay = 2.323 ns ( 36.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.068 ns ( 63.65 % ) " "Info: Total interconnect delay = 4.068 ns ( 63.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[3] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.391 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.787 ns) 3.225 ns state\[2\] 2 REG LCFF_X40_Y18_N17 3 " "Info: 2: + IC(1.439 ns) + CELL(0.787 ns) = 3.225 ns; Loc. = LCFF_X40_Y18_N17; Fanout = 3; REG Node = 'state\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk state[2] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.000 ns) 4.818 ns state\[2\]~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.593 ns) + CELL(0.000 ns) = 4.818 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'state\[2\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { state[2] state[2]~clkctrl } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.391 ns counter\[0\] 4 REG LCFF_X23_Y1_N1 3 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.391 ns; Loc. = LCFF_X23_Y1_N1; Fanout = 3; REG Node = 'counter\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { state[2]~clkctrl counter[0] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.35 % ) " "Info: Total cell delay = 2.323 ns ( 36.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.068 ns ( 63.65 % ) " "Info: Total interconnect delay = 4.068 ns ( 63.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[3] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.336 ns" { counter[0] counter[1]~4 counter[1]~6 counter[2]~8 counter[3]~9 counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.336 ns" { counter[0] {} counter[1]~4 {} counter[1]~6 {} counter[2]~8 {} counter[3]~9 {} counter[3] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[3] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[0] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { counter[3] {} } {  } {  } "" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "counter\[3\] DIR clk -1.740 ns register " "Info: tsu for register \"counter\[3\]\" (data pin = \"DIR\", clock pin = \"clk\") is -1.740 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.687 ns + Longest pin register " "Info: + Longest pin to register delay is 4.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns DIR 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'DIR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIR } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.821 ns) + CELL(0.393 ns) 4.193 ns counter\[2\]~8 2 COMB LCCOMB_X23_Y1_N6 1 " "Info: 2: + IC(2.821 ns) + CELL(0.393 ns) = 4.193 ns; Loc. = LCCOMB_X23_Y1_N6; Fanout = 1; COMB Node = 'counter\[2\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.214 ns" { DIR counter[2]~8 } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.603 ns counter\[3\]~9 3 COMB LCCOMB_X23_Y1_N8 1 " "Info: 3: + IC(0.000 ns) + CELL(0.410 ns) = 4.603 ns; Loc. = LCCOMB_X23_Y1_N8; Fanout = 1; COMB Node = 'counter\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter[2]~8 counter[3]~9 } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.687 ns counter\[3\] 4 REG LCFF_X23_Y1_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.687 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter[3]~9 counter[3] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.866 ns ( 39.81 % ) " "Info: Total cell delay = 1.866 ns ( 39.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.821 ns ( 60.19 % ) " "Info: Total interconnect delay = 2.821 ns ( 60.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { DIR counter[2]~8 counter[3]~9 counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { DIR {} DIR~combout {} counter[2]~8 {} counter[3]~9 {} counter[3] {} } { 0.000ns 0.000ns 2.821ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.393ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.391 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.787 ns) 3.225 ns state\[2\] 2 REG LCFF_X40_Y18_N17 3 " "Info: 2: + IC(1.439 ns) + CELL(0.787 ns) = 3.225 ns; Loc. = LCFF_X40_Y18_N17; Fanout = 3; REG Node = 'state\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk state[2] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.000 ns) 4.818 ns state\[2\]~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.593 ns) + CELL(0.000 ns) = 4.818 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'state\[2\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { state[2] state[2]~clkctrl } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.391 ns counter\[3\] 4 REG LCFF_X23_Y1_N9 2 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.391 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { state[2]~clkctrl counter[3] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.35 % ) " "Info: Total cell delay = 2.323 ns ( 36.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.068 ns ( 63.65 % ) " "Info: Total interconnect delay = 4.068 ns ( 63.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[3] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { DIR counter[2]~8 counter[3]~9 counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.687 ns" { DIR {} DIR~combout {} counter[2]~8 {} counter[3]~9 {} counter[3] {} } { 0.000ns 0.000ns 2.821ns 0.000ns 0.000ns } { 0.000ns 0.979ns 0.393ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[3] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Q\[1\] counter\[1\] 10.082 ns register " "Info: tco from clock \"clk\" to destination pin \"Q\[1\]\" through register \"counter\[1\]\" is 10.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.391 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.787 ns) 3.225 ns state\[2\] 2 REG LCFF_X40_Y18_N17 3 " "Info: 2: + IC(1.439 ns) + CELL(0.787 ns) = 3.225 ns; Loc. = LCFF_X40_Y18_N17; Fanout = 3; REG Node = 'state\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk state[2] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.000 ns) 4.818 ns state\[2\]~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.593 ns) + CELL(0.000 ns) = 4.818 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'state\[2\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { state[2] state[2]~clkctrl } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.391 ns counter\[1\] 4 REG LCFF_X23_Y1_N5 3 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.391 ns; Loc. = LCFF_X23_Y1_N5; Fanout = 3; REG Node = 'counter\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { state[2]~clkctrl counter[1] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.35 % ) " "Info: Total cell delay = 2.323 ns ( 36.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.068 ns ( 63.65 % ) " "Info: Total interconnect delay = 4.068 ns ( 63.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[1] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.441 ns + Longest register pin " "Info: + Longest register to pin delay is 3.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[1\] 1 REG LCFF_X23_Y1_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y1_N5; Fanout = 3; REG Node = 'counter\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(2.808 ns) 3.441 ns Q\[1\] 2 PIN PIN_AF9 0 " "Info: 2: + IC(0.633 ns) + CELL(2.808 ns) = 3.441 ns; Loc. = PIN_AF9; Fanout = 0; PIN Node = 'Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { counter[1] Q[1] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 81.60 % ) " "Info: Total cell delay = 2.808 ns ( 81.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.633 ns ( 18.40 % ) " "Info: Total interconnect delay = 0.633 ns ( 18.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { counter[1] Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.441 ns" { counter[1] {} Q[1] {} } { 0.000ns 0.633ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[1] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.441 ns" { counter[1] Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.441 ns" { counter[1] {} Q[1] {} } { 0.000ns 0.633ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter\[3\] DIR clk 2.892 ns register " "Info: th for register \"counter\[3\]\" (data pin = \"DIR\", clock pin = \"clk\") is 2.892 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.391 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.787 ns) 3.225 ns state\[2\] 2 REG LCFF_X40_Y18_N17 3 " "Info: 2: + IC(1.439 ns) + CELL(0.787 ns) = 3.225 ns; Loc. = LCFF_X40_Y18_N17; Fanout = 3; REG Node = 'state\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.226 ns" { clk state[2] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.593 ns) + CELL(0.000 ns) 4.818 ns state\[2\]~clkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(1.593 ns) + CELL(0.000 ns) = 4.818 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'state\[2\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { state[2] state[2]~clkctrl } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.537 ns) 6.391 ns counter\[3\] 4 REG LCFF_X23_Y1_N9 2 " "Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 6.391 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { state[2]~clkctrl counter[3] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.35 % ) " "Info: Total cell delay = 2.323 ns ( 36.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.068 ns ( 63.65 % ) " "Info: Total interconnect delay = 4.068 ns ( 63.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[3] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.765 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns DIR 1 PIN PIN_C13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 5; PIN Node = 'DIR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DIR } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.552 ns) + CELL(0.150 ns) 3.681 ns counter\[3\]~9 2 COMB LCCOMB_X23_Y1_N8 1 " "Info: 2: + IC(2.552 ns) + CELL(0.150 ns) = 3.681 ns; Loc. = LCCOMB_X23_Y1_N8; Fanout = 1; COMB Node = 'counter\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.702 ns" { DIR counter[3]~9 } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.765 ns counter\[3\] 3 REG LCFF_X23_Y1_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.765 ns; Loc. = LCFF_X23_Y1_N9; Fanout = 2; REG Node = 'counter\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter[3]~9 counter[3] } "NODE_NAME" } } { "mod_16.vhd" "" { Text "C:/Labdigital/mod16/mod_16.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.213 ns ( 32.22 % ) " "Info: Total cell delay = 1.213 ns ( 32.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.552 ns ( 67.78 % ) " "Info: Total interconnect delay = 2.552 ns ( 67.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.765 ns" { DIR counter[3]~9 counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.765 ns" { DIR {} DIR~combout {} counter[3]~9 {} counter[3] {} } { 0.000ns 0.000ns 2.552ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.391 ns" { clk state[2] state[2]~clkctrl counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.391 ns" { clk {} clk~combout {} state[2] {} state[2]~clkctrl {} counter[3] {} } { 0.000ns 0.000ns 1.439ns 1.593ns 1.036ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.765 ns" { DIR counter[3]~9 counter[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.765 ns" { DIR {} DIR~combout {} counter[3]~9 {} counter[3] {} } { 0.000ns 0.000ns 2.552ns 0.000ns } { 0.000ns 0.979ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 13:11:30 2019 " "Info: Processing ended: Sat Nov 30 13:11:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
