{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663263185893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663263185894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 15 19:33:05 2022 " "Processing started: Thu Sep 15 19:33:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663263185894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263185894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON " "Command: quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263185894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663263186459 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hello_adc.qsys " "Elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263195004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:18 Progress: Loading VHDL-ING2/hello_adc.qsys " "2022.09.15.19:33:18 Progress: Loading VHDL-ING2/hello_adc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263198772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:19 Progress: Reading input file " "2022.09.15.19:33:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263199512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:19 Progress: Adding adc_control_core \[altera_modular_adc 18.1\] " "2022.09.15.19:33:19 Progress: Adding adc_control_core \[altera_modular_adc 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263199578 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Adc_control_core: Used altera_modular_adc 21.1 (instead of 18.1) " "Adc_control_core: Used altera_modular_adc 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263200093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:20 Progress: Parameterizing module adc_control_core " "2022.09.15.19:33:20 Progress: Parameterizing module adc_control_core" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263200093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:20 Progress: Adding altpll \[altpll 18.1\] " "2022.09.15.19:33:20 Progress: Adding altpll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263200096 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altpll: Used altpll 21.1 (instead of 18.1) " "Altpll: Used altpll 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263201000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:20 Progress: Parameterizing module altpll " "2022.09.15.19:33:20 Progress: Parameterizing module altpll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263201000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:21 Progress: Adding clk_50 \[clock_source 18.1\] " "2022.09.15.19:33:21 Progress: Adding clk_50 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263201003 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_50: Used clock_source 21.1 (instead of 18.1) " "Clk_50: Used clock_source 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263201099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:21 Progress: Parameterizing module clk_50 " "2022.09.15.19:33:21 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263201099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:21 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\] " "2022.09.15.19:33:21 Progress: Adding clock_bridge \[altera_clock_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263201100 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clock_bridge: Used altera_clock_bridge 21.1 (instead of 18.1) " "Clock_bridge: Used altera_clock_bridge 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263201127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:21 Progress: Parameterizing module clock_bridge " "2022.09.15.19:33:21 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263201127 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:21 Progress: Building connections " "2022.09.15.19:33:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263201128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:21 Progress: Parameterizing connections " "2022.09.15.19:33:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263201170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:21 Progress: Validating " "2022.09.15.19:33:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263201173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.09.15.19:33:22 Progress: Done reading input file " "2022.09.15.19:33:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263202270 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit. " "Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263203146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master " "Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263203147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH " "Hello_adc: Generating hello_adc \"hello_adc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263203836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\" " "Adc_control_core: \"hello_adc\" instantiated altera_modular_adc \"adc_control_core\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263206202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: \"hello_adc\" instantiated altpll \"altpll\" " "Altpll: \"hello_adc\" instantiated altpll \"altpll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263207362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hello_adc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263207415 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\" " "Control_internal: \"adc_control_core\" instantiated altera_modular_adc_control \"control_internal\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263207507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files " "Hello_adc: Done \"hello_adc\" with 5 modules, 13 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263207514 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hello_adc.qsys " "Finished elaborating Platform Designer system entity \"hello_adc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263208364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_sample_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_sample_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_sample_to_BCD-A " "Found design unit 1: adc_sample_to_BCD-A" {  } { { "adc_sample_to_BCD.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209704 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_sample_to_BCD " "Found entity 1: adc_sample_to_BCD" {  } { { "adc_sample_to_BCD.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_on.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_on.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_ON-structural " "Found design unit 1: LED_ON-structural" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209709 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_ON " "Found entity 1: LED_ON" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 afficheur-structural " "Found design unit 1: afficheur-structural" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209711 ""} { "Info" "ISGN_ENTITY_NAME" "1 afficheur " "Found entity 1: afficheur" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockM-structural " "Found design unit 1: clockM-structural" {  } { { "clock.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209713 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockM " "Found entity 1: clockM" {  } { { "clock.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_afficheur-structural " "Found design unit 1: clock_afficheur-structural" {  } { { "clock_afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/clock_afficheur.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209715 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_afficheur " "Found entity 1: clock_afficheur" {  } { { "clock_afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/clock_afficheur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "etatfeu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file etatfeu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EtatFeu-structural " "Found design unit 1: EtatFeu-structural" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209717 ""} { "Info" "ISGN_ENTITY_NAME" "1 EtatFeu " "Found entity 1: EtatFeu" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_value-structural " "Found design unit 1: max_value-structural" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209718 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_value " "Found entity 1: max_value" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "affichagetemps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file affichagetemps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AffichageTemps-structural " "Found design unit 1: AffichageTemps-structural" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209720 ""} { "Info" "ISGN_ENTITY_NAME" "1 AffichageTemps " "Found entity 1: AffichageTemps" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-description " "Found design unit 1: VGA-description" {  } { { "VGA.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209721 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerLED-structural " "Found design unit 1: registerLED-structural" {  } { { "RegisterLED.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/RegisterLED.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209723 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterLED " "Found entity 1: RegisterLED" {  } { { "RegisterLED.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/RegisterLED.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-structural " "Found design unit 1: debounce-structural" {  } { { "Button.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Button.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209724 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "Button.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_DISPLAY-structural " "Found design unit 1: VGA_DISPLAY-structural" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209728 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_display " "Found entity 1: VGA_display" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sirene.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sirene.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sirene-structural " "Found design unit 1: Sirene-structural" {  } { { "Sirene.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209730 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sirene " "Found entity 1: Sirene" {  } { { "Sirene.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level_ADC-structural " "Found design unit 1: top_level_ADC-structural" {  } { { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209731 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level_ADC " "Found entity 1: top_level_ADC" {  } { { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changementvaleur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file changementvaleur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 changementValeur-structural " "Found design unit 1: changementValeur-structural" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209732 ""} { "Info" "ISGN_ENTITY_NAME" "1 changementValeur " "Found entity 1: changementValeur" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/hello_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/hello_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc " "Found entity 1: hello_adc" {  } { { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209753 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1663263209767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hello_adc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_adc_control_core " "Found entity 1: hello_adc_adc_control_core" {  } { { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hello_adc/submodules/hello_adc_altpll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/hello_adc/submodules/hello_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 hello_adc_altpll_dffpipe_l2c " "Found entity 1: hello_adc_altpll_dffpipe_l2c" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209879 ""} { "Info" "ISGN_ENTITY_NAME" "2 hello_adc_altpll_stdsync_sv6 " "Found entity 2: hello_adc_altpll_stdsync_sv6" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209879 ""} { "Info" "ISGN_ENTITY_NAME" "3 hello_adc_altpll_altpll_5b92 " "Found entity 3: hello_adc_altpll_altpll_5b92" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209879 ""} { "Info" "ISGN_ENTITY_NAME" "4 hello_adc_altpll " "Found entity 4: hello_adc_altpll" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263209879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263209879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED_ON " "Elaborating entity \"LED_ON\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663263209963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clockM clockM:fS1 A:structural " "Elaborating entity \"clockM\" using architecture \"A:structural\" for hierarchy \"clockM:fS1\"" {  } { { "LED_ON.vhd" "fS1" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clockM clockM:fS1_25MHZ A:structural " "Elaborating entity \"clockM\" using architecture \"A:structural\" for hierarchy \"clockM:fS1_25MHZ\"" {  } { { "LED_ON.vhd" "fS1_25MHZ" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sirene Sirene:fs1_buzzer A:structural " "Elaborating entity \"Sirene\" using architecture \"A:structural\" for hierarchy \"Sirene:fs1_buzzer\"" {  } { { "LED_ON.vhd" "fs1_buzzer" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "EtatFeu EtatFeu:fs2 A:structural " "Elaborating entity \"EtatFeu\" using architecture \"A:structural\" for hierarchy \"EtatFeu:fs2\"" {  } { { "LED_ON.vhd" "fs2" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210052 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count EtatFeu.vhd(17) " "Verilog HDL or VHDL warning at EtatFeu.vhd(17): object \"count\" assigned a value but never read" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663263210053 "|LED_ON|EtatFeu:fs2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 EtatFeu.vhd(58) " "VHDL Process Statement warning at EtatFeu.vhd(58): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210054 "|LED_ON|EtatFeu:fs2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 EtatFeu.vhd(59) " "VHDL Process Statement warning at EtatFeu.vhd(59): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210054 "|LED_ON|EtatFeu:fs2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp EtatFeu.vhd(60) " "VHDL Process Statement warning at EtatFeu.vhd(60): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210054 "|LED_ON|EtatFeu:fs2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp2 EtatFeu.vhd(61) " "VHDL Process Statement warning at EtatFeu.vhd(61): signal \"temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210054 "|LED_ON|EtatFeu:fs2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 EtatFeu.vhd(63) " "VHDL Process Statement warning at EtatFeu.vhd(63): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210055 "|LED_ON|EtatFeu:fs2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dizaine EtatFeu.vhd(22) " "VHDL Process Statement warning at EtatFeu.vhd(22): inferring latch(es) for signal or variable \"dizaine\", which holds its previous value in one or more paths through the process" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263210055 "|LED_ON|EtatFeu:fs2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "unite EtatFeu.vhd(22) " "VHDL Process Statement warning at EtatFeu.vhd(22): inferring latch(es) for signal or variable \"unite\", which holds its previous value in one or more paths through the process" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263210055 "|LED_ON|EtatFeu:fs2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unite\[3\] EtatFeu.vhd(22) " "Inferred latch for \"unite\[3\]\" at EtatFeu.vhd(22)" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210057 "|LED_ON|EtatFeu:fs2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unite\[2\] EtatFeu.vhd(22) " "Inferred latch for \"unite\[2\]\" at EtatFeu.vhd(22)" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210057 "|LED_ON|EtatFeu:fs2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unite\[1\] EtatFeu.vhd(22) " "Inferred latch for \"unite\[1\]\" at EtatFeu.vhd(22)" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210057 "|LED_ON|EtatFeu:fs2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unite\[0\] EtatFeu.vhd(22) " "Inferred latch for \"unite\[0\]\" at EtatFeu.vhd(22)" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210058 "|LED_ON|EtatFeu:fs2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dizaine\[3\] EtatFeu.vhd(22) " "Inferred latch for \"dizaine\[3\]\" at EtatFeu.vhd(22)" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210058 "|LED_ON|EtatFeu:fs2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dizaine\[2\] EtatFeu.vhd(22) " "Inferred latch for \"dizaine\[2\]\" at EtatFeu.vhd(22)" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210058 "|LED_ON|EtatFeu:fs2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dizaine\[1\] EtatFeu.vhd(22) " "Inferred latch for \"dizaine\[1\]\" at EtatFeu.vhd(22)" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210058 "|LED_ON|EtatFeu:fs2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dizaine\[0\] EtatFeu.vhd(22) " "Inferred latch for \"dizaine\[0\]\" at EtatFeu.vhd(22)" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210058 "|LED_ON|EtatFeu:fs2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "max_value max_value:fs2_value A:structural " "Elaborating entity \"max_value\" using architecture \"A:structural\" for hierarchy \"max_value:fs2_value\"" {  } { { "LED_ON.vhd" "fs2_value" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210069 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stdby max_value.vhd(26) " "VHDL Process Statement warning at max_value.vhd(26): signal \"stdby\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210070 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total max_value.vhd(41) " "VHDL Process Statement warning at max_value.vhd(41): signal \"total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210071 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxV1 max_value.vhd(42) " "VHDL Process Statement warning at max_value.vhd(42): signal \"maxV1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210071 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total max_value.vhd(53) " "VHDL Process Statement warning at max_value.vhd(53): signal \"total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210071 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxV2 max_value.vhd(54) " "VHDL Process Statement warning at max_value.vhd(54): signal \"maxV2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210071 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total max_value.vhd(65) " "VHDL Process Statement warning at max_value.vhd(65): signal \"total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210071 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxV3 max_value.vhd(66) " "VHDL Process Statement warning at max_value.vhd(66): signal \"maxV3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210071 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "total max_value.vhd(77) " "VHDL Process Statement warning at max_value.vhd(77): signal \"total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210071 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "maxV4 max_value.vhd(78) " "VHDL Process Statement warning at max_value.vhd(78): signal \"maxV4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263210071 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "maxV max_value.vhd(36) " "VHDL Process Statement warning at max_value.vhd(36): inferring latch(es) for signal or variable \"maxV\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263210072 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp max_value.vhd(36) " "VHDL Process Statement warning at max_value.vhd(36): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263210072 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TAB_LED1 max_value.vhd(36) " "VHDL Process Statement warning at max_value.vhd(36): inferring latch(es) for signal or variable \"TAB_LED1\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263210073 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "TAB_LED2 max_value.vhd(36) " "VHDL Process Statement warning at max_value.vhd(36): inferring latch(es) for signal or variable \"TAB_LED2\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263210073 "|LED_ON|max_value:fs2_value"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selecBuzzer max_value.vhd(36) " "VHDL Process Statement warning at max_value.vhd(36): inferring latch(es) for signal or variable \"selecBuzzer\", which holds its previous value in one or more paths through the process" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263210073 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selecBuzzer\[1\] max_value.vhd(36) " "Inferred latch for \"selecBuzzer\[1\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210077 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selecBuzzer\[0\] max_value.vhd(36) " "Inferred latch for \"selecBuzzer\[0\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210077 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED2\[7\] max_value.vhd(36) " "Inferred latch for \"TAB_LED2\[7\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210077 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED2\[6\] max_value.vhd(36) " "Inferred latch for \"TAB_LED2\[6\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210077 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED2\[5\] max_value.vhd(36) " "Inferred latch for \"TAB_LED2\[5\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210077 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED2\[4\] max_value.vhd(36) " "Inferred latch for \"TAB_LED2\[4\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210078 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED2\[3\] max_value.vhd(36) " "Inferred latch for \"TAB_LED2\[3\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210078 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED2\[2\] max_value.vhd(36) " "Inferred latch for \"TAB_LED2\[2\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210078 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED2\[1\] max_value.vhd(36) " "Inferred latch for \"TAB_LED2\[1\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210078 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED2\[0\] max_value.vhd(36) " "Inferred latch for \"TAB_LED2\[0\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210078 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED1\[7\] max_value.vhd(36) " "Inferred latch for \"TAB_LED1\[7\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210078 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED1\[6\] max_value.vhd(36) " "Inferred latch for \"TAB_LED1\[6\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210078 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED1\[5\] max_value.vhd(36) " "Inferred latch for \"TAB_LED1\[5\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210078 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED1\[4\] max_value.vhd(36) " "Inferred latch for \"TAB_LED1\[4\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210078 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED1\[3\] max_value.vhd(36) " "Inferred latch for \"TAB_LED1\[3\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210079 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED1\[2\] max_value.vhd(36) " "Inferred latch for \"TAB_LED1\[2\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210079 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED1\[1\] max_value.vhd(36) " "Inferred latch for \"TAB_LED1\[1\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210079 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TAB_LED1\[0\] max_value.vhd(36) " "Inferred latch for \"TAB_LED1\[0\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210079 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] max_value.vhd(36) " "Inferred latch for \"temp\[3\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210079 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] max_value.vhd(36) " "Inferred latch for \"temp\[2\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210079 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] max_value.vhd(36) " "Inferred latch for \"temp\[1\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210079 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] max_value.vhd(36) " "Inferred latch for \"temp\[0\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210079 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[0\] max_value.vhd(36) " "Inferred latch for \"maxV\[0\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210079 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[1\] max_value.vhd(36) " "Inferred latch for \"maxV\[1\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210080 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[2\] max_value.vhd(36) " "Inferred latch for \"maxV\[2\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210080 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[3\] max_value.vhd(36) " "Inferred latch for \"maxV\[3\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210080 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[4\] max_value.vhd(36) " "Inferred latch for \"maxV\[4\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210080 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[5\] max_value.vhd(36) " "Inferred latch for \"maxV\[5\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210080 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[6\] max_value.vhd(36) " "Inferred latch for \"maxV\[6\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210080 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[7\] max_value.vhd(36) " "Inferred latch for \"maxV\[7\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210080 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[8\] max_value.vhd(36) " "Inferred latch for \"maxV\[8\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210080 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[9\] max_value.vhd(36) " "Inferred latch for \"maxV\[9\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210080 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[10\] max_value.vhd(36) " "Inferred latch for \"maxV\[10\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210080 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[11\] max_value.vhd(36) " "Inferred latch for \"maxV\[11\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210080 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[12\] max_value.vhd(36) " "Inferred latch for \"maxV\[12\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210081 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[13\] max_value.vhd(36) " "Inferred latch for \"maxV\[13\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210081 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[14\] max_value.vhd(36) " "Inferred latch for \"maxV\[14\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210081 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[15\] max_value.vhd(36) " "Inferred latch for \"maxV\[15\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210081 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[16\] max_value.vhd(36) " "Inferred latch for \"maxV\[16\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210081 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[17\] max_value.vhd(36) " "Inferred latch for \"maxV\[17\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210081 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[18\] max_value.vhd(36) " "Inferred latch for \"maxV\[18\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210081 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[19\] max_value.vhd(36) " "Inferred latch for \"maxV\[19\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210081 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[20\] max_value.vhd(36) " "Inferred latch for \"maxV\[20\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210081 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[21\] max_value.vhd(36) " "Inferred latch for \"maxV\[21\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210081 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[22\] max_value.vhd(36) " "Inferred latch for \"maxV\[22\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210081 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[23\] max_value.vhd(36) " "Inferred latch for \"maxV\[23\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210082 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[24\] max_value.vhd(36) " "Inferred latch for \"maxV\[24\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210082 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[25\] max_value.vhd(36) " "Inferred latch for \"maxV\[25\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210082 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[26\] max_value.vhd(36) " "Inferred latch for \"maxV\[26\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210082 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[27\] max_value.vhd(36) " "Inferred latch for \"maxV\[27\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210082 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[28\] max_value.vhd(36) " "Inferred latch for \"maxV\[28\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210082 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[29\] max_value.vhd(36) " "Inferred latch for \"maxV\[29\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210082 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[30\] max_value.vhd(36) " "Inferred latch for \"maxV\[30\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210082 "|LED_ON|max_value:fs2_value"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxV\[31\] max_value.vhd(36) " "Inferred latch for \"maxV\[31\]\" at max_value.vhd(36)" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210082 "|LED_ON|max_value:fs2_value"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "afficheur max_value:fs2_value\|afficheur:fState A:structural " "Elaborating entity \"afficheur\" using architecture \"A:structural\" for hierarchy \"max_value:fs2_value\|afficheur:fState\"" {  } { { "max_value.vhd" "fState" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210098 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultS afficheur.vhd(16) " "VHDL Process Statement warning at afficheur.vhd(16): inferring latch(es) for signal or variable \"resultS\", which holds its previous value in one or more paths through the process" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263210099 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[0\] afficheur.vhd(16) " "Inferred latch for \"resultS\[0\]\" at afficheur.vhd(16)" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210100 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[1\] afficheur.vhd(16) " "Inferred latch for \"resultS\[1\]\" at afficheur.vhd(16)" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210100 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[2\] afficheur.vhd(16) " "Inferred latch for \"resultS\[2\]\" at afficheur.vhd(16)" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210100 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[3\] afficheur.vhd(16) " "Inferred latch for \"resultS\[3\]\" at afficheur.vhd(16)" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210100 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[4\] afficheur.vhd(16) " "Inferred latch for \"resultS\[4\]\" at afficheur.vhd(16)" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210100 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[5\] afficheur.vhd(16) " "Inferred latch for \"resultS\[5\]\" at afficheur.vhd(16)" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210100 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[6\] afficheur.vhd(16) " "Inferred latch for \"resultS\[6\]\" at afficheur.vhd(16)" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210101 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultS\[7\] afficheur.vhd(16) " "Inferred latch for \"resultS\[7\]\" at afficheur.vhd(16)" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210101 "|LED_ON|max_value:fs2_value|afficheur:fState"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "top_level_ADC top_level_ADC:test_ACD A:structural " "Elaborating entity \"top_level_ADC\" using architecture \"A:structural\" for hierarchy \"top_level_ADC:test_ACD\"" {  } { { "LED_ON.vhd" "test_ACD" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cur_channel ADC.vhd(58) " "Verilog HDL or VHDL warning at ADC.vhd(58): object \"cur_channel\" assigned a value but never read" {  } { { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663263210109 "|LED_ON|top_level_ADC:test_ACD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "thousandths ADC.vhd(69) " "Verilog HDL or VHDL warning at ADC.vhd(69): object \"thousandths\" assigned a value but never read" {  } { { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663263210109 "|LED_ON|top_level_ADC:test_ACD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_sample_to_BCD top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv " "Elaborating entity \"adc_sample_to_BCD\" for hierarchy \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\"" {  } { { "ADC.vhd" "adc_sample_to_BCD_conv" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc top_level_ADC:test_ACD\|hello_adc:qsys_u0 " "Elaborating entity \"hello_adc\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\"" {  } { { "ADC.vhd" "qsys_u0" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_adc_control_core top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core " "Elaborating entity \"hello_adc_adc_control_core\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\"" {  } { { "db/ip/hello_adc/hello_adc.v" "adc_control_core" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "control_internal" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210153 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663263210155 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210209 ""}  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263210209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263210624 ""}  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263210624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263210733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263210756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_fefifo_c6e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263210772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263210832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_fefifo_c6e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263210910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263210970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263210970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263210994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_altpll:altpll " "Elaborating entity \"hello_adc_altpll\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\"" {  } { { "db/ip/hello_adc/hello_adc.v" "altpll" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_stdsync_sv6 top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2 " "Elaborating entity \"hello_adc_altpll_stdsync_sv6\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "stdsync2" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_dffpipe_l2c top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"hello_adc_altpll_dffpipe_l2c\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_stdsync_sv6:stdsync2\|hello_adc_altpll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "dffpipe3" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hello_adc_altpll_altpll_5b92 top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1 " "Elaborating entity \"hello_adc_altpll_altpll_5b92\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_altpll:altpll\|hello_adc_altpll_altpll_5b92:sd1\"" {  } { { "db/ip/hello_adc/submodules/hello_adc_altpll.v" "sd1" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller top_level_ADC:test_ACD\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/hello_adc/hello_adc.v" "rst_controller" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer top_level_ADC:test_ACD\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer top_level_ADC:test_ACD\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/hello_adc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AffichageTemps AffichageTemps:fs3_Temps A:structural " "Elaborating entity \"AffichageTemps\" using architecture \"A:structural\" for hierarchy \"AffichageTemps:fs3_Temps\"" {  } { { "LED_ON.vhd" "fs3_Temps" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211083 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stdby AffichageTemps.vhd(18) " "VHDL Process Statement warning at AffichageTemps.vhd(18): signal \"stdby\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211084 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable1 AffichageTemps.vhd(16) " "VHDL Process Statement warning at AffichageTemps.vhd(16): inferring latch(es) for signal or variable \"enable1\", which holds its previous value in one or more paths through the process" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263211084 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable2 AffichageTemps.vhd(16) " "VHDL Process Statement warning at AffichageTemps.vhd(16): inferring latch(es) for signal or variable \"enable2\", which holds its previous value in one or more paths through the process" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263211084 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable2 AffichageTemps.vhd(16) " "Inferred latch for \"enable2\" at AffichageTemps.vhd(16)" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211084 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable1 AffichageTemps.vhd(16) " "Inferred latch for \"enable1\" at AffichageTemps.vhd(16)" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211084 "|LED_ON|AffichageTemps:fs3_Temps"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "changementValeur changementValeur:change A:structural " "Elaborating entity \"changementValeur\" using architecture \"A:structural\" for hierarchy \"changementValeur:change\"" {  } { { "LED_ON.vhd" "change" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211092 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ChangementValeur.vhd(25) " "VHDL Process Statement warning at ChangementValeur.vhd(25): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211093 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ChangementValeur.vhd(26) " "VHDL Process Statement warning at ChangementValeur.vhd(26): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211093 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ChangementValeur.vhd(29) " "VHDL Process Statement warning at ChangementValeur.vhd(29): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211093 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ChangementValeur.vhd(32) " "VHDL Process Statement warning at ChangementValeur.vhd(32): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211093 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ChangementValeur.vhd(35) " "VHDL Process Statement warning at ChangementValeur.vhd(35): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211093 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp ChangementValeur.vhd(38) " "VHDL Process Statement warning at ChangementValeur.vhd(38): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211094 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp ChangementValeur.vhd(20) " "VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263211094 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dizaine ChangementValeur.vhd(20) " "VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable \"dizaine\", which holds its previous value in one or more paths through the process" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263211094 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "unites ChangementValeur.vhd(20) " "VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable \"unites\", which holds its previous value in one or more paths through the process" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263211094 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out1 ChangementValeur.vhd(20) " "VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable \"out1\", which holds its previous value in one or more paths through the process" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263211094 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out2 ChangementValeur.vhd(20) " "VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable \"out2\", which holds its previous value in one or more paths through the process" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263211094 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out3 ChangementValeur.vhd(20) " "VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable \"out3\", which holds its previous value in one or more paths through the process" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263211095 "|LED_ON|changementValeur:change"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out4 ChangementValeur.vhd(20) " "VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable \"out4\", which holds its previous value in one or more paths through the process" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1663263211095 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[0\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[0\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[1\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[1\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[2\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[2\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[3\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[3\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[4\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[4\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[5\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[5\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[6\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[6\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[7\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[7\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[8\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[8\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[9\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[9\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[10\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[10\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[11\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[11\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[12\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[12\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[13\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[13\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211097 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[14\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[14\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[15\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[15\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[16\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[16\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[17\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[17\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[18\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[18\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[19\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[19\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[20\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[20\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[21\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[21\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[22\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[22\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[23\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[23\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[24\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[24\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[25\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[25\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[26\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[26\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[27\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[27\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[28\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[28\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211098 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[29\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[29\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[30\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[30\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[31\] ChangementValeur.vhd(20) " "Inferred latch for \"out4\[31\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[0\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[1\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[2\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[3\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[4\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[4\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[5\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[5\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[6\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[6\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[7\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[7\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[8\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[8\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[9\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[9\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[10\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[10\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211099 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[11\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[11\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[12\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[12\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[13\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[13\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[14\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[14\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[15\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[15\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[16\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[16\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[17\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[17\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[18\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[18\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[19\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[19\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[20\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[20\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[21\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[21\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[22\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[22\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[23\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[23\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[24\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[24\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[25\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[25\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211100 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[26\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[26\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[27\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[27\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[28\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[28\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[29\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[29\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[30\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[30\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[31\] ChangementValeur.vhd(20) " "Inferred latch for \"out3\[31\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[0\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[1\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[2\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[3\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[4\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[4\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[5\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[5\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[6\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[6\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[7\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[7\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211101 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[8\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[8\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[9\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[9\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[10\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[10\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[11\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[11\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[12\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[12\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[13\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[13\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[14\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[14\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[15\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[15\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[16\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[16\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[17\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[17\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[18\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[18\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[19\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[19\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[20\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[20\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[21\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[21\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[22\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[22\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211102 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[23\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[23\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[24\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[24\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[25\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[25\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[26\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[26\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[27\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[27\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[28\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[28\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[29\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[29\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[30\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[30\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[31\] ChangementValeur.vhd(20) " "Inferred latch for \"out2\[31\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[0\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[1\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[2\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[3\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[4\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[4\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211103 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[5\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[5\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[6\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[6\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[7\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[7\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[8\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[8\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[9\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[9\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[10\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[10\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[11\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[11\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[12\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[12\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[13\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[13\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[14\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[14\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[15\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[15\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[16\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[16\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[17\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[17\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[18\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[18\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[19\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[19\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[20\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[20\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211104 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[21\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[21\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[22\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[22\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[23\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[23\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[24\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[24\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[25\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[25\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[26\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[26\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[27\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[27\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[28\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[28\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[29\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[29\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[30\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[30\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[31\] ChangementValeur.vhd(20) " "Inferred latch for \"out1\[31\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unites\[3\] ChangementValeur.vhd(20) " "Inferred latch for \"unites\[3\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unites\[2\] ChangementValeur.vhd(20) " "Inferred latch for \"unites\[2\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unites\[1\] ChangementValeur.vhd(20) " "Inferred latch for \"unites\[1\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211105 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "unites\[0\] ChangementValeur.vhd(20) " "Inferred latch for \"unites\[0\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dizaine\[3\] ChangementValeur.vhd(20) " "Inferred latch for \"dizaine\[3\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dizaine\[2\] ChangementValeur.vhd(20) " "Inferred latch for \"dizaine\[2\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dizaine\[1\] ChangementValeur.vhd(20) " "Inferred latch for \"dizaine\[1\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dizaine\[0\] ChangementValeur.vhd(20) " "Inferred latch for \"dizaine\[0\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[0\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[1\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[2\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[3\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[4\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[5\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[6\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[7\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[8\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[9\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[10\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211106 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[11\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[12\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[13\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[14\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[15\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[16\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[17\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[18\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[19\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[20\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[21\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[22\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[23\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[24\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[25\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211107 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[26\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211108 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[27\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211108 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[28\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211108 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[29\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211108 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[30\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211108 "|LED_ON|changementValeur:change"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] ChangementValeur.vhd(20) " "Inferred latch for \"temp\[31\]\" at ChangementValeur.vhd(20)" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263211108 "|LED_ON|changementValeur:change"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterLED RegisterLED:FSLED1 A:structural " "Elaborating entity \"RegisterLED\" using architecture \"A:structural\" for hierarchy \"RegisterLED:FSLED1\"" {  } { { "LED_ON.vhd" "FSLED1" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VGA_display VGA_display:FS4 A:structural " "Elaborating entity \"VGA_display\" using architecture \"A:structural\" for hierarchy \"VGA_display:FS4\"" {  } { { "LED_ON.vhd" "FS4" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211129 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(270) " "VHDL Process Statement warning at VGA_display.vhd(270): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211131 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(272) " "VHDL Process Statement warning at VGA_display.vhd(272): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211131 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(276) " "VHDL Process Statement warning at VGA_display.vhd(276): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 276 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211131 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(283) " "VHDL Process Statement warning at VGA_display.vhd(283): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211131 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(285) " "VHDL Process Statement warning at VGA_display.vhd(285): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211132 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(289) " "VHDL Process Statement warning at VGA_display.vhd(289): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211132 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(295) " "VHDL Process Statement warning at VGA_display.vhd(295): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211132 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(297) " "VHDL Process Statement warning at VGA_display.vhd(297): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211132 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(301) " "VHDL Process Statement warning at VGA_display.vhd(301): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211132 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(308) " "VHDL Process Statement warning at VGA_display.vhd(308): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211132 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(310) " "VHDL Process Statement warning at VGA_display.vhd(310): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211132 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(314) " "VHDL Process Statement warning at VGA_display.vhd(314): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211132 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(320) " "VHDL Process Statement warning at VGA_display.vhd(320): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 320 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211133 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(322) " "VHDL Process Statement warning at VGA_display.vhd(322): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211133 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(326) " "VHDL Process Statement warning at VGA_display.vhd(326): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211133 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(332) " "VHDL Process Statement warning at VGA_display.vhd(332): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211133 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(334) " "VHDL Process Statement warning at VGA_display.vhd(334): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211133 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(338) " "VHDL Process Statement warning at VGA_display.vhd(338): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211133 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(344) " "VHDL Process Statement warning at VGA_display.vhd(344): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211133 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(346) " "VHDL Process Statement warning at VGA_display.vhd(346): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211133 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(350) " "VHDL Process Statement warning at VGA_display.vhd(350): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211133 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(357) " "VHDL Process Statement warning at VGA_display.vhd(357): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211134 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(359) " "VHDL Process Statement warning at VGA_display.vhd(359): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211134 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(363) " "VHDL Process Statement warning at VGA_display.vhd(363): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211134 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(369) " "VHDL Process Statement warning at VGA_display.vhd(369): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211134 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(371) " "VHDL Process Statement warning at VGA_display.vhd(371): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 371 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211134 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(375) " "VHDL Process Statement warning at VGA_display.vhd(375): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211134 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(381) " "VHDL Process Statement warning at VGA_display.vhd(381): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211134 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(383) " "VHDL Process Statement warning at VGA_display.vhd(383): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211134 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(387) " "VHDL Process Statement warning at VGA_display.vhd(387): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211134 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(394) " "VHDL Process Statement warning at VGA_display.vhd(394): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211135 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(396) " "VHDL Process Statement warning at VGA_display.vhd(396): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211135 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(400) " "VHDL Process Statement warning at VGA_display.vhd(400): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211135 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(406) " "VHDL Process Statement warning at VGA_display.vhd(406): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211135 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(408) " "VHDL Process Statement warning at VGA_display.vhd(408): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 408 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211135 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(412) " "VHDL Process Statement warning at VGA_display.vhd(412): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211135 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(418) " "VHDL Process Statement warning at VGA_display.vhd(418): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211135 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(420) " "VHDL Process Statement warning at VGA_display.vhd(420): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211135 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(424) " "VHDL Process Statement warning at VGA_display.vhd(424): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 424 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211135 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(430) " "VHDL Process Statement warning at VGA_display.vhd(430): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211135 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(432) " "VHDL Process Statement warning at VGA_display.vhd(432): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211136 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(436) " "VHDL Process Statement warning at VGA_display.vhd(436): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211136 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(446) " "VHDL Process Statement warning at VGA_display.vhd(446): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 446 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211136 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(448) " "VHDL Process Statement warning at VGA_display.vhd(448): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211136 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(452) " "VHDL Process Statement warning at VGA_display.vhd(452): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211136 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(458) " "VHDL Process Statement warning at VGA_display.vhd(458): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211136 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(460) " "VHDL Process Statement warning at VGA_display.vhd(460): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211136 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(464) " "VHDL Process Statement warning at VGA_display.vhd(464): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211136 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(470) " "VHDL Process Statement warning at VGA_display.vhd(470): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211137 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(472) " "VHDL Process Statement warning at VGA_display.vhd(472): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211137 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(476) " "VHDL Process Statement warning at VGA_display.vhd(476): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 476 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211137 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(483) " "VHDL Process Statement warning at VGA_display.vhd(483): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 483 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211137 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(485) " "VHDL Process Statement warning at VGA_display.vhd(485): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 485 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211137 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(489) " "VHDL Process Statement warning at VGA_display.vhd(489): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 489 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211137 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(495) " "VHDL Process Statement warning at VGA_display.vhd(495): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211137 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(497) " "VHDL Process Statement warning at VGA_display.vhd(497): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211137 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(501) " "VHDL Process Statement warning at VGA_display.vhd(501): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 501 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211137 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(507) " "VHDL Process Statement warning at VGA_display.vhd(507): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211137 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(509) " "VHDL Process Statement warning at VGA_display.vhd(509): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 509 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211138 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(513) " "VHDL Process Statement warning at VGA_display.vhd(513): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 513 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211138 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(519) " "VHDL Process Statement warning at VGA_display.vhd(519): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211138 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment2 VGA_display.vhd(521) " "VHDL Process Statement warning at VGA_display.vhd(521): signal \"segment2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211138 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment4 VGA_display.vhd(525) " "VHDL Process Statement warning at VGA_display.vhd(525): signal \"segment4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211138 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(532) " "VHDL Process Statement warning at VGA_display.vhd(532): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 532 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211138 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(534) " "VHDL Process Statement warning at VGA_display.vhd(534): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211138 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(538) " "VHDL Process Statement warning at VGA_display.vhd(538): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211138 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(544) " "VHDL Process Statement warning at VGA_display.vhd(544): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 544 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211138 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(546) " "VHDL Process Statement warning at VGA_display.vhd(546): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211139 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(550) " "VHDL Process Statement warning at VGA_display.vhd(550): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211139 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(556) " "VHDL Process Statement warning at VGA_display.vhd(556): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 556 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211139 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(558) " "VHDL Process Statement warning at VGA_display.vhd(558): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 558 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211139 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(562) " "VHDL Process Statement warning at VGA_display.vhd(562): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 562 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211139 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(569) " "VHDL Process Statement warning at VGA_display.vhd(569): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 569 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211139 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(571) " "VHDL Process Statement warning at VGA_display.vhd(571): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211139 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(575) " "VHDL Process Statement warning at VGA_display.vhd(575): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211139 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(581) " "VHDL Process Statement warning at VGA_display.vhd(581): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211139 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(583) " "VHDL Process Statement warning at VGA_display.vhd(583): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211139 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(587) " "VHDL Process Statement warning at VGA_display.vhd(587): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211140 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(593) " "VHDL Process Statement warning at VGA_display.vhd(593): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 593 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211140 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(595) " "VHDL Process Statement warning at VGA_display.vhd(595): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211140 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(599) " "VHDL Process Statement warning at VGA_display.vhd(599): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211140 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(605) " "VHDL Process Statement warning at VGA_display.vhd(605): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211140 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment VGA_display.vhd(607) " "VHDL Process Statement warning at VGA_display.vhd(607): signal \"segment\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211140 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment3 VGA_display.vhd(611) " "VHDL Process Statement warning at VGA_display.vhd(611): signal \"segment3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211140 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(622) " "VHDL Process Statement warning at VGA_display.vhd(622): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211141 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(625) " "VHDL Process Statement warning at VGA_display.vhd(625): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211141 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(628) " "VHDL Process Statement warning at VGA_display.vhd(628): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 628 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211141 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(631) " "VHDL Process Statement warning at VGA_display.vhd(631): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211141 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(634) " "VHDL Process Statement warning at VGA_display.vhd(634): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211141 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(640) " "VHDL Process Statement warning at VGA_display.vhd(640): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211142 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(643) " "VHDL Process Statement warning at VGA_display.vhd(643): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 643 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211142 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(646) " "VHDL Process Statement warning at VGA_display.vhd(646): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 646 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211142 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(649) " "VHDL Process Statement warning at VGA_display.vhd(649): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 649 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211142 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(652) " "VHDL Process Statement warning at VGA_display.vhd(652): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211142 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(658) " "VHDL Process Statement warning at VGA_display.vhd(658): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 658 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211142 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(661) " "VHDL Process Statement warning at VGA_display.vhd(661): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 661 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211142 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(664) " "VHDL Process Statement warning at VGA_display.vhd(664): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211142 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(667) " "VHDL Process Statement warning at VGA_display.vhd(667): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211142 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(670) " "VHDL Process Statement warning at VGA_display.vhd(670): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 670 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211143 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(680) " "VHDL Process Statement warning at VGA_display.vhd(680): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211143 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(687) " "VHDL Process Statement warning at VGA_display.vhd(687): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 687 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211146 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(696) " "VHDL Process Statement warning at VGA_display.vhd(696): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 696 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211146 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(699) " "VHDL Process Statement warning at VGA_display.vhd(699): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 699 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211146 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(718) " "VHDL Process Statement warning at VGA_display.vhd(718): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211148 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(721) " "VHDL Process Statement warning at VGA_display.vhd(721): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 721 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211148 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(724) " "VHDL Process Statement warning at VGA_display.vhd(724): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 724 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211149 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(727) " "VHDL Process Statement warning at VGA_display.vhd(727): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 727 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211149 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(730) " "VHDL Process Statement warning at VGA_display.vhd(730): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 730 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211149 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(736) " "VHDL Process Statement warning at VGA_display.vhd(736): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 736 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211149 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(739) " "VHDL Process Statement warning at VGA_display.vhd(739): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 739 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211149 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(742) " "VHDL Process Statement warning at VGA_display.vhd(742): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 742 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211149 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(745) " "VHDL Process Statement warning at VGA_display.vhd(745): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211149 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(748) " "VHDL Process Statement warning at VGA_display.vhd(748): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211149 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(754) " "VHDL Process Statement warning at VGA_display.vhd(754): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 754 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211150 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(757) " "VHDL Process Statement warning at VGA_display.vhd(757): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 757 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211150 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(760) " "VHDL Process Statement warning at VGA_display.vhd(760): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 760 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211150 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(763) " "VHDL Process Statement warning at VGA_display.vhd(763): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 763 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211150 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(766) " "VHDL Process Statement warning at VGA_display.vhd(766): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 766 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211150 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(773) " "VHDL Process Statement warning at VGA_display.vhd(773): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 773 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211150 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(776) " "VHDL Process Statement warning at VGA_display.vhd(776): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 776 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211150 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(786) " "VHDL Process Statement warning at VGA_display.vhd(786): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 786 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211152 "|LED_ON|VGA_display:FS4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segment5 VGA_display.vhd(793) " "VHDL Process Statement warning at VGA_display.vhd(793): signal \"segment5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 793 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1663263211153 "|LED_ON|VGA_display:FS4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA_display:FS4\|VGA:VGA_Sub " "Elaborating entity \"VGA\" for hierarchy \"VGA_display:FS4\|VGA:VGA_Sub\"" {  } { { "VGA_display.vhd" "VGA_Sub" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263211247 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[1\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[1\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[0\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[0\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[2\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[2\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[3\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[3\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211549 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[4\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[4\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211550 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[5\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[5\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211550 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "max_value:fs2_value\|afficheur:fState\|resultS\[6\] " "LATCH primitive \"max_value:fs2_value\|afficheur:fState\|resultS\[6\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211550 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_unite_feu1\|resultS\[1\] " "LATCH primitive \"afficheur:fs3_affichage_unite_feu1\|resultS\[1\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_unite_feu1\|resultS\[0\] " "LATCH primitive \"afficheur:fs3_affichage_unite_feu1\|resultS\[0\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_unite_feu1\|resultS\[2\] " "LATCH primitive \"afficheur:fs3_affichage_unite_feu1\|resultS\[2\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_unite_feu1\|resultS\[3\] " "LATCH primitive \"afficheur:fs3_affichage_unite_feu1\|resultS\[3\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_unite_feu1\|resultS\[4\] " "LATCH primitive \"afficheur:fs3_affichage_unite_feu1\|resultS\[4\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_unite_feu1\|resultS\[5\] " "LATCH primitive \"afficheur:fs3_affichage_unite_feu1\|resultS\[5\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_unite_feu1\|resultS\[6\] " "LATCH primitive \"afficheur:fs3_affichage_unite_feu1\|resultS\[6\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[1\] " "LATCH primitive \"afficheur:fs3_affichage_dizaine_feu1\|resultS\[1\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[0\] " "LATCH primitive \"afficheur:fs3_affichage_dizaine_feu1\|resultS\[0\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211551 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[2\] " "LATCH primitive \"afficheur:fs3_affichage_dizaine_feu1\|resultS\[2\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[3\] " "LATCH primitive \"afficheur:fs3_affichage_dizaine_feu1\|resultS\[3\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[4\] " "LATCH primitive \"afficheur:fs3_affichage_dizaine_feu1\|resultS\[4\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[5\] " "LATCH primitive \"afficheur:fs3_affichage_dizaine_feu1\|resultS\[5\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211552 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "afficheur:fs3_affichage_dizaine_feu1\|resultS\[6\] " "LATCH primitive \"afficheur:fs3_affichage_dizaine_feu1\|resultS\[6\]\" is permanently enabled" {  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263211552 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 40 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 70 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 100 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 130 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 160 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 190 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 220 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 250 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 280 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 310 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 340 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"top_level_ADC:test_ACD\|hello_adc:qsys_u0\|hello_adc_adc_control_core:adc_control_core\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf" 370 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf" 42 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v" 108 0 0 } } { "db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v" 92 0 0 } } { "db/ip/hello_adc/hello_adc.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v" 44 0 0 } } { "ADC.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd" 112 0 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263211555 "|LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1663263211555 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1663263211555 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Sirene:fs1_buzzer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sirene:fs1_buzzer\|Mult0\"" {  } { { "Sirene.vhd" "Mult0" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:FS4\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:FS4\|Mult14\"" {  } { { "VGA_display.vhd" "Mult14" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 752 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:FS4\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:FS4\|Mult5\"" {  } { { "VGA_display.vhd" "Mult5" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 656 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:FS4\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:FS4\|Mult3\"" {  } { { "VGA_display.vhd" "Mult3" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 638 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:FS4\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:FS4\|Mult1\"" {  } { { "VGA_display.vhd" "Mult1" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 620 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:FS4\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:FS4\|Mult4\"" {  } { { "VGA_display.vhd" "Mult4" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 656 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "VGA_display:FS4\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"VGA_display:FS4\|Mult7\"" {  } { { "VGA_display.vhd" "Mult7" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 684 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Sirene:fs1_buzzer\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Sirene:fs1_buzzer\|Mult1\"" {  } { { "Sirene.vhd" "Mult1" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EtatFeu:fs2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EtatFeu:fs2\|Mod0\"" {  } { { "EtatFeu.vhd" "Mod0" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EtatFeu:fs2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EtatFeu:fs2\|Div0\"" {  } { { "EtatFeu.vhd" "Div0" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "changementValeur:change\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"changementValeur:change\|Mod0\"" {  } { { "ChangementValeur.vhd" "Mod0" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "changementValeur:change\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"changementValeur:change\|Div1\"" {  } { { "ChangementValeur.vhd" "Div1" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Mult0" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|Div0\"" {  } { { "adc_sample_to_BCD.vhd" "Div0" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|Div2\"" {  } { { "adc_sample_to_BCD.vhd" "Div2" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "changementValeur:change\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"changementValeur:change\|Mult0\"" {  } { { "ChangementValeur.vhd" "Mult0" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "changementValeur:change\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"changementValeur:change\|Div0\"" {  } { { "ChangementValeur.vhd" "Div0" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|Div1\"" {  } { { "adc_sample_to_BCD.vhd" "Div1" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263215343 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1663263215343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sirene:fs1_buzzer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Sirene:fs1_buzzer\|lpm_mult:Mult0\"" {  } { { "Sirene.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263215553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sirene:fs1_buzzer\|lpm_mult:Mult0 " "Instantiated megafunction \"Sirene:fs1_buzzer\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 56 " "Parameter \"LPM_WIDTHP\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 56 " "Parameter \"LPM_WIDTHR\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215554 ""}  } { { "Sirene.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263215554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gks " "Found entity 1: mult_gks" {  } { { "db/mult_gks.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_gks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263215621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263215621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:FS4\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult14\"" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 752 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263215673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:FS4\|lpm_mult:Mult14 " "Instantiated megafunction \"VGA_display:FS4\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215673 ""}  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 752 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263215673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_fgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_fgs " "Found entity 1: mult_fgs" {  } { { "db/mult_fgs.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_fgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263215719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263215719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:FS4\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult5\"" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 656 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263215736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:FS4\|lpm_mult:Mult5 " "Instantiated megafunction \"VGA_display:FS4\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215736 ""}  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 656 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263215736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bgs " "Found entity 1: mult_bgs" {  } { { "db/mult_bgs.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_bgs.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263215779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263215779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_display:FS4\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\"" {  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 684 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263215822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_display:FS4\|lpm_mult:Mult7 " "Instantiated megafunction \"VGA_display:FS4\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215822 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263215822 ""}  } { { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 684 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263215822 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:FS4\|lpm_mult:Mult7\|multcore:mult_core VGA_display:FS4\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\|multcore:mult_core\", which is child of megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 684 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263215953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:FS4\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder VGA_display:FS4\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 684 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263215983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:FS4\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] VGA_display:FS4\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 684 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263216076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7kg " "Found entity 1: add_sub_7kg" {  } { { "db/add_sub_7kg.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_7kg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263216148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263216148 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:FS4\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add VGA_display:FS4\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 684 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263216159 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:FS4\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] VGA_display:FS4\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 684 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263216192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5vg " "Found entity 1: add_sub_5vg" {  } { { "db/add_sub_5vg.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_5vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263216235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263216235 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_display:FS4\|lpm_mult:Mult7\|altshift:external_latency_ffs VGA_display:FS4\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"VGA_display:FS4\|lpm_mult:Mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "VGA_display.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd" 684 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263216266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sirene:fs1_buzzer\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Sirene:fs1_buzzer\|lpm_mult:Mult1\"" {  } { { "Sirene.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263216293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sirene:fs1_buzzer\|lpm_mult:Mult1 " "Instantiated megafunction \"Sirene:fs1_buzzer\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 25 " "Parameter \"LPM_WIDTHB\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 57 " "Parameter \"LPM_WIDTHP\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 57 " "Parameter \"LPM_WIDTHR\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216294 ""}  } { { "Sirene.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263216294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_iks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_iks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_iks " "Found entity 1: mult_iks" {  } { { "db/mult_iks.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_iks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263216341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263216341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EtatFeu:fs2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"EtatFeu:fs2\|lpm_divide:Mod0\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263216865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EtatFeu:fs2\|lpm_divide:Mod0 " "Instantiated megafunction \"EtatFeu:fs2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263216865 ""}  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263216865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263216914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263216914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263216929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263216929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263217011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263217011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263217201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263217201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263217250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263217250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263217265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263217265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EtatFeu:fs2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"EtatFeu:fs2\|lpm_divide:Div0\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263217646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EtatFeu:fs2\|lpm_divide:Div0 " "Instantiated megafunction \"EtatFeu:fs2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217646 ""}  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263217646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263217688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263217688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263217702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263217702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263217746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263217746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263217820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263217820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "changementValeur:change\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"changementValeur:change\|lpm_divide:Mod0\"" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263217837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "changementValeur:change\|lpm_divide:Mod0 " "Instantiated megafunction \"changementValeur:change\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217837 ""}  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263217837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "changementValeur:change\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"changementValeur:change\|lpm_divide:Div1\"" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263217860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "changementValeur:change\|lpm_divide:Div1 " "Instantiated megafunction \"changementValeur:change\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217860 ""}  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263217860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263217898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0 " "Instantiated megafunction \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263217899 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263217899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|multcore:mult_core top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263217918 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263217926 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263217940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_frg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_frg " "Found entity 1: add_sub_frg" {  } { { "db/add_sub_frg.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_frg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263217983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263217983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263217996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263218008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_arg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_arg " "Found entity 1: add_sub_arg" {  } { { "db/add_sub_arg.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_arg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263218055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263218055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|altshift:external_latency_ffs top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1402 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263218064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div0\"" {  } { { "adc_sample_to_BCD.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263218620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div0 " "Instantiated megafunction \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 48 " "Parameter \"LPM_WIDTHN\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263218620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263218620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263218620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263218620 ""}  } { { "adc_sample_to_BCD.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263218620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cvl " "Found entity 1: lpm_divide_cvl" {  } { { "db/lpm_divide_cvl.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_cvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263218670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263218670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_enh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263218685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263218685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6le " "Found entity 1: alt_u_div_6le" {  } { { "db/alt_u_div_6le.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_6le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263218776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263218776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\"" {  } { { "adc_sample_to_BCD.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263218988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2 " "Instantiated megafunction \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263218988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263218988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263218988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263218988 ""}  } { { "adc_sample_to_BCD.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263218988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263219028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263219028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263219041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263219041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263219060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263219060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "changementValeur:change\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"changementValeur:change\|lpm_mult:Mult0\"" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263219102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "changementValeur:change\|lpm_mult:Mult0 " "Instantiated megafunction \"changementValeur:change\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219102 ""}  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263219102 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "changementValeur:change\|lpm_mult:Mult0\|multcore:mult_core changementValeur:change\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"changementValeur:change\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"changementValeur:change\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263219121 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "changementValeur:change\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder changementValeur:change\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"changementValeur:change\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"changementValeur:change\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263219128 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "changementValeur:change\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] changementValeur:change\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"changementValeur:change\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"changementValeur:change\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263219142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_irg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_irg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_irg " "Found entity 1: add_sub_irg" {  } { { "db/add_sub_irg.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_irg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263219185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263219185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "changementValeur:change\|lpm_mult:Mult0\|altshift:external_latency_ffs changementValeur:change\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"changementValeur:change\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"changementValeur:change\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263219195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "changementValeur:change\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"changementValeur:change\|lpm_divide:Div0\"" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263219344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "changementValeur:change\|lpm_divide:Div0 " "Instantiated megafunction \"changementValeur:change\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219345 ""}  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263219345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8vl " "Found entity 1: lpm_divide_8vl" {  } { { "db/lpm_divide_8vl.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_8vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263219398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263219398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263219417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263219417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uke " "Found entity 1: alt_u_div_uke" {  } { { "db/alt_u_div_uke.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263219464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263219464 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div1\"" {  } { { "adc_sample_to_BCD.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263219583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div1 " "Instantiated megafunction \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263219583 ""}  } { { "adc_sample_to_BCD.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1663263219583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2vl " "Found entity 1: lpm_divide_2vl" {  } { { "db/lpm_divide_2vl.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_2vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263219628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263219628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_4nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263219642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263219642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ike.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ike.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ike " "Found entity 1: alt_u_div_ike" {  } { { "db/alt_u_div_ike.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ike.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663263219665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263219665 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sirene:fs1_buzzer\|lpm_mult:Mult1\|mult_iks:auto_generated\|mac_mult7 " "Synthesized away node \"Sirene:fs1_buzzer\|lpm_mult:Mult1\|mult_iks:auto_generated\|mac_mult7\"" {  } { { "db/mult_iks.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_iks.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Sirene.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 33 -1 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263220188 "|LED_ON|Sirene:fs1_buzzer|lpm_mult:Mult1|mult_iks:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sirene:fs1_buzzer\|lpm_mult:Mult1\|mult_iks:auto_generated\|mac_out8 " "Synthesized away node \"Sirene:fs1_buzzer\|lpm_mult:Mult1\|mult_iks:auto_generated\|mac_out8\"" {  } { { "db/mult_iks.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_iks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Sirene.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 33 -1 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263220188 "|LED_ON|Sirene:fs1_buzzer|lpm_mult:Mult1|mult_iks:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sirene:fs1_buzzer\|lpm_mult:Mult0\|mult_gks:auto_generated\|mac_mult7 " "Synthesized away node \"Sirene:fs1_buzzer\|lpm_mult:Mult0\|mult_gks:auto_generated\|mac_mult7\"" {  } { { "db/mult_gks.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_gks.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Sirene.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 30 -1 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263220188 "|LED_ON|Sirene:fs1_buzzer|lpm_mult:Mult0|mult_gks:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sirene:fs1_buzzer\|lpm_mult:Mult0\|mult_gks:auto_generated\|mac_out8 " "Synthesized away node \"Sirene:fs1_buzzer\|lpm_mult:Mult0\|mult_gks:auto_generated\|mac_out8\"" {  } { { "db/mult_gks.tdf" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_gks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Sirene.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd" 30 -1 0 } } { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 48 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263220188 "|LED_ON|Sirene:fs1_buzzer|lpm_mult:Mult0|mult_gks:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1663263220188 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1663263220188 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "230 " "Ignored 230 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1663263221210 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1663263221210 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1663263221210 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment\[0\] " "Inserted always-enabled tri-state buffer between \"segment\[0\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment\[1\] " "Inserted always-enabled tri-state buffer between \"segment\[1\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment\[2\] " "Inserted always-enabled tri-state buffer between \"segment\[2\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment\[3\] " "Inserted always-enabled tri-state buffer between \"segment\[3\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment\[4\] " "Inserted always-enabled tri-state buffer between \"segment\[4\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment\[5\] " "Inserted always-enabled tri-state buffer between \"segment\[5\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment\[6\] " "Inserted always-enabled tri-state buffer between \"segment\[6\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[0\] " "Inserted always-enabled tri-state buffer between \"segment2\[0\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[1\] " "Inserted always-enabled tri-state buffer between \"segment2\[1\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[2\] " "Inserted always-enabled tri-state buffer between \"segment2\[2\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[3\] " "Inserted always-enabled tri-state buffer between \"segment2\[3\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[4\] " "Inserted always-enabled tri-state buffer between \"segment2\[4\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[5\] " "Inserted always-enabled tri-state buffer between \"segment2\[5\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment2\[6\] " "Inserted always-enabled tri-state buffer between \"segment2\[6\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[0\] " "Inserted always-enabled tri-state buffer between \"segment3\[0\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[1\] " "Inserted always-enabled tri-state buffer between \"segment3\[1\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[2\] " "Inserted always-enabled tri-state buffer between \"segment3\[2\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[3\] " "Inserted always-enabled tri-state buffer between \"segment3\[3\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[4\] " "Inserted always-enabled tri-state buffer between \"segment3\[4\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[5\] " "Inserted always-enabled tri-state buffer between \"segment3\[5\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment3\[6\] " "Inserted always-enabled tri-state buffer between \"segment3\[6\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment4\[0\] " "Inserted always-enabled tri-state buffer between \"segment4\[0\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment4\[1\] " "Inserted always-enabled tri-state buffer between \"segment4\[1\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment4\[2\] " "Inserted always-enabled tri-state buffer between \"segment4\[2\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment4\[3\] " "Inserted always-enabled tri-state buffer between \"segment4\[3\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment4\[4\] " "Inserted always-enabled tri-state buffer between \"segment4\[4\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment4\[5\] " "Inserted always-enabled tri-state buffer between \"segment4\[5\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment4\[6\] " "Inserted always-enabled tri-state buffer between \"segment4\[6\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment5\[0\] " "Inserted always-enabled tri-state buffer between \"segment5\[0\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment5\[1\] " "Inserted always-enabled tri-state buffer between \"segment5\[1\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment5\[2\] " "Inserted always-enabled tri-state buffer between \"segment5\[2\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment5\[3\] " "Inserted always-enabled tri-state buffer between \"segment5\[3\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment5\[4\] " "Inserted always-enabled tri-state buffer between \"segment5\[4\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment5\[5\] " "Inserted always-enabled tri-state buffer between \"segment5\[5\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "segment5\[6\] " "Inserted always-enabled tri-state buffer between \"segment5\[6\]\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRCLK1 " "Inserted always-enabled tri-state buffer between \"SRCLK1\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SRCLK2 " "Inserted always-enabled tri-state buffer between \"SRCLK2\" and its non-tri-state driver." {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1663263221231 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1663263221231 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment\[7\] VCC pin " "The pin \"segment\[7\]\" is fed by VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment2\[7\] VCC pin " "The pin \"segment2\[7\]\" is fed by VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment3\[7\] VCC pin " "The pin \"segment3\[7\]\" is fed by VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment4\[7\] VCC pin " "The pin \"segment4\[7\]\" is fed by VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment5\[7\] VCC pin " "The pin \"segment5\[7\]\" is fed by VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment6\[0\] GND pin " "The pin \"segment6\[0\]\" is fed by GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment6\[1\] GND pin " "The pin \"segment6\[1\]\" is fed by GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment6\[2\] GND pin " "The pin \"segment6\[2\]\" is fed by GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment6\[3\] GND pin " "The pin \"segment6\[3\]\" is fed by GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment6\[4\] GND pin " "The pin \"segment6\[4\]\" is fed by GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment6\[5\] GND pin " "The pin \"segment6\[5\]\" is fed by GND" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment6\[6\] VCC pin " "The pin \"segment6\[6\]\" is fed by VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "segment6\[7\] VCC pin " "The pin \"segment6\[7\]\" is fed by VCC" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1663263221232 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1663263221232 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment\[0\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment\[1\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment\[2\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment\[3\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment\[4\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment\[5\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment\[6\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[0\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[1\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[2\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[3\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[4\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[5\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment2\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment2\[6\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[0\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[1\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[2\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[3\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[4\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[5\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment3\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment3\[6\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment4\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment4\[0\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment4\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment4\[1\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment4\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment4\[2\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment4\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment4\[3\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment4\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment4\[4\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment4\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment4\[5\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment4\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment4\[6\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment5\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment5\[0\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment5\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment5\[1\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment5\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment5\[2\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment5\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment5\[3\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment5\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment5\[4\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment5\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment5\[5\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment5\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment5\[6\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "segment5\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"segment5\[7\]\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRCLK1 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRCLK1\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SRCLK2 " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"SRCLK2\" is moved to its source" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1663263221258 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1663263221258 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "max_value:fs2_value\|TAB_LED1\[4\] max_value:fs2_value\|TAB_LED1\[1\] " "Duplicate LATCH primitive \"max_value:fs2_value\|TAB_LED1\[4\]\" merged with LATCH primitive \"max_value:fs2_value\|TAB_LED1\[1\]\"" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263221268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "max_value:fs2_value\|TAB_LED2\[5\] max_value:fs2_value\|TAB_LED1\[1\] " "Duplicate LATCH primitive \"max_value:fs2_value\|TAB_LED2\[5\]\" merged with LATCH primitive \"max_value:fs2_value\|TAB_LED1\[1\]\"" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263221268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "max_value:fs2_value\|TAB_LED2\[1\] max_value:fs2_value\|TAB_LED1\[5\] " "Duplicate LATCH primitive \"max_value:fs2_value\|TAB_LED2\[1\]\" merged with LATCH primitive \"max_value:fs2_value\|TAB_LED1\[5\]\"" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263221268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "max_value:fs2_value\|TAB_LED2\[4\] max_value:fs2_value\|TAB_LED1\[5\] " "Duplicate LATCH primitive \"max_value:fs2_value\|TAB_LED2\[4\]\" merged with LATCH primitive \"max_value:fs2_value\|TAB_LED1\[5\]\"" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1663263221268 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1663263221268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|TAB_LED1\[1\] " "Latch max_value:fs2_value\|TAB_LED1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221274 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|TAB_LED1\[2\] " "Latch max_value:fs2_value\|TAB_LED1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221274 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|TAB_LED1\[3\] " "Latch max_value:fs2_value\|TAB_LED1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221274 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221274 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|TAB_LED1\[5\] " "Latch max_value:fs2_value\|TAB_LED1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221275 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|TAB_LED2\[2\] " "Latch max_value:fs2_value\|TAB_LED2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221275 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|TAB_LED2\[3\] " "Latch max_value:fs2_value\|TAB_LED2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221275 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|selecBuzzer\[0\] " "Latch max_value:fs2_value\|selecBuzzer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221275 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|selecBuzzer\[1\] " "Latch max_value:fs2_value\|selecBuzzer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221275 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[1\] " "Latch max_value:fs2_value\|maxV\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221275 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[2\] " "Latch max_value:fs2_value\|maxV\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221275 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[9\] " "Latch max_value:fs2_value\|maxV\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221275 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[8\] " "Latch max_value:fs2_value\|maxV\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221275 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[7\] " "Latch max_value:fs2_value\|maxV\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221276 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[6\] " "Latch max_value:fs2_value\|maxV\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221276 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[5\] " "Latch max_value:fs2_value\|maxV\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221276 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[4\] " "Latch max_value:fs2_value\|maxV\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221276 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[3\] " "Latch max_value:fs2_value\|maxV\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221276 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|maxV\[0\] " "Latch max_value:fs2_value\|maxV\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA max_value:fs2_value\|counter\[31\]~reg0 " "Ports D and ENA on the latch are fed by the same signal max_value:fs2_value\|counter\[31\]~reg0" {  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221276 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[0\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221276 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[1\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221276 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[2\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221276 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[3\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221276 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[4\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changementValeur:change\|unites\[0\] " "Ports D and ENA on the latch are fed by the same signal changementValeur:change\|unites\[0\]" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221277 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[5\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221277 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_unite_feu2\|resultS\[6\] " "Latch afficheur:fs3_affichage_unite_feu2\|resultS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221277 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[0\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221277 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[1\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221277 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[2\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221277 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[3\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221277 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[4\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA changementValeur:change\|dizaine\[0\] " "Ports D and ENA on the latch are fed by the same signal changementValeur:change\|dizaine\[0\]" {  } { { "ChangementValeur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221277 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[5\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221277 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "afficheur:fs3_affichage_dizaine_feu2\|resultS\[6\] " "Latch afficheur:fs3_affichage_dizaine_feu2\|resultS\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AffichageTemps:fs3_Temps\|enable2 " "Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps\|enable2" {  } { { "AffichageTemps.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221277 ""}  } { { "afficheur.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|temp\[2\] " "Latch max_value:fs2_value\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA blocka " "Ports D and ENA on the latch are fed by the same signal blocka" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221277 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|temp\[3\] " "Latch max_value:fs2_value\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA blocka " "Ports D and ENA on the latch are fed by the same signal blocka" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221278 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "max_value:fs2_value\|temp\[1\] " "Latch max_value:fs2_value\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA blocka " "Ports D and ENA on the latch are fed by the same signal blocka" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1663263221278 ""}  } { { "max_value.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1663263221278 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v" 735 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1663263221302 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1663263221302 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EtatFeu:fs2\|temp2\[3\] EtatFeu:fs2\|temp2\[3\]~_emulated EtatFeu:fs2\|temp2\[3\]~1 " "Register \"EtatFeu:fs2\|temp2\[3\]\" is converted into an equivalent circuit using register \"EtatFeu:fs2\|temp2\[3\]~_emulated\" and latch \"EtatFeu:fs2\|temp2\[3\]~1\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663263221304 "|LED_ON|EtatFeu:fs2|temp2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EtatFeu:fs2\|temp2\[2\] EtatFeu:fs2\|temp2\[2\]~_emulated EtatFeu:fs2\|temp2\[2\]~5 " "Register \"EtatFeu:fs2\|temp2\[2\]\" is converted into an equivalent circuit using register \"EtatFeu:fs2\|temp2\[2\]~_emulated\" and latch \"EtatFeu:fs2\|temp2\[2\]~5\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663263221304 "|LED_ON|EtatFeu:fs2|temp2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EtatFeu:fs2\|temp2\[1\] EtatFeu:fs2\|temp2\[1\]~_emulated EtatFeu:fs2\|temp2\[1\]~9 " "Register \"EtatFeu:fs2\|temp2\[1\]\" is converted into an equivalent circuit using register \"EtatFeu:fs2\|temp2\[1\]~_emulated\" and latch \"EtatFeu:fs2\|temp2\[1\]~9\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663263221304 "|LED_ON|EtatFeu:fs2|temp2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EtatFeu:fs2\|temp2\[0\] EtatFeu:fs2\|temp2\[0\]~_emulated EtatFeu:fs2\|temp2\[0\]~13 " "Register \"EtatFeu:fs2\|temp2\[0\]\" is converted into an equivalent circuit using register \"EtatFeu:fs2\|temp2\[0\]~_emulated\" and latch \"EtatFeu:fs2\|temp2\[0\]~13\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663263221304 "|LED_ON|EtatFeu:fs2|temp2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EtatFeu:fs2\|temp\[2\] EtatFeu:fs2\|temp\[2\]~_emulated EtatFeu:fs2\|temp\[2\]~1 " "Register \"EtatFeu:fs2\|temp\[2\]\" is converted into an equivalent circuit using register \"EtatFeu:fs2\|temp\[2\]~_emulated\" and latch \"EtatFeu:fs2\|temp\[2\]~1\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663263221304 "|LED_ON|EtatFeu:fs2|temp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EtatFeu:fs2\|temp\[1\] EtatFeu:fs2\|temp\[1\]~_emulated EtatFeu:fs2\|temp\[1\]~5 " "Register \"EtatFeu:fs2\|temp\[1\]\" is converted into an equivalent circuit using register \"EtatFeu:fs2\|temp\[1\]~_emulated\" and latch \"EtatFeu:fs2\|temp\[1\]~5\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663263221304 "|LED_ON|EtatFeu:fs2|temp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EtatFeu:fs2\|temp\[0\] EtatFeu:fs2\|temp\[0\]~_emulated EtatFeu:fs2\|temp\[0\]~9 " "Register \"EtatFeu:fs2\|temp\[0\]\" is converted into an equivalent circuit using register \"EtatFeu:fs2\|temp\[0\]~_emulated\" and latch \"EtatFeu:fs2\|temp\[0\]~9\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663263221304 "|LED_ON|EtatFeu:fs2|temp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "EtatFeu:fs2\|temp\[3\] EtatFeu:fs2\|temp\[3\]~_emulated EtatFeu:fs2\|temp\[3\]~13 " "Register \"EtatFeu:fs2\|temp\[3\]\" is converted into an equivalent circuit using register \"EtatFeu:fs2\|temp\[3\]~_emulated\" and latch \"EtatFeu:fs2\|temp\[3\]~13\"" {  } { { "EtatFeu.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1663263221304 "|LED_ON|EtatFeu:fs2|temp[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1663263221304 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "segment\[0\]~synth " "Node \"segment\[0\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment\[1\]~synth " "Node \"segment\[1\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment\[2\]~synth " "Node \"segment\[2\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment\[3\]~synth " "Node \"segment\[3\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment\[4\]~synth " "Node \"segment\[4\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment\[5\]~synth " "Node \"segment\[5\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment\[6\]~synth " "Node \"segment\[6\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment\[7\]~synth " "Node \"segment\[7\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[0\]~synth " "Node \"segment2\[0\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[1\]~synth " "Node \"segment2\[1\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[2\]~synth " "Node \"segment2\[2\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[3\]~synth " "Node \"segment2\[3\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[4\]~synth " "Node \"segment2\[4\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[5\]~synth " "Node \"segment2\[5\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[6\]~synth " "Node \"segment2\[6\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment2\[7\]~synth " "Node \"segment2\[7\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[0\]~synth " "Node \"segment3\[0\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[1\]~synth " "Node \"segment3\[1\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[2\]~synth " "Node \"segment3\[2\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[3\]~synth " "Node \"segment3\[3\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[4\]~synth " "Node \"segment3\[4\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[5\]~synth " "Node \"segment3\[5\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[6\]~synth " "Node \"segment3\[6\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment3\[7\]~synth " "Node \"segment3\[7\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment4\[0\]~synth " "Node \"segment4\[0\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment4\[1\]~synth " "Node \"segment4\[1\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment4\[2\]~synth " "Node \"segment4\[2\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment4\[3\]~synth " "Node \"segment4\[3\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment4\[4\]~synth " "Node \"segment4\[4\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment4\[5\]~synth " "Node \"segment4\[5\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment4\[6\]~synth " "Node \"segment4\[6\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment4\[7\]~synth " "Node \"segment4\[7\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment5\[0\]~synth " "Node \"segment5\[0\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment5\[1\]~synth " "Node \"segment5\[1\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment5\[2\]~synth " "Node \"segment5\[2\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment5\[3\]~synth " "Node \"segment5\[3\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment5\[4\]~synth " "Node \"segment5\[4\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment5\[5\]~synth " "Node \"segment5\[5\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment5\[6\]~synth " "Node \"segment5\[6\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment5\[7\]~synth " "Node \"segment5\[7\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment6\[6\]~synth " "Node \"segment6\[6\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "segment6\[7\]~synth " "Node \"segment6\[7\]~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRCLK1~synth " "Node \"SRCLK1~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""} { "Warning" "WMLS_MLS_NODE_NAME" "SRCLK2~synth " "Node \"SRCLK2~synth\"" {  } { { "LED_ON.vhd" "" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263224637 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1663263224637 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1663263224861 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "61 " "61 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1663263231529 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div1\|lpm_divide_2vl:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_ike:divider\|add_sub_9_result_int\[2\]~16 " "Logic cell \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div1\|lpm_divide_2vl:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_ike:divider\|add_sub_9_result_int\[2\]~16\"" {  } { { "db/alt_u_div_ike.tdf" "add_sub_9_result_int\[2\]~16" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ike.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263231563 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div1\|lpm_divide_2vl:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_ike:divider\|add_sub_9_result_int\[1\]~18 " "Logic cell \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div1\|lpm_divide_2vl:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_ike:divider\|add_sub_9_result_int\[1\]~18\"" {  } { { "db/alt_u_div_ike.tdf" "add_sub_9_result_int\[1\]~18" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ike.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263231563 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div1\|lpm_divide_2vl:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_ike:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div1\|lpm_divide_2vl:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_ike:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_ike.tdf" "add_sub_9_result_int\[0\]~20" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ike.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263231563 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[1\]~12 " "Logic cell \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[1\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_6_result_int\[1\]~12" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263231563 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263231563 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf" 77 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263231563 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~16 " "Logic cell \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_8_result_int\[0\]~16\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_8_result_int\[0\]~16" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf" 82 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263231563 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~16 " "Logic cell \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_9_result_int\[0\]~16\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_9_result_int\[0\]~16" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf" 87 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263231563 ""} { "Info" "ISCL_SCL_CELL_NAME" "top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~16 " "Logic cell \"top_level_ADC:test_ACD\|adc_sample_to_BCD:adc_sample_to_BCD_conv\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_10_result_int\[0\]~16\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_10_result_int\[0\]~16" { Text "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1663263231563 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1663263231563 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/output_files/LED_ON.map.smsg " "Generated suppressed messages file C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/output_files/LED_ON.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263231797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1663263232310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663263232310 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6430 " "Implemented 6430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1663263232791 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1663263232791 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "50 " "Implemented 50 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1663263232791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6313 " "Implemented 6313 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1663263232791 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1663263232791 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "22 " "Implemented 22 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1663263232791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1663263232791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 387 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 387 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663263232857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 15 19:33:52 2022 " "Processing ended: Thu Sep 15 19:33:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663263232857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663263232857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663263232857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663263232857 ""}
