\t (00:00:04) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:04)     Journal start - Thu Sep 14 22:10:45 2017
\t (00:00:04)         Host=WYU User=wyu08 Pid=1788 CPUs=4
\t (00:00:04) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe D:\MyProject\SDHCAL_DAQ\PCB&Schematic\AGET_ERNI2HRS\Allegro\HardBoard\AGET_ERNI2HRS_HardBoard.brd
\t (00:00:04) 
   (00:00:04) Loading axlcore.cxt 
\t (00:00:06) Opening existing design...
\d (00:00:06) Design opened: D:/MyProject/SDHCAL_DAQ/PCB&Schematic/AGET_ERNI2HRS/Allegro/HardBoard/AGET_ERNI2HRS_HardBoard.brd
\i (00:00:06) trapsize 75
\i (00:00:06) trapsize 73
\i (00:00:07) trapsize 75
\i (00:00:07) trapsize 76
\i (00:00:07) trapsize 64
\i (00:00:07) trapsize 64
\i (00:00:08) generaledit 
\i (00:00:09) zoom in 1 
\i (00:00:09) setwindow pcb
\i (00:00:09) zoom in 1863.3 792.5
\i (00:00:10) trapsize 32
\i (00:00:10) zoom out 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom out 2025.4 666.7
\i (00:00:10) trapsize 64
\i (00:00:10) zoom out 1 
\i (00:00:10) setwindow pcb
\i (00:00:10) zoom out 2137.3 604.3
\i (00:00:10) trapsize 127
\i (00:00:11) zoom in 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom in 1865.2 769.6
\i (00:00:11) trapsize 64
\i (00:00:11) zoom in 1 
\i (00:00:11) setwindow pcb
\i (00:00:11) zoom in 1865.3 769.6
\i (00:00:11) trapsize 32
\i (00:00:12) zoom out 1 
\i (00:00:12) setwindow pcb
\i (00:00:12) zoom out 1996.9 731.5
\i (00:00:12) trapsize 64
\i (00:00:12) zoom out 1 
\i (00:00:12) setwindow pcb
\i (00:00:12) zoom out 2036.3 722.6
\i (00:00:12) trapsize 127
\i (00:00:13) zoom in 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom in 663.4 775.9
\i (00:00:13) trapsize 64
\i (00:00:13) zoom in 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom in 596.1 764.5
\i (00:00:13) trapsize 32
\i (00:00:14) zoom out 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom out 709.2 758.8
\i (00:00:14) trapsize 64
\i (00:00:15) zoom out 1 
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom out 686.4 760.2
\i (00:00:15) trapsize 127
\i (00:00:21) setwindow form.vf_vis
\i (00:00:21) FORM vf_vis 4 all_colorvisible YES 
\i (00:00:22) setwindow pcb
\i (00:00:22) zoom in 1 
\i (00:00:22) setwindow pcb
\i (00:00:22) zoom in 1922.0 780.5
\i (00:00:22) trapsize 64
\i (00:00:22) zoom in 1 
\i (00:00:22) setwindow pcb
\i (00:00:22) zoom in 1922.0 780.5
\i (00:00:22) trapsize 32
\i (00:00:22) zoom in 1 
\i (00:00:22) setwindow pcb
\i (00:00:22) zoom in 1922.0 780.6
\i (00:00:22) trapsize 16
\i (00:00:23) zoom in 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom in 1922.0 780.6
\i (00:00:23) trapsize 8
\i (00:00:23) zoom out 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom out 1907.1 791.9
\i (00:00:23) trapsize 16
\i (00:00:23) zoom out 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom out 1907.0 792.2
\i (00:00:23) trapsize 32
\i (00:00:27) setwindow form.vf_vis
\i (00:00:27) FORM vf_vis 3 all_colorvisible YES 
\i (00:00:29) FORM vf_vis 2 all_colorvisible YES 
\i (00:00:30) FORM vf_vis 2 all_colorvisible NO 
\i (00:00:30) FORM vf_vis 3 all_colorvisible NO 
\i (00:00:32) setwindow pcb
\i (00:00:32) zoom out 1 
\i (00:00:32) setwindow pcb
\i (00:00:32) zoom out 1891.1 750.2
\i (00:00:32) trapsize 64
\i (00:00:32) zoom out 1 
\i (00:00:32) setwindow pcb
\i (00:00:32) zoom out 2044.9 743.8
\i (00:00:32) trapsize 127
\i (00:00:33) zoom out 1 
\i (00:00:33) setwindow pcb
\i (00:00:33) zoom out 699.8 743.8
\i (00:00:33) trapsize 254
\i (00:00:33) zoom in 1 
\i (00:00:33) setwindow pcb
\i (00:00:33) zoom in 176.0 759.0
\i (00:00:33) trapsize 127
\i (00:00:34) zoom in 1 
\i (00:00:34) setwindow pcb
\i (00:00:34) zoom in 178.5 761.6
\i (00:00:34) trapsize 64
\i (00:00:34) zoom in 1 
\i (00:00:34) setwindow pcb
\i (00:00:34) zoom in 187.5 771.8
\i (00:00:34) trapsize 32
\i (00:00:34) zoom out 1 
\i (00:00:34) setwindow pcb
\i (00:00:34) zoom out 228.2 753.4
\i (00:00:34) trapsize 64
\i (00:00:35) zoom out 1 
\i (00:00:35) setwindow pcb
\i (00:00:35) zoom out 230.8 738.1
\i (00:00:35) trapsize 127
\i (00:00:35) zoom out 1 
\i (00:00:35) setwindow pcb
\i (00:00:35) zoom out 246.0 730.5
\i (00:00:35) trapsize 254
\i (00:00:36) zoom in 1 
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom in 2432.6 1534.0
\i (00:00:36) trapsize 127
\i (00:00:36) zoom in 1 
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom in 2432.6 1534.1
\i (00:00:36) trapsize 64
\i (00:00:36) zoom in 1 
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom in 2432.7 1534.1
\i (00:00:36) trapsize 32
\i (00:00:36) zoom in 1 
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom in 2432.7 1534.1
\i (00:00:36) trapsize 16
\i (00:00:37) zoom out 1 
\i (00:00:37) setwindow pcb
\i (00:00:37) zoom out 2434.6 1512.5
\i (00:00:37) trapsize 32
\i (00:00:37) zoom out 1 
\i (00:00:37) setwindow pcb
\i (00:00:37) zoom out 2437.2 1506.8
\i (00:00:37) trapsize 64
\i (00:00:37) zoom out 1 
\i (00:00:37) setwindow pcb
\i (00:00:37) zoom out 2465.1 1491.6
\i (00:00:37) trapsize 127
\i (00:00:37) zoom out 1 
\i (00:00:37) setwindow pcb
\i (00:00:37) zoom out 2625.4 1471.3
\i (00:00:37) trapsize 254
\i (00:00:44) status 
\i (00:00:45) generaledit 
\i (00:00:46) setwindow form.status
\i (00:00:46) FORM status drc_update  
\t (00:00:46) Running DRC, please wait...
\t (00:00:46) Performing DRC...
\t (00:00:46) Multithreaded DRC update (4 threads).
\t (00:00:46) DRC done; 64 errors detected.
\t (00:00:46) DRC done.
\i (00:00:47) FORM status drc_update  
\t (00:00:47) Running DRC, please wait...
\t (00:00:47) Performing DRC...
\t (00:00:47) Multithreaded DRC update (4 threads).
\t (00:00:47) DRC done; 64 errors detected.
\t (00:00:47) DRC done.
\i (00:00:47) FORM status drc_update  
\t (00:00:47) Running DRC, please wait...
\t (00:00:47) Performing DRC...
\t (00:00:47) Multithreaded DRC update (4 threads).
\t (00:00:47) DRC done; 64 errors detected.
\t (00:00:47) DRC done.
\i (00:00:48) FORM status drc_update  
\t (00:00:48) Running DRC, please wait...
\t (00:00:48) Performing DRC...
\t (00:00:48) Multithreaded DRC update (4 threads).
\t (00:00:48) DRC done; 64 errors detected.
\t (00:00:48) DRC done.
\i (00:00:53) FORM status done  
\i (00:00:58) setwindow pcb
\i (00:00:58) reports 'Design Rules Check (DRC) Report' 
\i (00:00:58) reports "Design Rules Check (DRC) Report"
\i (00:00:58) generaledit 
\i (00:01:01) zoom center 
\t (00:01:01) Pick center for the new display.
\i (00:01:01) pick 508.0 1512.6 
\t (00:01:01) last pick:  508.0 1512.6
\i (00:01:01) trapsize 254
\i (00:01:01) generaledit 
\i (00:01:03) zoom in 1 
\i (00:01:03) setwindow pcb
\i (00:01:03) zoom in 2295.2 467.6
\i (00:01:03) trapsize 127
\i (00:01:03) zoom in 1 
\i (00:01:03) setwindow pcb
\i (00:01:03) zoom in 2295.2 467.6
\i (00:01:03) trapsize 64
\i (00:01:03) zoom in 1 
\i (00:01:03) setwindow pcb
\i (00:01:03) zoom in 2295.2 479.1
\i (00:01:03) trapsize 32
\i (00:01:03) zoom in 1 
\i (00:01:03) setwindow pcb
\i (00:01:03) zoom in 2294.6 486.1
\i (00:01:03) trapsize 16
\i (00:01:03) zoom in 1 
\i (00:01:03) setwindow pcb
\i (00:01:03) zoom in 2293.3 489.7
\i (00:01:03) trapsize 8
\i (00:01:04) zoom center 
\t (00:01:04) Pick center for the new display.
\i (00:01:04) pick 508.0 1512.6 
\t (00:01:04) last pick:  508.0 1512.6
\i (00:01:04) trapsize 8
\i (00:01:04) generaledit 
\i (00:01:05) zoom out 1 
\i (00:01:05) setwindow pcb
\i (00:01:05) zoom out 487.4 1506.8
\i (00:01:05) trapsize 16
\i (00:01:06) zoom out 1 
\i (00:01:06) setwindow pcb
\i (00:01:06) zoom out 479.1 1505.5
\i (00:01:06) trapsize 32
\i (00:01:07) zoom in 1 
\i (00:01:07) setwindow pcb
\i (00:01:07) zoom in 517.2 1574.9
\i (00:01:07) trapsize 16
\i (00:01:14) zoom center 
\t (00:01:14) Pick center for the new display.
\i (00:01:14) pick 508.0 1512.6 
\t (00:01:14) last pick:  508.0 1512.6
\i (00:01:14) trapsize 16
\i (00:01:14) generaledit 
\i (00:01:17) zoom out 1 
\i (00:01:17) setwindow pcb
\i (00:01:17) zoom out 460.3 1524.2
\i (00:01:17) trapsize 32
\i (00:01:21) setwindow form.vf_vis
\i (00:01:21) FORM vf_vis 2 all_colorvisible YES 
\i (00:01:22) FORM vf_vis 3 all_colorvisible YES 
\i (00:01:23) FORM vf_vis 3 all_colorvisible NO 
\i (00:01:23) FORM vf_vis 2 all_colorvisible NO 
\i (00:01:25) FORM vf_vis 1 all_colorvisible NO 
\i (00:01:27) setwindow pcb
\i (00:01:27) zoom in 1 
\i (00:01:27) setwindow pcb
\i (00:01:27) zoom in 514.3 1568.1
\i (00:01:27) trapsize 16
\i (00:01:27) zoom in 1 
\i (00:01:27) setwindow pcb
\i (00:01:27) zoom in 476.8 1561.2
\i (00:01:27) trapsize 8
\i (00:01:29) zoom out 1 
\i (00:01:29) setwindow pcb
\i (00:01:29) zoom out 460.5 1559.4
\i (00:01:29) trapsize 16
\i (00:01:29) zoom out 1 
\i (00:01:29) setwindow pcb
\i (00:01:29) zoom out 450.0 1559.1
\i (00:01:29) trapsize 32
\i (00:01:29) zoom out 1 
\i (00:01:29) setwindow pcb
\i (00:01:29) zoom out 446.2 1560.5
\i (00:01:29) trapsize 64
\i (00:01:29) zoom out 1 
\i (00:01:29) setwindow pcb
\i (00:01:29) zoom out 441.0 1566.8
\i (00:01:29) trapsize 127
\i (00:01:31) zoom in 1 
\i (00:01:31) setwindow pcb
\i (00:01:31) zoom in 507.2 1813.4
\i (00:01:31) trapsize 64
\i (00:01:31) zoom in 1 
\i (00:01:31) setwindow pcb
\i (00:01:31) zoom in 507.2 1813.4
\i (00:01:31) trapsize 32
\i (00:01:31) zoom in 1 
\i (00:01:31) setwindow pcb
\i (00:01:31) zoom in 507.2 1813.4
\i (00:01:31) trapsize 16
\i (00:01:32) zoom in 1 
\i (00:01:32) setwindow pcb
\i (00:01:32) zoom in 515.2 1778.7
\i (00:01:32) trapsize 8
\i (00:01:36) zoom center 
\t (00:01:36) Pick center for the new display.
\i (00:01:36) pick 508.0 1315.7 
\t (00:01:36) last pick:  508.0 1315.7
\i (00:01:36) trapsize 8
\i (00:01:36) generaledit 
\i (00:01:43) setwindow text
\i (00:01:43) close 
\i (00:01:45) setwindow pcb
\i (00:01:45) show element 
\i (00:01:48) setwindow form.find
\i (00:01:48) FORM find all_off  
\i (00:01:49) FORM find drc_errors YES 
\i (00:01:51) setwindow pcb
\i (00:01:51) pick grid 511.1 1337.9
\t (00:01:51) last pick:  511.0 1338.0
\i (00:01:53) zoom out 1 
\i (00:01:53) setwindow pcb
\i (00:01:53) zoom out 486.8 1323.6
\i (00:01:53) trapsize 16
\i (00:01:53) zoom out 1 
\i (00:01:53) setwindow pcb
\i (00:01:53) zoom out 472.1 1321.6
\i (00:01:53) trapsize 32
\i (00:01:53) zoom out 1 
\i (00:01:53) setwindow pcb
\i (00:01:53) zoom out 446.6 1325.5
\i (00:01:53) trapsize 64
\i (00:01:53) zoom out 1 
\i (00:01:53) setwindow pcb
\i (00:01:53) zoom out 393.2 1330.6
\i (00:01:53) trapsize 127
\i (00:01:54) zoom out 1 
\i (00:01:54) setwindow pcb
\i (00:01:54) zoom out 383.1 1345.9
\i (00:01:54) trapsize 254
\i (00:01:55) zoom center 
\t (00:01:55) Pick center for the new display.
\i (00:01:55) pick 508.0 1335.4 
\t (00:01:55) last pick:  508.0 1335.4
\i (00:01:56) trapsize 254
\i (00:01:59) zoom center 
\t (00:01:59) Pick center for the new display.
\i (00:01:59) pick 502.4 1329.5 
\t (00:01:59) last pick:  502.4 1329.5
\i (00:01:59) trapsize 254
\i (00:02:02) setwindow text
\i (00:02:02) close 
\i (00:02:02) setwindow pcb
\i (00:02:02) zoom in 1 
\i (00:02:02) setwindow pcb
\i (00:02:02) zoom in 484.9 1698.2
\i (00:02:02) trapsize 127
\i (00:02:02) zoom in 1 
\i (00:02:02) setwindow pcb
\i (00:02:02) zoom in 472.2 1698.2
\i (00:02:02) trapsize 64
\i (00:02:03) zoom in 1 
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom in 469.7 1698.3
\i (00:02:03) trapsize 32
\i (00:02:03) zoom in 1 
\i (00:02:03) setwindow pcb
\i (00:02:03) zoom in 494.5 1784.1
\i (00:02:03) trapsize 16
\i (00:02:04) zoom in 1 
\i (00:02:04) setwindow pcb
\i (00:02:04) zoom in 494.6 1784.5
\i (00:02:04) trapsize 8
\i (00:02:04) zoom in 1 
\i (00:02:04) setwindow pcb
\i (00:02:04) zoom in 494.6 1784.5
\i (00:02:04) trapsize 4
\i (00:02:05) zoom out 1 
\i (00:02:05) setwindow pcb
\i (00:02:05) zoom out 498.5 1784.5
\i (00:02:05) trapsize 8
\i (00:02:05) zoom out 1 
\i (00:02:05) setwindow pcb
\i (00:02:05) zoom out 498.9 1784.5
\i (00:02:05) trapsize 16
\i (00:02:06) zoom out 1 
\i (00:02:06) setwindow pcb
\i (00:02:06) zoom out 501.4 1781.3
\i (00:02:06) trapsize 32
\i (00:02:10) zoom out 1 
\i (00:02:10) setwindow pcb
\i (00:02:10) zoom out 479.1 1808.0
\i (00:02:10) trapsize 64
\i (00:02:10) zoom out 1 
\i (00:02:10) setwindow pcb
\i (00:02:10) zoom out 555.4 1715.2
\i (00:02:10) trapsize 127
\i (00:02:11) zoom out 1 
\i (00:02:11) setwindow pcb
\i (00:02:11) zoom out 593.5 1666.8
\i (00:02:11) trapsize 254
\i (00:02:12) zoom in 1 
\i (00:02:12) setwindow pcb
\i (00:02:12) zoom in 1603.6 319.3
\i (00:02:12) trapsize 127
\i (00:02:13) zoom out 1 
\i (00:02:13) setwindow pcb
\i (00:02:13) zoom out 2150.3 253.2
\i (00:02:13) trapsize 254
\i (00:02:13) zoom in 1 
\i (00:02:13) setwindow pcb
\i (00:02:13) zoom in 169.6 1621.2
\i (00:02:13) trapsize 127
\i (00:02:14) zoom in 1 
\i (00:02:14) setwindow pcb
\i (00:02:14) zoom in 169.6 1621.2
\i (00:02:14) trapsize 64
\i (00:02:15) zoom in 1 
\i (00:02:15) setwindow pcb
\i (00:02:15) zoom in 442.9 1621.3
\i (00:02:15) trapsize 32
\i (00:02:15) zoom in 1 
\i (00:02:15) setwindow pcb
\i (00:02:15) zoom in 481.1 1620.1
\i (00:02:15) trapsize 16
\i (00:02:16) zoom in 1 
\i (00:02:16) setwindow pcb
\i (00:02:16) zoom in 481.1 1620.1
\i (00:02:16) trapsize 8
\i (00:02:16) zoom in 1 
\i (00:02:16) setwindow pcb
\i (00:02:16) zoom in 481.1 1620.1
\i (00:02:16) trapsize 4
\i (00:02:16) zoom out 1 
\i (00:02:16) setwindow pcb
\i (00:02:16) zoom out 472.4 1616.4
\i (00:02:16) trapsize 8
\i (00:02:17) zoom out 1 
\i (00:02:17) setwindow pcb
\i (00:02:17) zoom out 473.3 1617.2
\i (00:02:17) trapsize 16
\i (00:02:20) zoom out 1 
\i (00:02:20) setwindow pcb
\i (00:02:20) zoom out 485.4 1601.5
\i (00:02:20) trapsize 32
\i (00:02:20) zoom out 1 
\i (00:02:20) setwindow pcb
\i (00:02:20) zoom out 487.9 1601.0
\i (00:02:20) trapsize 64
\i (00:02:21) zoom out 1 
\i (00:02:21) setwindow pcb
\i (00:02:21) zoom out 484.1 1604.8
\i (00:02:21) trapsize 127
\i (00:02:23) zoom out 1 
\i (00:02:23) setwindow pcb
\i (00:02:23) zoom out 491.7 1831.0
\i (00:02:23) trapsize 254
\i (00:02:28) shape void polygon 
\i (00:02:28) zoom in 1 
\i (00:02:28) setwindow pcb
\i (00:02:28) zoom in 408.6 1805.6
\i (00:02:28) trapsize 127
\i (00:02:28) zoom in 1 
\i (00:02:28) setwindow pcb
\i (00:02:28) zoom in 408.6 1818.3
\i (00:02:28) trapsize 64
\i (00:02:28) zoom in 1 
\i (00:02:28) setwindow pcb
\i (00:02:28) zoom in 408.6 1819.6
\i (00:02:28) trapsize 32
\i (00:02:29) zoom in 1 
\i (00:02:29) setwindow pcb
\i (00:02:29) zoom in 493.2 1830.4
\i (00:02:29) trapsize 16
\i (00:02:29) zoom in 1 
\i (00:02:29) setwindow pcb
\i (00:02:29) zoom in 493.2 1830.4
\i (00:02:29) trapsize 8
\i (00:02:32) pick grid 509.8 1831.2
\t (00:02:32) last pick:  510.0 1831.0
\i (00:02:33) zoom out 1 
\i (00:02:33) setwindow pcb
\i (00:02:33) zoom out 517.7 1826.9
\i (00:02:33) trapsize 16
\i (00:02:34) zoom out 1 
\i (00:02:34) setwindow pcb
\i (00:02:34) zoom out 530.8 1810.4
\i (00:02:34) trapsize 32
\i (00:02:35) zoom out 1 
\i (00:02:35) setwindow pcb
\i (00:02:35) zoom out 521.8 1800.8
\i (00:02:35) trapsize 64
\i (00:02:37) zoom in 1 
\i (00:02:37) setwindow pcb
\i (00:02:37) zoom in 502.7 1826.3
\i (00:02:37) trapsize 32
\i (00:02:37) zoom in 1 
\i (00:02:37) setwindow pcb
\i (00:02:37) zoom in 502.1 1828.9
\i (00:02:37) trapsize 16
\i (00:02:37) zoom in 1 
\i (00:02:37) setwindow pcb
\i (00:02:37) zoom in 501.8 1829.2
\i (00:02:37) trapsize 8
\i (00:02:40) pick grid 507.8 1825.4
\t (00:02:40) last pick:  508.0 1825.0
\i (00:02:42) pick grid 485.3 1825.4
\t (00:02:42) last pick:  485.0 1825.0
\i (00:02:42) zoom out 1 
\i (00:02:42) setwindow pcb
\i (00:02:42) zoom out 487.0 1827.3
\i (00:02:42) trapsize 16
\i (00:02:42) zoom out 1 
\i (00:02:42) setwindow pcb
\i (00:02:42) zoom out 488.0 1829.6
\i (00:02:42) trapsize 32
\i (00:02:43) zoom out 1 
\i (00:02:43) setwindow pcb
\i (00:02:43) zoom out 486.7 1835.9
\i (00:02:43) trapsize 64
\i (00:02:43) zoom out 1 
\i (00:02:43) setwindow pcb
\i (00:02:43) zoom out 484.1 1835.9
\i (00:02:43) trapsize 127
\i (00:02:44) zoom out 1 
\i (00:02:44) setwindow pcb
\i (00:02:44) zoom out 446.0 1543.5
\i (00:02:44) trapsize 254
\i (00:02:45) zoom in 1 
\i (00:02:45) setwindow pcb
\i (00:02:45) zoom in 383.2 755.2
\i (00:02:45) trapsize 127
\i (00:02:45) zoom in 1 
\i (00:02:45) setwindow pcb
\i (00:02:45) zoom in 383.2 762.9
\i (00:02:45) trapsize 64
\i (00:02:46) zoom in 1 
\i (00:02:46) setwindow pcb
\i (00:02:46) zoom in 427.7 773.1
\i (00:02:46) trapsize 32
\i (00:02:46) zoom in 1 
\i (00:02:46) setwindow pcb
\i (00:02:46) zoom in 456.3 767.4
\i (00:02:46) trapsize 16
\i (00:02:51) zoom in 1 
\i (00:02:51) setwindow pcb
\i (00:02:51) zoom in 492.0 792.6
\i (00:02:51) trapsize 8
\i (00:02:52) zoom in 1 
\i (00:02:52) setwindow pcb
\i (00:02:52) zoom in 492.0 792.6
\i (00:02:52) trapsize 4
\i (00:02:52) zoom in 1 
\i (00:02:52) setwindow pcb
\i (00:02:52) zoom in 492.0 792.6
\i (00:02:52) trapsize 2
\i (00:02:55) pick grid 485.4 797.6
\t (00:02:55) last pick:  485.0 798.0
\i (00:02:57) pick grid 507.5 798.1
\t (00:02:57) last pick:  508.0 798.0
\i (00:02:57) zoom out 1 
\i (00:02:57) setwindow pcb
\i (00:02:57) zoom out 504.1 789.2
\i (00:02:57) trapsize 4
\i (00:02:58) zoom out 1 
\i (00:02:58) setwindow pcb
\i (00:02:58) zoom out 503.1 788.7
\i (00:02:58) trapsize 8
\i (00:02:58) zoom out 1 
\i (00:02:58) setwindow pcb
\i (00:02:58) zoom out 502.9 788.6
\i (00:02:58) trapsize 16
\i (00:02:59) zoom out 1 
\i (00:02:59) setwindow pcb
\i (00:02:59) zoom out 502.9 788.6
\i (00:02:59) trapsize 32
\i (00:02:59) zoom out 1 
\i (00:02:59) setwindow pcb
\i (00:02:59) zoom out 502.9 788.6
\i (00:02:59) trapsize 64
\i (00:03:00) zoom out 1 
\i (00:03:00) setwindow pcb
\i (00:03:00) zoom out 502.9 788.7
\i (00:03:00) trapsize 127
\i (00:03:01) zoom in 1 
\i (00:03:01) setwindow pcb
\i (00:03:01) zoom in 510.3 1813.3
\i (00:03:01) trapsize 64
\i (00:03:01) zoom in 1 
\i (00:03:01) setwindow pcb
\i (00:03:01) zoom in 509.1 1819.7
\i (00:03:01) trapsize 32
\i (00:03:01) zoom in 1 
\i (00:03:01) setwindow pcb
\i (00:03:01) zoom in 506.0 1824.8
\i (00:03:01) trapsize 16
\i (00:03:02) zoom in 1 
\i (00:03:02) setwindow pcb
\i (00:03:02) zoom in 511.4 1826.4
\i (00:03:02) trapsize 8
\i (00:03:02) zoom in 1 
\i (00:03:02) setwindow pcb
\i (00:03:02) zoom in 511.4 1826.4
\i (00:03:02) trapsize 4
\i (00:03:02) zoom in 1 
\i (00:03:02) setwindow pcb
\i (00:03:02) zoom in 511.2 1826.4
\i (00:03:02) trapsize 2
\i (00:03:03) pick grid 508.3 1824.9
\t (00:03:03) last pick:  508.0 1825.0
\i (00:03:04) zoom out 1 
\i (00:03:04) setwindow pcb
\i (00:03:04) zoom out 508.6 1826.2
\i (00:03:04) trapsize 4
\i (00:03:04) zoom out 1 
\i (00:03:04) setwindow pcb
\i (00:03:04) zoom out 509.6 1827.4
\i (00:03:04) trapsize 8
\i (00:03:04) zoom out 1 
\i (00:03:04) setwindow pcb
\i (00:03:04) zoom out 511.7 1827.9
\i (00:03:04) trapsize 16
\i (00:03:04) zoom out 1 
\i (00:03:04) setwindow pcb
\i (00:03:04) zoom out 521.9 1829.5
\i (00:03:04) trapsize 32
\i (00:03:05) zoom in 1 
\i (00:03:05) setwindow pcb
\i (00:03:05) zoom in 472.8 1646.5
\i (00:03:05) trapsize 16
\i (00:03:07) zoom out 1 
\i (00:03:07) setwindow pcb
\i (00:03:07) zoom out 471.8 1644.9
\i (00:03:07) trapsize 32
\i (00:03:08) zoom in 1 
\i (00:03:08) setwindow pcb
\i (00:03:08) zoom in 497.2 1814.0
\i (00:03:08) trapsize 16
\i (00:03:08) zoom in 1 
\i (00:03:08) setwindow pcb
\i (00:03:08) zoom in 497.3 1814.0
\i (00:03:08) trapsize 8
\i (00:03:09) prepopup 496.2 1794.5
\i (00:03:10) done 
\i (00:03:10) generaledit 
\i (00:03:10) zoom out 1 
\i (00:03:10) setwindow pcb
\i (00:03:10) zoom out 483.8 1794.6
\i (00:03:10) trapsize 16
\i (00:03:11) zoom out 1 
\i (00:03:11) setwindow pcb
\i (00:03:11) zoom out 479.1 1795.0
\i (00:03:11) trapsize 32
\i (00:03:12) zoom out 1 
\i (00:03:12) setwindow pcb
\i (00:03:12) zoom out 526.0 1805.8
\i (00:03:12) trapsize 64
\i (00:03:12) zoom out 1 
\i (00:03:12) setwindow pcb
\i (00:03:12) zoom out 551.5 1813.4
\i (00:03:12) trapsize 127
\i (00:03:13) zoom out 1 
\i (00:03:13) setwindow pcb
\i (00:03:13) zoom out 582.0 1808.3
\i (00:03:13) trapsize 254
\i (00:03:14) zoom in 1 
\i (00:03:14) setwindow pcb
\i (00:03:14) zoom in 439.1 872.6
\i (00:03:14) trapsize 127
\i (00:03:14) zoom in 1 
\i (00:03:14) setwindow pcb
\i (00:03:14) zoom in 446.8 882.8
\i (00:03:14) trapsize 64
\i (00:03:14) zoom in 1 
\i (00:03:14) setwindow pcb
\i (00:03:14) zoom in 446.8 882.8
\i (00:03:14) trapsize 32
\i (00:03:15) zoom in 1 
\i (00:03:15) setwindow pcb
\i (00:03:15) zoom in 483.0 833.9
\i (00:03:15) trapsize 16
\i (00:03:16) rats all 
\i (00:03:16) generaledit 
\i (00:03:17) zoom out 1 
\i (00:03:17) setwindow pcb
\i (00:03:17) zoom out 500.2 827.5
\i (00:03:17) trapsize 32
\i (00:03:17) zoom out 1 
\i (00:03:17) setwindow pcb
\i (00:03:17) zoom out 499.4 821.8
\i (00:03:17) trapsize 64
\i (00:03:17) zoom out 1 
\i (00:03:17) setwindow pcb
\i (00:03:17) zoom out 533.8 837.1
\i (00:03:17) trapsize 127
\i (00:03:21) status 
\i (00:03:21) generaledit 
\i (00:03:22) setwindow form.status
\i (00:03:22) FORM status drc_update  
\t (00:03:22) Running DRC, please wait...
\t (00:03:22) Performing DRC...
\t (00:03:22) Multithreaded DRC update (4 threads).
\t (00:03:22) No DRC errors detected.
\t (00:03:22) DRC done.
\i (00:03:22) FORM status drc_update  
\t (00:03:22) Running DRC, please wait...
\t (00:03:22) Performing DRC...
\t (00:03:22) Multithreaded DRC update (4 threads).
\t (00:03:23) No DRC errors detected.
\t (00:03:23) DRC done.
\i (00:03:23) FORM status drc_update  
\t (00:03:23) Running DRC, please wait...
\t (00:03:23) Performing DRC...
\t (00:03:23) Multithreaded DRC update (4 threads).
\t (00:03:23) No DRC errors detected.
\t (00:03:23) DRC done.
\i (00:03:24) FORM status done  
\i (00:03:24) setwindow pcb
\i (00:03:24) zoom in 1 
\i (00:03:24) setwindow pcb
\i (00:03:24) zoom in 505.7 1584.7
\i (00:03:24) trapsize 64
\i (00:03:25) zoom in 1 
\i (00:03:25) setwindow pcb
\i (00:03:25) zoom in 502.0 1580.9
\i (00:03:25) trapsize 32
\i (00:03:25) zoom in 1 
\i (00:03:25) setwindow pcb
\i (00:03:25) zoom in 500.1 1579.0
\i (00:03:25) trapsize 16
\i (00:03:26) zoom out 1 
\i (00:03:26) setwindow pcb
\i (00:03:26) zoom out 476.3 1563.7
\i (00:03:26) trapsize 32
\i (00:03:27) zoom out 1 
\i (00:03:27) setwindow pcb
\i (00:03:27) zoom out 492.7 1548.6
\i (00:03:27) trapsize 64
\i (00:03:28) zoom in 1 
\i (00:03:28) setwindow pcb
\i (00:03:28) zoom in 467.3 1758.3
\i (00:03:28) trapsize 32
\i (00:03:28) zoom in 1 
\i (00:03:28) setwindow pcb
\i (00:03:28) zoom in 467.3 1758.3
\i (00:03:28) trapsize 16
\i (00:03:28) zoom in 1 
\i (00:03:28) setwindow pcb
\i (00:03:28) zoom in 467.3 1758.4
\i (00:03:28) trapsize 8
\i (00:03:29) zoom out 1 
\i (00:03:29) setwindow pcb
\i (00:03:29) zoom out 463.5 1730.1
\i (00:03:29) trapsize 16
\i (00:03:29) zoom out 1 
\i (00:03:29) setwindow pcb
\i (00:03:29) zoom out 462.6 1723.2
\i (00:03:29) trapsize 32
\i (00:03:30) zoom in 1 
\i (00:03:30) setwindow pcb
\i (00:03:30) zoom in 485.4 1786.8
\i (00:03:30) trapsize 16
\i (00:03:30) zoom in 1 
\i (00:03:30) setwindow pcb
\i (00:03:30) zoom in 485.5 1786.8
\i (00:03:30) trapsize 8
\i (00:03:30) zoom in 1 
\i (00:03:30) setwindow pcb
\i (00:03:30) zoom in 485.5 1786.8
\i (00:03:30) trapsize 4
\i (00:03:30) zoom out 1 
\i (00:03:30) setwindow pcb
\i (00:03:30) zoom out 485.2 1781.6
\i (00:03:30) trapsize 8
\i (00:03:31) zoom out 1 
\i (00:03:31) setwindow pcb
\i (00:03:31) zoom out 486.7 1779.8
\i (00:03:31) trapsize 16
\i (00:03:34) zoom out 1 
\i (00:03:34) setwindow pcb
\i (00:03:34) zoom out 484.5 1832.2
\i (00:03:34) trapsize 32
\i (00:03:34) zoom out 1 
\i (00:03:34) setwindow pcb
\i (00:03:34) zoom out 487.7 1825.3
\i (00:03:34) trapsize 64
\i (00:03:35) zoom out 1 
\i (00:03:35) setwindow pcb
\i (00:03:35) zoom out 485.1 1794.8
\i (00:03:35) trapsize 127
\i (00:03:36) zoom in 1 
\i (00:03:36) setwindow pcb
\i (00:03:36) zoom in 495.3 813.4
\i (00:03:36) trapsize 64
\i (00:03:36) zoom in 1 
\i (00:03:36) setwindow pcb
\i (00:03:36) zoom in 495.3 813.4
\i (00:03:36) trapsize 32
\i (00:03:37) zoom in 1 
\i (00:03:37) setwindow pcb
\i (00:03:37) zoom in 495.3 813.4
\i (00:03:37) trapsize 16
\i (00:03:37) zoom out 1 
\i (00:03:37) setwindow pcb
\i (00:03:37) zoom out 490.6 872.6
\i (00:03:37) trapsize 32
\i (00:03:37) zoom out 1 
\i (00:03:37) setwindow pcb
\i (00:03:37) zoom out 500.7 865.5
\i (00:03:37) trapsize 64
\i (00:03:38) zoom in 1 
\i (00:03:38) setwindow pcb
\i (00:03:38) zoom in 482.9 854.1
\i (00:03:38) trapsize 32
\i (00:03:38) zoom in 1 
\i (00:03:38) setwindow pcb
\i (00:03:38) zoom in 481.0 855.4
\i (00:03:38) trapsize 16
\i (00:03:39) zoom in 1 
\i (00:03:39) setwindow pcb
\i (00:03:39) zoom in 472.1 869.7
\i (00:03:39) trapsize 8
\i (00:03:41) zoom out 1 
\i (00:03:41) setwindow pcb
\i (00:03:41) zoom out 473.4 873.6
\i (00:03:41) trapsize 16
\i (00:03:42) zoom out 1 
\i (00:03:42) setwindow pcb
\i (00:03:42) zoom out 482.6 870.7
\i (00:03:42) trapsize 32
\i (00:03:42) zoom out 1 
\i (00:03:42) setwindow pcb
\i (00:03:42) zoom out 488.3 868.8
\i (00:03:42) trapsize 64
\i (00:03:43) zoom out 1 
\i (00:03:43) setwindow pcb
\i (00:03:43) zoom out 494.7 861.2
\i (00:03:43) trapsize 127
\i (00:03:46) reports 
   (00:04:08) Loading cmds.cxt 
\i (00:04:09) reports "Design Rules Check (DRC) Report" "Design Rules Net Shorts Check (DRC) Report" "Shape Dynamic State" "Shape Islands" "Shape No Net" "Unconnected Pins Report" "Unplaced Components Report"
\i (00:04:11) setwindow text
\i (00:04:11) close 
\i (00:04:12) setwindow text
\i (00:04:12) close 
\i (00:04:13) setwindow text
\i (00:04:13) close 
\i (00:04:13) setwindow text
\i (00:04:13) close 
\i (00:04:15) setwindow text
\i (00:04:15) close 
\i (00:04:16) setwindow text
\i (00:04:16) close 
\i (00:04:18) setwindow text
\i (00:04:18) close 
\i (00:04:23) setwindow pcb
\i (00:04:23) generaledit 
\i (00:04:29) reports 'Dangling Lines, Via and Antenna Report' 
\i (00:04:29) reports "Dangling Lines, Via and Antenna Report"
\i (00:04:29) generaledit 
\i (00:04:33) zoom center 
\t (00:04:33) Pick center for the new display.
\i (00:04:33) pick 2185.0 1055.0 
\t (00:04:33) last pick:  2185.0 1055.0
\i (00:04:33) trapsize 127
\i (00:04:33) generaledit 
\i (00:04:34) zoom in 1 
\i (00:04:34) setwindow pcb
\i (00:04:34) zoom in 1518.8 1025.8
\i (00:04:34) trapsize 64
\i (00:04:34) zoom in 1 
\i (00:04:34) setwindow pcb
\i (00:04:34) zoom in 1518.8 1025.8
\i (00:04:34) trapsize 32
\i (00:04:34) zoom in 1 
\i (00:04:34) setwindow pcb
\i (00:04:34) zoom in 1518.8 1025.8
\i (00:04:34) trapsize 16
\i (00:04:34) zoom in 1 
\i (00:04:34) setwindow pcb
\i (00:04:34) zoom in 1518.8 1025.9
\i (00:04:34) trapsize 8
\i (00:04:35) zoom center 
\t (00:04:35) Pick center for the new display.
\i (00:04:35) pick 2185.0 1055.0 
\t (00:04:35) last pick:  2185.0 1055.0
\i (00:04:35) trapsize 8
\i (00:04:35) generaledit 
\i (00:04:36) zoom out 1 
\i (00:04:36) setwindow pcb
\i (00:04:36) zoom out 2132.6 1058.1
\i (00:04:36) trapsize 16
\i (00:04:39) zoom out 1 
\i (00:04:39) setwindow pcb
\i (00:04:39) zoom out 2149.8 1054.9
\i (00:04:39) trapsize 32
\i (00:04:40) zoom out 1 
\i (00:04:40) setwindow pcb
\i (00:04:40) zoom out 2134.5 1059.4
\i (00:04:40) trapsize 64
\i (00:04:41) zoom in 1 
\i (00:04:41) setwindow pcb
\i (00:04:41) zoom in 2458.6 1060.8
\i (00:04:41) trapsize 32
\i (00:04:41) zoom in 1 
\i (00:04:41) setwindow pcb
\i (00:04:41) zoom in 2458.6 1060.8
\i (00:04:41) trapsize 16
\i (00:04:42) zoom out 1 
\i (00:04:42) setwindow pcb
\i (00:04:42) zoom out 2466.2 1061.1
\i (00:04:42) trapsize 32
\i (00:04:42) zoom out 1 
\i (00:04:42) setwindow pcb
\i (00:04:42) zoom out 2464.3 1059.8
\i (00:04:42) trapsize 64
\i (00:04:43) zoom in 1 
\i (00:04:43) setwindow pcb
\i (00:04:43) zoom in 2285.0 1065.0
\i (00:04:43) trapsize 32
\i (00:04:43) zoom in 1 
\i (00:04:43) setwindow pcb
\i (00:04:43) zoom in 2285.1 1065.0
\i (00:04:43) trapsize 16
\i (00:04:49) zoom center 
\t (00:04:49) Pick center for the new display.
\i (00:04:49) pick 2191.2 725.0 
\t (00:04:49) last pick:  2191.2 725.0
\i (00:04:49) trapsize 16
\i (00:04:49) generaledit 
\i (00:04:50) zoom in 1 
\i (00:04:50) setwindow pcb
\i (00:04:50) zoom in 2188.0 745.5
\i (00:04:50) trapsize 8
\i (00:04:50) zoom in 1 
\i (00:04:50) setwindow pcb
\i (00:04:50) zoom in 2188.1 745.6
\i (00:04:50) trapsize 4
\i (00:04:55) setwindow form.vf_vis
\i (00:04:55) FORM vf_vis 1 all_colorvisible YES 
\i (00:04:58) setwindow pcb
\i (00:04:58) zoom out 1 
\i (00:04:58) setwindow pcb
\i (00:04:58) zoom out 2176.4 749.8
\i (00:04:58) trapsize 8
\i (00:04:58) zoom out 1 
\i (00:04:58) setwindow pcb
\i (00:04:58) zoom out 2176.3 749.9
\i (00:04:58) trapsize 16
\i (00:04:58) zoom out 1 
\i (00:04:58) setwindow pcb
\i (00:04:58) zoom out 2176.1 749.9
\i (00:04:58) trapsize 32
\i (00:05:01) zoom center 
\t (00:05:01) Pick center for the new display.
\i (00:05:01) pick 2185.0 1055.0 
\t (00:05:01) last pick:  2185.0 1055.0
\i (00:05:01) trapsize 32
\i (00:05:01) generaledit 
\i (00:05:02) zoom in 1 
\i (00:05:02) setwindow pcb
\i (00:05:02) zoom in 2089.1 1056.6
\i (00:05:02) trapsize 16
\i (00:05:02) zoom in 1 
\i (00:05:02) setwindow pcb
\i (00:05:02) zoom in 2089.1 1056.6
\i (00:05:02) trapsize 8
\i (00:05:04) zoom center 
\t (00:05:04) Pick center for the new display.
\i (00:05:04) pick 2185.0 1055.0 
\t (00:05:04) last pick:  2185.0 1055.0
\i (00:05:04) trapsize 8
\i (00:05:04) generaledit 
\i (00:05:06) zoom out 1 
\i (00:05:06) setwindow pcb
\i (00:05:06) zoom out 2182.0 1057.2
\i (00:05:06) trapsize 16
\i (00:05:07) zoom out 1 
\i (00:05:07) setwindow pcb
\i (00:05:07) zoom out 2191.9 1055.5
\i (00:05:07) trapsize 32
\i (00:05:09) zoom center 
\t (00:05:09) Pick center for the new display.
\i (00:05:09) pick 2185.0 1060.0 
\t (00:05:09) last pick:  2185.0 1060.0
\i (00:05:09) trapsize 32
\i (00:05:09) generaledit 
\i (00:05:10) zoom center 
\t (00:05:10) Pick center for the new display.
\i (00:05:10) pick 2178.5 767.5 
\t (00:05:10) last pick:  2178.5 767.5
\i (00:05:10) trapsize 32
\i (00:05:10) generaledit 
\i (00:05:12) zoom center 
\t (00:05:12) Pick center for the new display.
\i (00:05:12) pick 2191.2 725.0 
\t (00:05:12) last pick:  2191.2 725.0
\i (00:05:12) trapsize 32
\i (00:05:12) generaledit 
\i (00:05:13) zoom in 1 
\i (00:05:13) setwindow pcb
\i (00:05:13) zoom in 2116.9 722.2
\i (00:05:13) trapsize 16
\i (00:05:13) zoom in 1 
\i (00:05:13) setwindow pcb
\i (00:05:13) zoom in 2116.9 722.2
\i (00:05:13) trapsize 8
\i (00:05:13) zoom in 1 
\i (00:05:13) setwindow pcb
\i (00:05:13) zoom in 2117.0 722.2
\i (00:05:13) trapsize 4
\i (00:05:15) zoom center 
\t (00:05:15) Pick center for the new display.
\i (00:05:15) pick 2185.0 1055.0 
\t (00:05:15) last pick:  2185.0 1055.0
\i (00:05:15) trapsize 4
\i (00:05:15) generaledit 
\i (00:05:22) zoom center 
\t (00:05:22) Pick center for the new display.
\i (00:05:22) pick 2215.0 725.0 
\t (00:05:22) last pick:  2215.0 725.0
\i (00:05:22) trapsize 4
\i (00:05:22) generaledit 
\i (00:05:26) zoom out 1 
\i (00:05:26) setwindow pcb
\i (00:05:26) zoom out 2224.8 730.8
\i (00:05:26) trapsize 8
\i (00:05:26) zoom out 1 
\i (00:05:26) setwindow pcb
\i (00:05:26) zoom out 2221.5 731.0
\i (00:05:26) trapsize 16
\i (00:05:28) zoom in 1 
\i (00:05:28) setwindow pcb
\i (00:05:28) zoom in 2177.9 766.7
\i (00:05:28) trapsize 8
\i (00:05:33) delete 
\i (00:05:41) pick grid 2183.0 732.1
\t (00:05:41) last pick:  2183.0 732.0
\t (00:05:41) Connect Line "Gnd, Etch/Top"
\i (00:05:42) pick grid 2205.1 723.2
\t (00:05:42) last pick:  2205.0 723.0
\t (00:05:42) Connect Line "Gnd, Etch/Top"
\i (00:05:45) zoom center 
\t (00:05:45) Pick center for the new display.
\i (00:05:45) pick 2215.0 725.0 
\t (00:05:45) last pick:  2215.0 725.0
\i (00:05:45) trapsize 8
\i (00:05:48) zoom center 
\t (00:05:48) Pick center for the new display.
\i (00:05:48) pick 2191.2 725.0 
\t (00:05:48) last pick:  2191.2 725.0
\i (00:05:48) trapsize 8
\i (00:05:50) zoom center 
\t (00:05:50) Pick center for the new display.
\i (00:05:50) pick 2185.0 1055.0 
\t (00:05:50) last pick:  2185.0 1055.0
\i (00:05:50) trapsize 8
\i (00:05:54) pick grid 2191.4 1047.5
\t (00:05:54) last pick:  2191.0 1048.0
\t (00:05:54) Connect Line "Gnd, Etch/Top"
\i (00:05:56) pick grid 2186.0 1056.7
\t (00:05:56) last pick:  2186.0 1057.0
\t (00:05:56) Connect Line "Gnd, Etch/Top"
\i (00:05:58) zoom center 
\t (00:05:58) Pick center for the new display.
\i (00:05:58) pick 2191.2 725.0 
\t (00:05:58) last pick:  2191.2 725.0
\i (00:05:58) trapsize 8
\i (00:05:59) zoom center 
\t (00:05:59) Pick center for the new display.
\i (00:05:59) pick 2178.5 767.5 
\t (00:05:59) last pick:  2178.5 767.5
\i (00:05:59) trapsize 8
\i (00:06:01) zoom center 
\t (00:06:01) Pick center for the new display.
\i (00:06:01) pick 2185.0 1060.0 
\t (00:06:01) last pick:  2185.0 1060.0
\i (00:06:01) trapsize 8
\i (00:06:02) zoom center 
\t (00:06:02) Pick center for the new display.
\i (00:06:02) pick 2185.0 1055.0 
\t (00:06:02) last pick:  2185.0 1055.0
\i (00:06:02) trapsize 8
\i (00:06:06) setwindow text
\i (00:06:06) close 
\i (00:06:06) setwindow pcb
\i (00:06:06) done 
\i (00:06:06) generaledit 
\i (00:06:10) reports 'Dangling Lines, Via and Antenna Report' 
\i (00:06:10) reports "Dangling Lines, Via and Antenna Report"
\i (00:06:10) generaledit 
\i (00:06:13) setwindow text
\i (00:06:13) close 
\i (00:06:16) setwindow pcb
\i (00:06:16) status 
\i (00:06:17) generaledit 
\i (00:06:18) setwindow form.status
\i (00:06:18) FORM status drc_update  
\t (00:06:18) Running DRC, please wait...
\t (00:06:18) Performing DRC...
\t (00:06:18) Multithreaded DRC update (4 threads).
\t (00:06:18) No DRC errors detected.
\t (00:06:18) DRC done.
\i (00:06:18) FORM status drc_update  
\t (00:06:18) Running DRC, please wait...
\t (00:06:18) Performing DRC...
\t (00:06:18) Multithreaded DRC update (4 threads).
\t (00:06:18) No DRC errors detected.
\t (00:06:18) DRC done.
\i (00:06:19) FORM status done  
\i (00:06:19) setwindow pcb
\i (00:06:19) zoom out 1 
\i (00:06:19) setwindow pcb
\i (00:06:19) zoom out 2189.0 1077.8
\i (00:06:19) trapsize 16
\i (00:06:19) zoom out 1 
\i (00:06:19) setwindow pcb
\i (00:06:19) zoom out 2187.5 1079.4
\i (00:06:19) trapsize 32
\i (00:06:20) zoom out 1 
\i (00:06:20) setwindow pcb
\i (00:06:20) zoom out 2185.5 1080.7
\i (00:06:20) trapsize 64
\i (00:06:20) zoom out 1 
\i (00:06:20) setwindow pcb
\i (00:06:20) zoom out 2170.2 1080.7
\i (00:06:20) trapsize 127
\i (00:06:21) zoom in 1 
\i (00:06:21) setwindow pcb
\i (00:06:21) zoom in 2226.0 468.0
\i (00:06:21) trapsize 64
\i (00:06:21) zoom in 1 
\i (00:06:21) setwindow pcb
\i (00:06:21) zoom in 2262.9 451.5
\i (00:06:21) trapsize 32
\i (00:06:21) zoom in 1 
\i (00:06:21) setwindow pcb
\i (00:06:21) zoom in 2275.7 443.9
\i (00:06:21) trapsize 16
\i (00:06:23) zoom out 1 
\i (00:06:23) setwindow pcb
\i (00:06:23) zoom out 2283.0 460.4
\i (00:06:23) trapsize 32
\i (00:06:23) zoom out 1 
\i (00:06:23) setwindow pcb
\i (00:06:23) zoom out 2343.9 445.2
\i (00:06:23) trapsize 64
\i (00:06:24) zoom out 1 
\i (00:06:24) setwindow pcb
\i (00:06:24) zoom out 2398.6 431.3
\i (00:06:24) trapsize 127
\i (00:06:24) zoom out 1 
\i (00:06:24) setwindow pcb
\i (00:06:24) zoom out 2408.7 433.8
\i (00:06:24) trapsize 254
\i (00:06:25) zoom in 1 
\i (00:06:25) setwindow pcb
\i (00:06:25) zoom in 556.1 871.1
\i (00:06:25) trapsize 127
\i (00:06:25) zoom in 1 
\i (00:06:25) setwindow pcb
\i (00:06:25) zoom in 548.5 863.5
\i (00:06:25) trapsize 64
\i (00:06:25) zoom in 1 
\i (00:06:25) setwindow pcb
\i (00:06:25) zoom in 514.2 858.5
\i (00:06:25) trapsize 32
\i (00:06:26) zoom in 1 
\i (00:06:26) setwindow pcb
\i (00:06:26) zoom in 479.9 871.2
\i (00:06:26) trapsize 16
\i (00:06:26) zoom in 1 
\i (00:06:26) setwindow pcb
\i (00:06:26) zoom in 479.3 871.2
\i (00:06:26) trapsize 8
\i (00:06:26) zoom in 1 
\i (00:06:26) setwindow pcb
\i (00:06:26) zoom in 479.4 871.2
\i (00:06:26) trapsize 4
\i (00:06:26) zoom in 1 
\i (00:06:26) setwindow pcb
\i (00:06:26) zoom in 479.3 871.2
\i (00:06:26) trapsize 2
\i (00:06:27) zoom out 1 
\i (00:06:27) setwindow pcb
\i (00:06:27) zoom out 477.3 873.4
\i (00:06:27) trapsize 4
\i (00:06:27) zoom out 1 
\i (00:06:27) setwindow pcb
\i (00:06:27) zoom out 477.3 873.3
\i (00:06:27) trapsize 8
\i (00:06:27) zoom out 1 
\i (00:06:27) setwindow pcb
\i (00:06:27) zoom out 476.6 872.7
\i (00:06:27) trapsize 16
\i (00:06:27) zoom out 1 
\i (00:06:27) setwindow pcb
\i (00:06:27) zoom out 476.5 872.7
\i (00:06:27) trapsize 32
\i (00:06:28) zoom out 1 
\i (00:06:28) setwindow pcb
\i (00:06:28) zoom out 476.4 871.4
\i (00:06:28) trapsize 64
\i (00:06:28) zoom in 1 
\i (00:06:28) setwindow pcb
\i (00:06:28) zoom in 426.9 833.3
\i (00:06:28) trapsize 32
\i (00:06:29) zoom in 1 
\i (00:06:29) setwindow pcb
\i (00:06:29) zoom in 427.0 833.3
\i (00:06:29) trapsize 16
\i (00:06:29) zoom in 1 
\i (00:06:29) setwindow pcb
\i (00:06:29) zoom in 437.8 837.8
\i (00:06:29) trapsize 8
\i (00:06:29) zoom in 1 
\i (00:06:29) setwindow pcb
\i (00:06:29) zoom in 477.6 835.4
\i (00:06:29) trapsize 4
\i (00:06:29) zoom in 1 
\i (00:06:29) setwindow pcb
\i (00:06:29) zoom in 477.7 835.5
\i (00:06:29) trapsize 2
\i (00:06:30) zoom out 1 
\i (00:06:30) setwindow pcb
\i (00:06:30) zoom out 474.9 835.5
\i (00:06:30) trapsize 4
\i (00:06:30) zoom out 1 
\i (00:06:30) setwindow pcb
\i (00:06:30) zoom out 473.2 835.5
\i (00:06:30) trapsize 8
\i (00:06:30) zoom out 1 
\i (00:06:30) setwindow pcb
\i (00:06:30) zoom out 472.2 835.4
\i (00:06:30) trapsize 16
\i (00:06:30) zoom out 1 
\i (00:06:30) setwindow pcb
\i (00:06:30) zoom out 471.2 835.5
\i (00:06:30) trapsize 32
\i (00:06:31) zoom out 1 
\i (00:06:31) setwindow pcb
\i (00:06:31) zoom out 469.2 836.8
\i (00:06:31) trapsize 64
\i (00:06:31) zoom out 1 
\i (00:06:31) setwindow pcb
\i (00:06:31) zoom out 469.2 836.8
\i (00:06:31) trapsize 127
\i (00:06:31) zoom in 1 
\i (00:06:31) setwindow pcb
\i (00:06:31) zoom in 1801.5 694.3
\i (00:06:31) trapsize 64
\i (00:06:32) zoom in 1 
\i (00:06:32) setwindow pcb
\i (00:06:32) zoom in 1899.5 674.0
\i (00:06:32) trapsize 32
\i (00:06:32) zoom in 1 
\i (00:06:32) setwindow pcb
\i (00:06:32) zoom in 1947.2 669.6
\i (00:06:32) trapsize 16
\i (00:06:32) zoom out 1 
\i (00:06:32) setwindow pcb
\i (00:06:32) zoom out 1831.2 670.9
\i (00:06:32) trapsize 32
\i (00:06:33) zoom in 1 
\i (00:06:33) setwindow pcb
\i (00:06:33) zoom in 1990.6 688.7
\i (00:06:33) trapsize 16
\i (00:06:33) zoom in 1 
\i (00:06:33) setwindow pcb
\i (00:06:33) zoom in 1991.3 688.7
\i (00:06:33) trapsize 8
\i (00:06:34) zoom out 1 
\i (00:06:34) setwindow pcb
\i (00:06:34) zoom out 1951.3 690.8
\i (00:06:34) trapsize 16
\i (00:06:34) zoom out 1 
\i (00:06:34) setwindow pcb
\i (00:06:34) zoom out 1933.2 690.1
\i (00:06:34) trapsize 32
\i (00:06:37) setwindow form.vf_vis
\i (00:06:37) FORM vf_vis 4 all_colorvisible NO 
\i (00:06:38) setwindow pcb
\i (00:06:38) zoom out 1 
\i (00:06:38) setwindow pcb
\i (00:06:38) zoom out 1967.4 657.7
\i (00:06:38) trapsize 64
\i (00:06:38) zoom out 1 
\i (00:06:38) setwindow pcb
\i (00:06:38) zoom out 2145.4 721.2
\i (00:06:38) trapsize 127
\i (00:06:39) zoom out 1 
\i (00:06:39) setwindow pcb
\i (00:06:39) zoom out 2188.7 711.1
\i (00:06:39) trapsize 254
\i (00:06:42) setwindow form.vf_vis
\i (00:06:42) FORM vf_vis 4 all_colorvisible YES 
\i (00:06:47) setwindow pcb
\i (00:06:47) reports 
\i (00:07:05) reports "Dangling Lines, Via and Antenna Report" "Design Rules Check (DRC) Report" "Design Rules Net Shorts Check (DRC) Report" "Shape Dynamic State" "Shape Islands" "Shape No Net" "Unconnected Pins Report" "Unplaced Components Report"
\i (00:07:07) setwindow text
\i (00:07:07) close 
\i (00:07:08) setwindow text
\i (00:07:08) close 
\i (00:07:09) setwindow text
\i (00:07:09) close 
\i (00:07:10) setwindow text
\i (00:07:10) close 
\i (00:07:11) setwindow text
\i (00:07:11) close 
\i (00:07:12) setwindow text
\i (00:07:12) close 
\i (00:07:13) setwindow text
\i (00:07:13) close 
\i (00:07:14) setwindow text
\i (00:07:14) close 
\i (00:07:17) setwindow pcb
\i (00:07:17) generaledit 
\i (00:07:18) save 
\i (00:07:19) fillin yes 
\i (00:07:19) generaledit 
\i (00:07:22) dbdoctor 
\i (00:07:24) setwindow form.dbdoctor_allegro
\i (00:07:24) FORM dbdoctor_allegro drc YES 
\i (00:07:24) FORM dbdoctor_allegro shapes YES 
\i (00:07:26) FORM dbdoctor_allegro xnets YES 
\i (00:07:27) FORM dbdoctor_allegro execute  
\t (00:07:27) Dbdoctor in progress - please wait.
\t (00:07:27) Checking db records
\t (00:07:27)     checking for orphans...
\t (00:07:27)     Checked  67 percent
\t (00:07:27)     Checked 100 percent
\t (00:07:27) Regenerating DRC
\t (00:07:27)   Original DRC errors: 0
\t (00:07:27) Performing DRC...
\t (00:07:27) Multithreaded DRC update (4 threads).
\t (00:07:28) No DRC errors detected.
\t (00:07:28)   Updated DRC errors:  0
\t (00:07:28) Done dbdoctor.
\t (00:07:28) Dbdoctor completed.
\i (00:07:34) FORM dbdoctor_allegro vlog  
\i (00:07:36) setwindow text
\i (00:07:36) close 
\i (00:07:37) setwindow form.dbdoctor_allegro
\i (00:07:37) FORM dbdoctor_allegro close  
\i (00:07:37) setwindow pcb
\i (00:07:37) generaledit 
\i (00:07:41) nctape_full 
\w (00:07:42) WARNING(SPMHMF-272): NC Parameters file 'nc_param.txt' not found ... loading defaults.
\i (00:07:44) setwindow form.nc_drill
\i (00:07:44) FORM nc_drill scale 1.0 
\i (00:07:44) FORM nc_drill parameters  
\i (00:07:45) setwindow form.nc_parameters
\i (00:07:45) FORM nc_parameters done  
\i (00:07:46) setwindow form.nc_drill
\i (00:07:46) FORM nc_drill execute  
\t (00:07:46) Starting Generating NC Drill...
\i (00:07:50) FORM nc_drill close  
\i (00:07:50) setwindow pcb
\i (00:07:50) generaledit 
\i (00:07:50) zoom out 1 
\i (00:07:50) setwindow pcb
\i (00:07:50) zoom out 1598.5 1316.2
\i (00:07:50) trapsize 509
\i (00:07:56) ncdrill legend 
\i (00:07:57) setwindow form.nc_drilllegend
\i (00:07:57) FORM nc_drilllegend done  
   (00:07:57) Loading signal.cxt 
   (00:07:57) Loading mfg.cxt 
\i (00:07:59) setwindow pcb
\i (00:07:59) pick grid 3307.5 2156.8
\t (00:07:59) last pick:  3308.0 2157.0
\t (00:07:59) NC Drill Legend generation successful
\i (00:07:59) done 
\i (00:07:59) generaledit 
\i (00:08:01) prepopup 7238.3 2554.0
\i (00:08:02) pick grid 6759.7 2951.1
\t (00:08:02) last pick:  6760.0 2951.0
\i (00:08:03) artwork 
\i (00:08:05) setwindow form.film_control
\i (00:08:05) FORM film_control general_parameters  
\i (00:08:06) FORM film_control ok  
\i (00:08:06) setwindow pcb
\i (00:08:06) generaledit 
\i (00:08:08) artwork 
\i (00:08:09) setwindow form.film_control
\i (00:08:09) FORM film_control select_all  
\i (00:08:10) FORM film_control create  
\t (00:08:10) Checking db records
\t (00:08:10)     checking for orphans...
\t (00:08:10)     Checked  66 percent
\t (00:08:10)     Checked 100 percent
\t (00:08:11) Done dbdoctor.
\t (00:08:11) Starting Create artwork films...
\w (00:08:11) WARNING(SPMHGE-269): artwork had warnings, use Viewlog to review the log file.
\w (00:08:12) Artwork generated with warnings.
\i (00:08:16) setwindow text
\i (00:08:16) close 
\i (00:08:17) setwindow form.film_control
\i (00:08:17) FORM film_control ok  
\i (00:08:18) setwindow pcb
\i (00:08:18) generaledit 
\i (00:16:08) zoom in 1 
\i (00:16:08) setwindow pcb
\i (00:16:08) zoom in -266.8 1148.7
\i (00:16:08) trapsize 255
\i (00:16:08) zoom in 1 
\i (00:16:08) setwindow pcb
\i (00:16:08) zoom in -266.8 1148.7
\i (00:16:08) trapsize 127
\i (00:16:09) zoom in 1 
\i (00:16:09) setwindow pcb
\i (00:16:09) zoom in 163.4 1304.1
\i (00:16:09) trapsize 64
\i (00:16:09) zoom in 1 
\i (00:16:09) setwindow pcb
\i (00:16:09) zoom in 160.9 1304.1
\i (00:16:09) trapsize 32
\i (00:16:09) zoom out 1 
\i (00:16:09) setwindow pcb
\i (00:16:09) zoom out 155.8 1301.6
\i (00:16:09) trapsize 64
\i (00:16:09) zoom out 1 
\i (00:16:09) setwindow pcb
\i (00:16:09) zoom out 153.3 1297.7
\i (00:16:09) trapsize 127
\i (00:16:09) zoom out 1 
\i (00:16:09) setwindow pcb
\i (00:16:09) zoom out 153.3 1297.8
\i (00:16:09) trapsize 255
\i (00:16:12) status 
\i (00:16:12) generaledit 
\i (00:16:13) setwindow form.status
\i (00:16:13) FORM status drc_update  
\t (00:16:13) Running DRC, please wait...
\t (00:16:13) Performing DRC...
\t (00:16:13) Multithreaded DRC update (4 threads).
\t (00:16:13) No DRC errors detected.
\t (00:16:14) DRC done.
\i (00:16:14) FORM status drc_update  
\t (00:16:14) Running DRC, please wait...
\t (00:16:14) Performing DRC...
\t (00:16:14) Multithreaded DRC update (4 threads).
\t (00:16:14) No DRC errors detected.
\t (00:16:14) DRC done.
\i (00:16:14) FORM status drc_update  
\t (00:16:14) Running DRC, please wait...
\t (00:16:14) Performing DRC...
\t (00:16:14) Multithreaded DRC update (4 threads).
\t (00:16:14) No DRC errors detected.
\t (00:16:14) DRC done.
\i (00:16:14) FORM status drc_update  
\t (00:16:14) Running DRC, please wait...
\t (00:16:14) Performing DRC...
\t (00:16:14) Multithreaded DRC update (4 threads).
\t (00:16:15) No DRC errors detected.
\t (00:16:15) DRC done.
\i (00:16:15) FORM status drc_update  
\t (00:16:15) Running DRC, please wait...
\t (00:16:15) Performing DRC...
\t (00:16:15) Multithreaded DRC update (4 threads).
\t (00:16:15) No DRC errors detected.
\t (00:16:15) DRC done.
\i (00:16:15) FORM status drc_update  
\t (00:16:15) Running DRC, please wait...
\t (00:16:15) Performing DRC...
\t (00:16:15) Multithreaded DRC update (4 threads).
\t (00:16:15) No DRC errors detected.
\t (00:16:15) DRC done.
\i (00:16:15) FORM status drc_update  
\t (00:16:15) Running DRC, please wait...
\t (00:16:15) Performing DRC...
\t (00:16:15) Multithreaded DRC update (4 threads).
\t (00:16:15) No DRC errors detected.
\t (00:16:15) DRC done.
\i (00:16:16) FORM status drc_update  
\t (00:16:16) Running DRC, please wait...
\t (00:16:16) Performing DRC...
\t (00:16:16) Multithreaded DRC update (4 threads).
\t (00:16:16) No DRC errors detected.
\t (00:16:16) DRC done.
\i (00:16:16) FORM status drc_update  
\t (00:16:16) Running DRC, please wait...
\t (00:16:16) Performing DRC...
\t (00:16:16) Multithreaded DRC update (4 threads).
\t (00:16:16) No DRC errors detected.
\t (00:16:16) DRC done.
\i (00:16:16) FORM status drc_update  
\t (00:16:16) Running DRC, please wait...
\t (00:16:16) Performing DRC...
\t (00:16:16) Multithreaded DRC update (4 threads).
\t (00:16:16) No DRC errors detected.
\t (00:16:16) DRC done.
\i (00:16:18) FORM status drc_update  
\t (00:16:18) Running DRC, please wait...
\t (00:16:18) Performing DRC...
\t (00:16:18) Multithreaded DRC update (4 threads).
\t (00:16:18) No DRC errors detected.
\t (00:16:18) DRC done.
\i (00:16:25) FORM status done  
\i (00:16:29) setwindow pcb
\i (00:16:29) reports 
\i (00:16:49) reports "Dangling Lines, Via and Antenna Report" "Design Rules Check (DRC) Report" "Design Rules Net Shorts Check (DRC) Report" "Shape Islands" "Shape Dynamic State" "Shape No Net" "Unassigned Functions Report" "Unplaced Components Report"
\i (00:16:51) setwindow text
\i (00:16:51) close 
\i (00:16:51) setwindow text
\i (00:16:51) close 
\i (00:16:52) setwindow text
\i (00:16:52) close 
\i (00:16:52) setwindow text
\i (00:16:52) close 
\i (00:16:53) setwindow text
\i (00:16:53) close 
\i (00:16:53) setwindow text
\i (00:16:53) close 
\i (00:16:54) setwindow text
\i (00:16:54) close 
\i (00:16:55) setwindow text
\i (00:16:55) close 
\i (00:16:56) setwindow pcb
\i (00:16:56) generaledit 
\i (00:16:57) exit 
\e (00:16:57) Do you want to save the changes you made to D:/MyProject/SDHCAL_DAQ/PCB&Schematic/AGET_ERNI2HRS/Allegro/HardBoard/AGET_ERNI2HRS_HardBoard.brd?
\i (00:16:58) fillin yes 
\t (00:16:58)     Journal end - Thu Sep 14 22:27:39 2017
