**NOTE** : The main branch contains a pipelined version of the 32IM RISC-V instruction set. Whilst the main branch contains a Multi-cycle FSM implementation.
