{"vcs1":{"timestamp_begin":1731183125.072306810, "rt":3.22, "ut":1.89, "st":0.22}}
{"vcselab":{"timestamp_begin":1731183128.352598704, "rt":1.22, "ut":0.28, "st":0.09}}
{"link":{"timestamp_begin":1731183129.636011747, "rt":0.29, "ut":0.13, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731183124.542716044}
{"VCS_COMP_START_TIME": 1731183124.542716044}
{"VCS_COMP_END_TIME": 1731183133.264817882}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 336592}}
{"stitch_vcselab": {"peak_mem": 231628}}
