design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_lmb_bram_0_sim_netlist.vhdl,vhdl,xil_defaultlib,d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0_sim_netlist.vhdl,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_clk_wiz_1_0_sim_netlist.vhdl,vhdl,xil_defaultlib,d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_sim_netlist.vhdl,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
full_adder.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f48c/src/full_adder.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
multiplier.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f48c/src/multiplier.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
half_adder.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f48c/src/half_adder.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
BinaryToBCD.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f48c/src/BinaryToBCD.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
BCD_multiplier.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f48c/src/BCD_multiplier.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
BCD_adder.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f48c/src/BCD_adder.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
N_digit_BCD_adder.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f48c/src/N_digit_BCD_adder.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
BCD_1x8_multiplier.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f48c/src/BCD_1x8_multiplier.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
BCD_8x8_multiplier.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f48c/src/BCD_8x8_multiplier.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
myip_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f48c/hdl/myip_v1_0_S00_AXI.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
myip_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/f48c/hdl/myip_v1_0.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_myip_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1_xbar_0_sim_netlist.vhdl,vhdl,xil_defaultlib,d:/courses/University courses/Design Automation/Homeworks/project/phase_one/phase_one.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/hdl/design_1.vhd,incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/db52"incdir="../../../../phase_one.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
