[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of SN74AVC1T45DRLR production of TEXAS INSTRUMENTS from the text:BDIR5\n4A3\nVCCA VCCB\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nSN74AVC1T45\nSCES530H –DECEMBER 2003 –REVISED DECEMBER 2014\nSN74AVC1T45 Single-Bit Dual-Supply BusTransceiver withConfigurable Voltage\nTranslation and3-State Outputs\n1Features 2Applications\n1•Available intheTexas Instruments NanoFree ™ •Personal Electronic\nPackage •Industrial\n•Fully Configurable Dual-Rail Design Allows Each •Enterprise\nPort toOperate Over theFull1.2-V to3.6-V•TelecomPower-Supply Range\n•VCCIsolation Feature -IfEither VCCInput IsAt 3Description\nGND, Both Ports AreInTheHigh-ImpedanceThis single-bit noninverting bustransceiver uses two\nState separate configurable power-supply rails. The\nSN74AVC1T45 isoptimized to operate with •DIRInput Circuit Referenced toVCCA\nVCCA/VCCBsetat1.4Vto3.6V.Itisoperational with•±12-mA Output Drive at3.3VVCCA/VCCBaslowas1.2V.The Aport isdesigned to•I/Os Are4.6-V Toleranttrack VCCA.VCCAaccepts anysupply voltage from 1.2\n•IoffSupports Partial-Power-Down Mode Operation Vto3.6V.TheBportisdesigned totrack VCCB.VCCB\naccepts anysupply voltage from 1.2Vto3.6V.This •Typical Max Data Rates\nallows for universal low-voltage, bidirectional–500Mbps (1.8-V to3.3-V Translation)translation between any ofthe1.2-V, 1.5-V, 1.8-V,\n–320Mbps (<1.8-V to3.3-V Translation) 2.5-V, and3.3-V voltage nodes.\n–320Mbps (Translate to2.5Vor1.8V)\nDevice Information(1)\n–280Mbps (Translate to1.5V)\nPART NUMBER PACKAGE BODY SIZE (NOM)–240Mbps (Translate to1.2V)\n2.90 mm×1.60 mm•Latch-Up Performance Exceeds 100mAPerSOT (6) 2.00 mm×1.25 mmJESD 78,Class II SN74AVC1T45\n1.60 mm×1.20 mm•ESD Protection Exceeds JESD 22DSBGA (6) 1.39 mm×0.89 mm\n–±2000-V Human Body Model (A114-A)\n(1)Forallavailable packages, see theorderable addendum at–200-V Machine Model (A115-A) theendofthedatasheet.\n–±1000-V Charged-Device Model (C101)\nLogic Diagram (Positive Logic)\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nSN74AVC1T45\nSCES530H –DECEMBER 2003 –REVISED DECEMBER 2014 www.ti.com\nTable ofContents\n1Features .................................................................. 1 8Parameter Measurement Information ................ 12\n2Applications ........................................................... 1 9Detailed Description ............................................ 13\n9.1 Overview ................................................................. 13 3Description ............................................................. 1\n9.2 Functional Block Diagram ....................................... 13 4Revision History ..................................................... 2\n9.3 Feature Description ................................................. 135Description (continued) ......................................... 3\n9.4 Device Functional Modes ........................................ 136PinConfiguration andFunctions ......................... 3\n10Application andImplementation ........................ 147Specifications ......................................................... 4\n10.1 Application Information .......................................... 147.1 Absolute Maximum Ratings ..................................... 4\n10.2 Typical Applications .............................................. 147.2 ESD Ratings .............................................................. 4\n11Power Supply Recommendations ..................... 187.3 Recommended Operating Conditions ...................... 5\n11.1 Power-Up Considerations ..................................... 187.4 Thermal Information .................................................. 5\n12Layout ................................................................... 18 7.5 Electrical Characteristics .......................................... 6\n12.1 Layout Guidelines ................................................. 18 7.6 Switching Characteristics: VCCA=1.2V................... 7\n12.2 Layout Example .................................................... 19 7.7 Switching Characteristics: VCCA=1.5V±0.1V....... 7\n13Device andDocumentation Support ................. 20 7.8 Switching Characteristics: VCCA=1.8V±0.15 V.....8\n13.1 Trademarks ........................................................... 20 7.9 Switching Characteristics: VCCA=2.5V±0.2V....... 8\n13.2 Electrostatic Discharge Caution ............................ 20 7.10 Switching Characteristics: VCCA=3.3V±0.3V.....9\n13.3 Glossary ................................................................ 20 7.11 Operating Characteristics ........................................ 9\n7.12 Typical Characteristics .......................................... 10 14Mechanical, Packaging, andOrderable\nInformation ........................................................... 20\n4Revision History\nChanges from Revision G(January 2008) toRevision H Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n2 Submit Documentation Feedback Copyright ©2003 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nwww.ti.com SCES530H –DECEMBER 2003 –REVISED DECEMBER 2014\n5Description (continued)\nThe SN74AVC1T45 isdesigned forasynchronous communication between twodata buses. The logic levels of\nthedirection-control (DIR) input activate either theB-port outputs ortheA-port outputs. Thedevice transmits data\nfrom theAbustotheBbuswhen theB-port outputs areactivated andfrom theBbustotheAbuswhen theA-\nportoutputs areactivated. Theinput circuitry onboth AandBports always isactive andmust have alogic HIGH\norLOW level applied toprevent excess ICCandICCZ.\nTheSN74AVC1T45 isdesigned sothattheDIRinput ispowered byVCCA.\nThis device isfully specified forpartial-power-down applications using Ioff.The Ioffcircuitry disables theoutputs,\npreventing damaging current backflow through thedevice when itispowered down.\nThe VCCisolation feature ensures that ifeither VCCinput isatGND, then both ports areinthehigh-impedance\nstate.\nNanoFree ™package technology isamajor breakthrough inICpackaging concepts, using thedieasthe\npackage.\n6PinConfiguration andFunctions\nSee mechanical drawings inMechanical, Packaging, andOrderable Information fordimensions.\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nVCCA 1 P A-port supply voltage. 1.2V≤VCCA≤3.6V\nGND 2 G Ground\nA 3 I/O Input/output A.Referenced toVCCA.\nB 4 I/O Input/output B.Referenced toVCCB.\nDIR 5 I Direction control signal\nVCCB 6 P B-port supply voltage. 1.2V≤VCCB≤3.6V.\nCopyright ©2003 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nSCES530H –DECEMBER 2003 –REVISED DECEMBER 2014 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCCA,Supply voltage –0.5 4.6 VVCCB\nI/Oports (Aport) –0.5 4.6\nVI Input voltage(2)I/Oports (Bport) –0.5 4.6 V\nControl inputs –0.5 4.6\nAport –0.5 4.6 Voltage applied toanyoutput inthehigh-impedance orpower-offVO Vstate(2)Bport –0.5 4.6\nAport –0.5 VCCA+0.5\nVO Voltage applied toanyoutput inthehigh orlowstate(2)(3)V\nBport –0.5 VCCB+0.5\nIIK Input clamp current VI<0 –50 mA\nIOK Output clamp current VO<0 –50 mA\nIO Continuous output current –50 50 mA\nContinuous current through VCCA,VCCB,orGND –100 100 mA\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Theinput negative-voltage andoutput voltage ratings may beexceeded iftheinput andoutput current ratings areobserved.\n(3) Theoutput positive-voltage rating may beexceeded upto4.6Vmaximum iftheoutput current ratings areobserved.\n7.2 ESD Ratings\nVALUE UNIT\nHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nCharged-device model (CDM), perJEDEC specification JESD22- ±1000V(ESD) Electrostatic discharge VC101(2)\nMachine model, perA115-A 200\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n4 Submit Documentation Feedback Copyright ©2003 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nwww.ti.com SCES530H –DECEMBER 2003 –REVISED DECEMBER 2014\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)(2)(3)\nVCCI VCCO MIN MAX UNIT\nVCCA Supply voltage 1.2 3.6 V\nVCCB Supply voltage 1.2 3.6 V\n1.2Vto1.95 V VCCI×0.65\nHigh-level inputVIH Data inputs 1.95 Vto2.7V 1.6 Vvoltage\n2.7Vto3.6V 2\n1.2Vto1.95 V VCCI×0.35\nLow-level inputVIL Data inputs 1.95 Vto2.7V 0.7 Vvoltage\n2.7Vto3.6V 0.8\n1.2Vto1.95 V VCCA×0.65\nHigh-level input DIRVIH 1.95 Vto2.7V 1.6 Vvoltage (referenced toVCCA)\n2.7Vto3.6V 2\n1.2Vto1.95 V VCCA×0.35\nLow-level input DIRVIL 1.95 Vto2.7V 0.7 Vvoltage (referenced toVCCA)\n2.7Vto3.6V 0.8\nVI Input voltage 0 3.6 V\nActive state 0 VCCOVO Output voltage V\n3-state 0 3.6\n1.2V –3\n1.4Vto1.6V –6\nIOH High-level output current 1.65 Vto1.95 V –8 mA\n2.3Vto2.7V –9\n3Vto3.6V –12\n1.2V 3\n1.4Vto1.6V 6\nIOL Low-level output current 1.65 Vto1.95 V 8 mA\n2.3Vto2.7V 9\n3Vto3.6V 12\nΔt/Δv Input transition riseorfallrate 5 ns/V\nTA Operating free-air temperature –40 85 °C\n(1) VCCIistheVCCassociated with theinput port.\n(2) VCCOistheVCCassociated with theoutput port.\n(3) Allunused data inputs ofthedevice must beheld atVCCIorGND toensure proper device operation. Refer totheTIapplication report,\nImplications ofSlow orFloating CMOS Inputs ,SCBA004 .\n7.4 Thermal Information\nSN74AVC1T45\nTHERMAL METRIC(1)DBV DCK DRL YZP UNIT\n6PINS\nRθJA Junction-to-ambient thermal resistance 24.3 290.7 236.2 130\nRθJC(top) Junction-to-case (top) thermal resistance 174.7 97.0 97.6 54\nRθJB Junction-to-board thermal resistance 92.4 99.2 71.0 51\n°C/W\nψJT Junction-to-top characterization parameter 61.1 2.1 8.3 1\nψJB Junction-to-board characterization parameter 92.0 98.4 70.8 50\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A N/A N/A N/A\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\nCopyright ©2003 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nSCES530H –DECEMBER 2003 –REVISED DECEMBER 2014 www.ti.com\n7.5 Electrical Characteristics(1)(2)\nover recommended operating free-air temperature range (unless otherwise noted)\nTA=25°C –40°Cto85°C\nPARAMETER TEST CONDITIONS VCCA VCCB UNIT\nMIN TYP MAX MIN MAX\nVCCOIOH=–100μA 1.2Vto3.6V 1.2Vto3.6V–0.2\nIOH=–3mA 1.2V 1.2V 0.95\nIOH=–6mA 1.4V 1.4V 1.05 VOH VI=VIH V\nIOH=–8mA 1.65 V 1.65 V 1.2\nIOH=–9mA 2.3V 2.3V 1.75\nIOH=–12mA 3V 3V 2.3\nIOL=100μA 1.2Vto3.6V 1.2Vto3.6V 0.2\nIOL=3mA 1.2V 1.2V 0.15\nIOL=6mA 1.4V 1.4V 0.35\nVOL VI=VIL V\nIOL=8mA 1.65 V 1.65 V 0.45\nIOL=9mA 2.3V 2.3V 0.55\nIOL=12mA 3V 3V 0.7\nII DIR VI=VCCAorGND 1.2Vto3.6V 1.2Vto3.6V –0.25 ±0.025 0.25 –1 1μA\nAport 0V 0to3.6V –1 ±0.1 1 –5 5\nIoff VIorVO=0to3.6V μA\nBport 0to3.6V 0V –1 ±0.1 1 –5 5\nBport 0V 3.6V –2.5 ±0.5 2.5 –5 5 VO=VCCOorGND,IOZ μAVI=VCCIorGND Aport 3.6V 0V –2.5 ±0.5 2.5 –5 5\n1.2Vto3.6V 1.2Vto3.6V 10\nICCA VI=VCCIorGND, IO=0 0V 3.6V –2μA\n3.6V 0V 10\n1.2Vto3.6V 1.2Vto3.6V 10\nICCB VI=VCCIorGND, IO=0 0V 3.6V 10μA\n3.6V 0V –2\nICCA+ICCBVI=VCCIorGND, IO=0 1.2Vto3.6V 1.2Vto3.6V 20μA(see Table 4)\nControlCi VI=3.3VorGND 3.3V 3.3V 2.5 pFinputs\nAorBCio VO=3.3VorGND 3.3V 3.3V 6 pFport\n(1) VCCOistheVCCassociated with theoutput port.\n(2) VCCIistheVCCassociated with theinput port.\n6 Submit Documentation Feedback Copyright ©2003 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nwww.ti.com SCES530H –DECEMBER 2003 –REVISED DECEMBER 2014\n7.6 Switching Characteristics: VCCA=1.2V\nover recommended operating free-air temperature range, VCCA=1.2V(see Figure 11)\nVCCB=1.2V VCCB=1.5V VCCB=1.8V VCCB=2.5V VCCB=3.3V FROM TOPARAMETER UNIT(INPUT) (OUTPUT) TYP TYP TYP TYP TYP\ntPLH 3.3 2.7 2.4 2.3 2.4\nA B ns\ntPHL 3.3 2.7 2.4 2.3 2.4\ntPLH 3.3 3.1 2.9 2.8 2.7\nB A ns\ntPHL 3.3 3.1 2.9 2.8 2.7\ntPHZ 5.1 5.2 5.3 5.2 3.7\nDIR A ns\ntPLZ 5.1 5.2 5.3 5.2 3.7\ntPHZ 5.3 4.3 4 3.3 3.7\nDIR B ns\ntPLZ 5.3 4.3 4 3.3 3.7\ntPZH(1)8.6 7.3 6.8 6.1 6.4\nDIR A ns\ntPZL(1)8.6 7.3 6.8 6.1 6.4\ntPZH(1)8.3 7.8 7.7 7.5 5.8\nDIR B ns\ntPZL(1)8.3 7.8 7.7 7.5 5.8\n(1) Theenable time isacalculated value, derived using theformula shown intheEnable Times section.\n7.7 Switching Characteristics: VCCA=1.5V±0.1V\nover recommended operating free-air temperature range, VCCA=1.5V±0.1V(see Figure 11)\nVCCB=1.5V VCCB=1.8V VCCB=2.5V VCCB=3.3VVCCB=1.2V FROM TO±0.1V ±0.15 V ±0.2V ±0.3V PARAMETER UNIT(INPUT) (OUTPUT)\nTYP MIN MAX MIN MAX MIN MAX MIN MAX\ntPLH 2.9 0.7 5.6 0.6 5.2 0.5 4.2 0.5 3.8\nA B ns\ntPHL 2.9 0.7 5.6 0.6 5.2 0.5 4.2 0.5 3.8\ntPLH 2.6 0.6 5.5 0.4 5.3 0.3 4.9 0.3 4.8\nB A ns\ntPHL 2.6 0.6 5.5 0.4 5.3 0.3 4.9 0.3 4.8\ntPHZ 3.8 1.6 6.7 1.5 6.8 0.3 6.9 0.9 6.9\nDIR A ns\ntPLZ 3.8 1.6 6.7 1.5 6.8 0.3 6.9 0.9 6.9\ntPHZ 5.1 1.8 8.1 1.6 7.1 1.1 4.7 1.4 4.5\nDIR B ns\ntPLZ 5.1 1.8 8.1 1.6 7.1 1.1 4.7 1.4 4.5\ntPZH(1)7.7 13.6 12.4 9.6 9.3\nDIR A ns\ntPZL(1)7.7 13.6 12.4 9.6 9.3\ntPZH(1)6.7 12.3 12 11.1 10.7\nDIR B ns\ntPZL(1)6.7 12.3 12 11.1 10.7\n(1) Theenable time isacalculated value, derived using theformula shown intheEnable Times section.\nCopyright ©2003 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nSCES530H –DECEMBER 2003 –REVISED DECEMBER 2014 www.ti.com\n7.8 Switching Characteristics: VCCA=1.8V±0.15 V\nover recommended operating free-air temperature range, VCCA=1.8V±0.15 V(see Figure 11)\nVCCB=1.5V VCCB=1.8V VCCB=2.5V VCCB=3.3VVCCB=1.2V FROM TO ±0.1V ±0.15 V ±0.2V ±0.3V PARAMETER UNIT(INPUT) (OUTPUT)\nTYP MIN MAX MIN MAX MIN MAX MIN MAX\ntPLH 2.7 0.6 5.3 0.5 5 0.4 3.9 0.4 3.4\nA B ns\ntPHL 2.7 0.6 5.3 0.5 5 0.4 3.9 0.4 3.4\ntPLH 2.3 0.5 5.2 0.4 5 0.3 4.6 0.2 4.4\nB A ns\ntPHL 2.3 0.5 5.2 0.4 5 0.3 4.6 0.2 4.4\ntPHZ 3.8 1.6 5.9 1.6 5.9 1.6 5.9 0.5 6\nDIR A ns\ntPLZ 3.8 1.6 5.9 1.6 5.9 1.6 5.9 0.5 6\ntPHZ 5 1.8 7.7 1.4 6.8 1 4.4 1.4 5.3\nDIR B ns\ntPLZ 5 1.8 7.7 1.4 6.8 1 4.4 1.4 5.3\ntPZH(1)7.3 12.9 11.8 9 8.7\nDIR A ns\ntPZL(1)7.3 12.9 11.8 9 8.7\ntPZH(1)6.5 11.2 10.9 9.8 9.4\nDIR B ns\ntPZL(1)6.5 11.2 10.9 9.8 9.4\n(1) Theenable time isacalculated value, derived using theformula shown intheEnable Times section.\n7.9 Switching Characteristics: VCCA=2.5V±0.2V\nover recommended operating free-air temperature range, VCCA=2.5V±0.2V(see Figure 11)\nVCCB=1.5V VCCB=1.8V VCCB=2.5V VCCB=3.3VVCCB=1.2V FROM TO±0.1V ±0.15 V ±0.2V ±0.3V PARAMETER UNIT(INPUT) (OUTPUT)\nTYP MIN MAX MIN MAX MIN MAX MIN MAX\ntPLH 2.6 0.5 4.9 0.4 4.6 0.3 3.4 0.3 3\nA B ns\ntPHL 2.6 0.5 4.9 0.4 4.6 0.3 3.4 0.3 3\ntPLH 2.2 0.4 4.2 0.3 3.8 0.2 3.4 0.2 3.3\nB A ns\ntPHL 2.2 0.4 4.2 0.3 3.8 0.2 3.4 0.2 3.3\ntPHZ 2.8 0.3 3.8 0.8 3.8 0.4 3.8 0.5 3.8\nDIR A ns\ntPLZ 2.8 0.3 3.8 0.8 3.8 0.4 3.8 0.5 3.8\ntPHZ 4.9 2 7.6 1.5 6.5 0.6 4.1 1 4\nDIR B ns\ntPLZ 4.9 2 7.6 1.5 6.5 0.6 4.1 1 4\ntPZH(1)7.1 11.8 10.3 7.5 7.3\nDIR A ns\ntPZL(1)7.1 11.8 10.3 7.5 7.3\ntPZH(1)5.4 8.6 8.1 7 6.6\nDIR B ns\ntPZL(1)5.4 8.6 8.1 7 6.6\n(1) Theenable time isacalculated value, derived using theformula shown intheEnable Times section.\n8 Submit Documentation Feedback Copyright ©2003 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nwww.ti.com SCES530H –DECEMBER 2003 –REVISED DECEMBER 2014\n7.10 Switching Characteristics: VCCA=3.3V±0.3V\nover recommended operating free-air temperature range, VCCA=3.3V±0.3V(see Figure 11)\nVCCB=1.5V VCCB=1.8V VCCB=2.5V VCCB=3.3VVCCB=1.2V FROM TO ±0.1V ±0.15 V ±0.2V ±0.3V PARAMETER UNIT(INPUT) (OUTPUT)\nTYP MIN MAX MIN MAX MIN MAX MIN MAX\ntPLH 2.6 0.4 4.7 0.3 4.4 0.2 3.3 0.2 2.8\nA B ns\ntPHL 2.6 0.4 4.7 0.3 4.4 0.2 3.3 0.2 2.8\ntPLH 2.2 0.4 3.8 0.3 3.4 0.2 3 0.1 2.8\nB A ns\ntPHL 2.2 0.4 3.8 0.3 3.4 0.2 3 0.1 2.8\ntPHZ 3.1 1.3 4.3 1.3 4.3 1.3 4.3 1.3 4.3\nDIR A ns\ntPLZ 3.1 1.3 4.3 1.3 4.3 1.3 4.3 1.3 4.3\ntPHZ 4 0.7 7.4 0.6 6.5 0.7 4 1.5 4.9\nDIR B ns\ntPLZ 4 0.7 7.4 0.6 6.5 0.7 4 1.5 4.9\ntPZH(1)6.2 11.2 9.9 7 6.7\nDIR A ns\ntPZL(1)6.2 11.2 9.9 7 6.7\ntPZH(1)5.7 8.9 8.5 7.2 6.8\nDIR B ns\ntPZL(1)5.7 8.9 8.5 7.2 6.8\n(1) Theenable time isacalculated value, derived using theformula shown intheEnable Times section.\n7.11 Operating Characteristics\nTA=25°C\nVCCA= VCCA= VCCA= VCCA= VCCA=\nTESTVCCB=1.2VVCCB=1.5VVCCB=1.8VVCCB=2.5VVCCB=3.3V PARAMETER UNITCONDITIONS\nTYP TYP TYP TYP TYP\nA-port input,3 3 3 3 4 CL=0pF, B-port output\nCpdA(1)f=10MHz, pF\nB-port input,tr=tf=1ns 13 13 14 15 15A-port output\nA-port input,13 13 14 15 15 CL=0pF, B-port output\nCpdB(1)f=10MHz, pF\nB-port input, tr=tf=1ns 3 3 3 3 3A-port output\n(1) Power dissipation capacitance pertransceiver\nCopyright ©2003 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: SN74AVC1T45\n0123456\n0 10 20 30 40 50tPLH - ns\nCL - pF60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\ntPHL - ns\nCL - pF0123456\n0 10 20 30 40 50 60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\n0123456\n0 10 20 30 40 50tPLH - ns\nCL - pF60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\ntPHL - ns\nCL - pF0123456\n0 10 20 30 40 50 60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\nSN74AVC1T45\nSCES530H –DECEMBER 2003 –REVISED DECEMBER 2014 www.ti.com\n7.12 Typical Characteristics\n7.12.1 Typical Propagation Delay (AtoB)vsLoad Capacitance\nTA=25°C,VCCA=1.2V\nFigure 1.Typical Propagation Delay ofHigh-to-Low (Ato Figure 2.Typical Propagation Delay ofLow-to-High (Ato\nB)vsLoad Capacitance TA=25°C,VCCA=1.2V B)vsLoad Capacitance TA=25°C,VCCA=1.2V\n7.12.2 Typical Propagation Delay (AtoB)vsLoad Capacitance\nTA=25°C,VCCA=1.5V\nFigure 4.Typical Propagation Delay ofLow-to-High (Ato Figure 3.Typical Propagation Delay ofHigh-to-Low (Ato\nB)vsLoad Capacitance TA=25°C,VCCA=1.5V B)vsLoad Capacitance TA=25°C,VCCA=1.5V\n10 Submit Documentation Feedback Copyright ©2003 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN74AVC1T45\n0123456\n0 10 20 30 40 50tPLH - ns\nCL - pF60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\ntPHL - ns\nCL - pF0123456\n0 10 20 30 40 50 60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\n0123456\n0 10 20 30 40 50tPLH - ns\nCL - pF60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\ntPHL - ns\nCL - pF0123456\n0 10 20 30 40 50 60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\n0123456\n0 10 20 30 40 50tPLH - ns\nCL - pF60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\ntPHL - ns\nCL - pF0123456\n0 10 20 30 40 50 60VCCB = 1.8 V\nVCCB = 2.5 V\nVCCB = 3.3 VVCCB = 1.5 VVCCB = 1.2 V\nSN74AVC1T45\nwww.ti.com SCES530H –DECEMBER 2003 –REVISED DECEMBER 2014\n7.12.3 Typical Propagation Delay (AtoB)vsLoad Capacitance\nTA=25°C,VCCA=1.8V\nFigure 6.Typical Propagation Delay ofLow-to-High (Ato Figure 5.Typical Propagation Delay ofHigh-to-Low (Ato\nB)vsLoad Capacitance TA=25°C,VCCA=1.8V B)vsLoad Capacitance TA=25°C,VCCA=1.8V\n7.12.4 Typical Propagation Delay (AtoB)vsLoad Capacitance\nTA=25°C,VCCA=2.5V\nFigure 8.Typical Propagation Delay ofLow-to-High (Ato Figure 7.Typical Propagation Delay ofHigh-to-Low (Ato\nB)vsLoad Capacitance TA=25°C,VCCA=2.5V B)vsLoad Capacitance TA=25°C,VCCA=2.5V\n7.12.5 Typical Propagation Delay (AtoB)vsLoad Capacitance\nTA=25°C,VCCA=3.3V\nFigure 10.Typical Propagation Delay ofLow-to-High (Ato Figure 9.Typical Propagation Delay ofHigh-to-Low (Ato\nB)vsLoad Capacitance TA=25°C,VCCA=3.3V B)vsLoad Capacitance TA=25°C,VCCA=3.3V\nCopyright ©2003 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: SN74AVC1T45\nVOHVOLFrom Output\nUnder Test\nCL\n(see Note A)\nLOAD CIRCUITS12×VCCO\nOpen\nGND\nRLRL\ntPLH tPHLOutput\nControl\n(low-level\nenabling)\nOutput\nWaveform 1\nS1 at 2 ×VCCO\n(see Note B)\nOutput\nWaveform 2\nS1 at GND\n(see Note B)tPZL\ntPZHtPLZ\ntPHZVCCA/2 VCCA/2\nVCCI/2 V CCI/2VCCI\n0 V\nVCCO/2 V CCO/2VOH\nVOL0 V\nVCCO/2VOL+ VTP\nVCCO/2VOH− VTP\n0 VVCCI\n0 VVCCI/2 V CCI/2tw\nInputVCCA\nVCCO\nVOLTAGE WAVEFORMS\nPROPAGATION DELAY TIMESVOLTAGE WAVEFORMS\nPULSE DURATION\nVOLTAGE WAVEFORMS\nENABLE AND DISABLE TIMESOutputInputtpd\ntPLZ/tPZL\ntPHZ/tPZHOpen\n2×VCCO\nGNDTEST S1\nNOTES: A. C Lincludes probe and jig capacitance.\nB. Waveform 1 is for an output with internal conditions such that the output is l ow , except when disabled by the output control.\nWaveform 2 is for an output with internal conditions such that the output is high, exc ept when disabled by the output control.\nC. All input pulses are supplied by generators having the following chara cteristics: PRR 10 MHz, Z O= 50 W , dv/dt ≥1 V/ns.\nD. The outputs are measured one at a time, with one transition per measuremen t.\nE. t PLZand t PHZare the same as t dis.\nF. t PZLand t PZHare the same as t en.\nG. t PLHand t PHLare the same as t pd.\nH. V CCIis the V CCassociated with the input port.\nI. V CCOis the V CCassociated with the output port.1.2 V\n1.5 V ±0.1 V\n1.8 V ±0.15 V\n2.5 V ±0.2 V\n3.3 V ±0.3 V2 kW\n2 kW\n2 kW\n2 kW\n2 kWVCCO RL\n0.1 V\n0.1 V\n0.15 V\n0.15 V\n0.3 VVTP CL\n15 pF\n15 pF\n15 pF\n15 pF\n15 pF\nSN74AVC1T45\nSCES530H –DECEMBER 2003 –REVISED DECEMBER 2014 www.ti.com\n8Parameter Measurement Information\nFigure 11.Load Circuit andVoltage Waveforms\n12 Submit Documentation Feedback Copyright ©2003 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN74AVC1T45\nBDIR5\n4A3\nVCCA VCCB\nSN74AVC1T45\nwww.ti.com SCES530H –DECEMBER 2003 –REVISED DECEMBER 2014\n9Detailed Description\n9.1 Overview\nThe SN74AVC1T45 issingle-bit, dual-supply, noninverting voltage level translation. PinAand direction control\npinaresupport byVCCAandpinBissupport byVCCB.The Aport isable toaccept I/Ovoltages ranging from 1.2\nVto3.6V,while theBport canaccept I/Ovoltages from 1.2to3.6V.The high onDIR allows data transmission\nfrom AtoBandalowonDIRallows data transmission from BtoA.\n9.2 Functional Block Diagram\n9.3 Feature Description\n9.3.1 Fully Configurable Dual-Rail Design Allows Each Port toOperate Over theFull1.2-V to3.6-V\nPower-Supply Range\nBoth VCCAand VCCBcanbesupplied atanyvoltage between 1.2Vand 3.6Vmaking thedevice suitable for\ntranslating between anyofthevoltage nodes (1.2-V, 1.8-V, 2.5-V and3.3-V).\n9.3.2 Support High-Speed Translation\nSN74AVC1T45 cansupport high data-rate application. The translated signal data rate canbeupto500 Mbps\nwhen signal istranslated from 1.8Vto3.3V.\n9.3.3 IoffSupports Partial-Power-Down Mode Operation\nIoffwillprevent backflow current bydisabling I/Ooutput circuits when device isinpartial-power-down mode.\n9.4 Device Functional Modes\nTable 1.Function Table(1)\nINPUTOPERATIONDIR\nL Bdata toAbus\nH Adata toBbus\n(1) Input circuits ofthedata I/Os\nalways areactive.\nCopyright ©2003 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: SN74AVC1T45\n1\n2\n36\n5\n4VCC1 VCC1 VCC2 VCC2\nSYSTEM-1 SYSTEM-2\nSN74AVC1T45\nSCES530H –DECEMBER 2003 –REVISED DECEMBER 2014 www.ti.com\n10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe SN74AVC1T45 device can beused inlevel-translation applications forinterfacing devices orsystems\noperating atdifferent interface voltages with oneanother. The maximum data rate canbeupto500Mbps when\ndevice translate signal from 1.8Vto3.3V.\n10.1.1 Enable Times\nCalculate theenable times fortheSN74AVC1T45 using thefollowing formulas:\n•tPZH(DIR toA)=tPLZ(DIR toB)+tPLH(BtoA)\n•tPZL(DIR toA)=tPHZ(DIR toB)+tPHL(BtoA)\n•tPZH(DIR toB)=tPLZ(DIR toA)+tPLH(AtoB)\n•tPZL(DIR toB)=tPHZ(DIR toA)+tPHL(AtoB)\nInabidirectional application, these enable times provide themaximum delay from thetime theDIR bitis\nswitched until anoutput isexpected. Forexample, iftheSN74AVC1T45 initially istransmitting from AtoB,then\ntheDIR bitisswitched; theBport ofthedevice must bedisabled before presenting itwith aninput. After theB\nport has been disabled, aninput signal applied toitappears onthecorresponding Aport after thespecified\npropagation delay.\n10.2 Typical Applications\n10.2.1 Unidirectional Logic Level-Shifting Application\nFigure 12shows anexample oftheSN74AVC1T45 being used inaunidirectional logic level-shifting application.\nFigure 12.Unidirectional Logic Level-Shifting Application\nPIN NAME FUNCTION DESCRIPTION\n1 VCCA VCC1 SYSTEM-1 supply voltage (1.2Vto3.6V)\n2 GND GND Device GND\n3 A OUT Output level depends onVCC1voltage.\n4 B IN Input threshold value depends onVCC2voltage.\n5 DIR DIR GND (low level) determines B-port toA-port direction.\n6 VCCB VCC2 SYSTEM-2 supply voltage (1.2Vto3.6V)\n14 Submit Documentation Feedback Copyright ©2003 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nwww.ti.com SCES530H –DECEMBER 2003 –REVISED DECEMBER 2014\n10.2.1.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 2.\nTable 2.Design Parameters\nDESIGN PARAMETERS EXAMPLE VALUES\nInput voltage range 1.2Vto3.6V\nOutput voltage range 1.2Vto3.6V\n10.2.1.2 Detailed Design Procedure\nTobegin thedesign process, determine thefollowing:\n•Input voltage range\n–Use thesupply voltage ofthedevice that isdriving theSN74AVC1T45 device todetermine theinput\nvoltage range. Foravalid logic-high, thevalue must exceed theVIHoftheinput port. Foravalid logic low\nthevalue must beless than theVILoftheinput port.\n•Output voltage range\n–Use thesupply voltage ofthedevice that theSN74AVC1T45 device isdriving todetermine theoutput\nvoltage range.\n10.2.1.3 Application Curve\nFigure 13.Translation Up(1.2Vto3.3V)at2.5MHz\nCopyright ©2003 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: SN74AVC1T45\n1\n2\n36\n5\n4VCC1 VCC1 VCC2\nSYSTEM-1 SYSTEM-2DIR CTRLI/O-1 I/O-2Pullup/Pulldown\nor Bus Hold²VCC2\nPullup/Pulldown\nor Bus Hold²\nSN74AVC1T45\nSCES530H –DECEMBER 2003 –REVISED DECEMBER 2014 www.ti.com\n10.2.2 Bidirectional Logic Level-Shifting Application\nFigure 14shows theSN74AVC1T45 being used inabidirectional logic level-shifting application. Because the\nSN74AVC1T45 does nothave anoutput-enable (OE) pin,thesystem designer should take precautions toavoid\nbuscontention between SYSTEM-1 andSYSTEM-2 when changing directions.\nFigure 14.Bidirectional Logic Level-Shifting Application\nThe following table shows data transmission from SYSTEM-1 toSYSTEM-2 and then from SYSTEM-2 to\nSYSTEM-1.\nTable 3.Data Transmission: SYSTEM-1 andSYSTEM-2\nSTATE DIRCTRL I/O-1 I/O-2 DESCRIPTION\n1 H Out In SYSTEM-1 data toSYSTEM-2\nSYSTEM-2 isgetting ready tosend data toSYSTEM-1. I/O-1 andI/O-2 aredisabled. Thebus-2 H Hi-Z Hi-Zlinestate depends onpullup orpulldown.(1)\nDIRbitisflipped. I/O-1 andI/O-2 stillaredisabled. Thebus-line state depends onpullup or3 L Hi-Z Hi-Zpulldown.(1)\n4 L In Out SYSTEM-2 data toSYSTEM-1\n(1) SYSTEM-1 andSYSTEM-2 must usethesame conditions, i.e.,both pullup orboth pulldown.\n10.2.2.1 Design Requirements\nRefer toDesign Requirements .\n10.2.2.2 Detailed Design Procedure\nRefer toDetailed Design Procedure .\n16 Submit Documentation Feedback Copyright ©2003 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nwww.ti.com SCES530H –DECEMBER 2003 –REVISED DECEMBER 2014\n10.2.2.3 Application Curve\nFigure 15.Translation Up(1.2Vto3.3V)at2.5MHz\nCopyright ©2003 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nSCES530H –DECEMBER 2003 –REVISED DECEMBER 2014 www.ti.com\n11Power Supply Recommendations\nTheSN74AVC1T45 device uses twoseparate configurable power-supply rails, VCCAandVCCB.VCCAaccepts any\nsupply voltage from 1.2Vto3.6VandVCCBaccepts anysupply voltage from 1.2Vto3.6V.The Aport andB\nport aredesigned totrack VCCAandVCCBrespectively allowing forlow-voltage, bidirectional translation between\nanyofthe1.2-V, 1.5-V,1.8-V, and3.3-V voltage nodes.\n11.1 Power-Up Considerations\nAproper power-up sequence always should befollowed toavoid excessive supply current, bus contention,\noscillations, orother anomalies. Toguard against such power-up problems, take thefollowing precautions:\n1.Connect ground before anysupply voltage isapplied.\n2.Power upVCCA.\n3.VCCBcanberamped upalong with orafter VCCA.\nTable 4.Typical Total Static Power Consumption (ICCA+ICCB)\nVCCAVCCB UNIT\n0V 1.2V 1.5V 1.8V 2.5V 3.3V\n0V 0 <0.5 <0.5 <0.5 <0.5 <0.5\n1.2V <0.5 <1 <1 <1 <1 1\n1.5V <0.5 <1 <1 <1 <1 1\nμA\n1.8V <0.5 <1 <1 <1 <1 <1\n2.5V <0.5 1 <1 <1 <1 <1\n3.3V <0.5 1 <1 <1 <1 <1\n12Layout\n12.1 Layout Guidelines\nToensure reliability ofthedevice, following common printed-circuit board layout guidelines arerecommended:\n•Bypass capacitors should beused onpower supplies.\n•Short trace lengths should beused toavoid excessive loading.\n•Placing pads onthesignal paths forloading capacitors orpullup resistors tohelp adjust riseandfalltimes of\nsignals depending onthesystem requirements.\n18 Submit Documentation Feedback Copyright ©2003 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nwww.ti.com SCES530H –DECEMBER 2003 –REVISED DECEMBER 2014\n12.2 Layout Example\nFigure 16.PCB Layout Example\nCopyright ©2003 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: SN74AVC1T45\nSN74AVC1T45\nSCES530H –DECEMBER 2003 –REVISED DECEMBER 2014 www.ti.com\n13Device andDocumentation Support\n13.1 Trademarks\nNanoFree isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.2 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.3 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n20 Submit Documentation Feedback Copyright ©2003 –2014, Texas Instruments Incorporated\nProduct Folder Links: SN74AVC1T45\nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Apr-2022\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nSN74AVC1T45DBVR ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (DT1F, DT1R)\n(DT1H, DT1P)\nSN74AVC1T45DBVRE4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (DT1F, DT1R)\n(DT1H, DT1P)\nSN74AVC1T45DBVRG4 ACTIVE SOT-23 DBV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (DT1F, DT1R)\n(DT1H, DT1P)\nSN74AVC1T45DBVT ACTIVE SOT-23 DBV 6250RoHS & Green Call TI | NIPDAU Level-1-260C-UNLIM -40 to 85 DT1R\nDT1H\nSN74AVC1T45DBVTE4 ACTIVE SOT-23 DBV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 DT1R\nDT1H\nSN74AVC1T45DCKR ACTIVE SC70 DCK 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (TCF, TCR)\n(TCH, TCP)\nSN74AVC1T45DCKRE4 ACTIVE SC70 DCK 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (TCF, TCR)\n(TCH, TCP)\nSN74AVC1T45DCKRG4 ACTIVE SC70 DCK 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (TCF, TCR)\n(TCH, TCP)\nSN74AVC1T45DCKT ACTIVE SC70 DCK 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (TCF, TCR)\n(TCH, TCP)\nSN74AVC1T45DCKTG4 ACTIVE SC70 DCK 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (TCF, TCR)\n(TCH, TCP)\nSN74AVC1T45DRLR ACTIVE SOT-5X3 DRL 64000RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 85 (1JW, TCR)\nTCH\nSN74AVC1T45DRLRG4 ACTIVE SOT-5X3 DRL 64000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 (1JW, TCR)\nTCH\nSN74AVC1T45YZPR ACTIVE DSBGA YZP 63000RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 85 (TC2, TCN)\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 20-Apr-2022\nAddendum-Page 2(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nSN74AVC1T45DBVR SOT-23 DBV 63000 180.0 8.43.233.171.374.08.0 Q3\nSN74AVC1T45DBVT SOT-23 DBV 6250 180.0 8.43.233.171.374.08.0 Q3\nSN74AVC1T45DCKR SC70 DCK 63000 180.0 8.42.412.411.24.08.0 Q3\nSN74AVC1T45DCKT SC70 DCK 6250 180.0 8.42.412.411.24.08.0 Q3\nSN74AVC1T45DRLR SOT-5X3 DRL 64000 180.0 8.41.981.780.694.08.0 Q3\nSN74AVC1T45DRLR SOT-5X3 DRL 64000 180.0 8.42.01.80.754.08.0 Q3\nSN74AVC1T45YZPR DSBGA YZP 63000 178.0 9.21.021.520.634.08.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nSN74AVC1T45DBVR SOT-23 DBV 63000 202.0 201.0 28.0\nSN74AVC1T45DBVT SOT-23 DBV 6250 202.0 201.0 28.0\nSN74AVC1T45DCKR SC70 DCK 63000 202.0 201.0 28.0\nSN74AVC1T45DCKT SC70 DCK 6250 202.0 201.0 28.0\nSN74AVC1T45DRLR SOT-5X3 DRL 64000 202.0 201.0 28.0\nSN74AVC1T45DRLR SOT-5X3 DRL 64000 210.0 185.0 35.0\nSN74AVC1T45YZPR DSBGA YZP 63000 220.0 220.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC1.7\n1.5\n4X 0.5\n2X 1\n6X 0.30.1\n0.6 MAX\n6X 0.180.08\n6X 0.40.20.050.00 TYP\n6X 0.270.15B1.31.1A\n1.71.5\nNOTE 3SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. Reference JEDEC registration MO-293 Variation UAAD16PIN 1ID AREA\n34\nSEATING PLANE\n0.05 CSCALE  8.000\n0.1 C A B\n0.05SYMM\nSYMM\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nAROUND0.05 MIN\nAROUND6X (0.67)\n6X (0.3)\n(1.48)4X (0.5)\n(R0.05) TYP\n4223266/C   12/2021SOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\nNOTES: (continued)\n 5. Publication IPC-7351 may have alternate designs. 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.7. Land pattern design aligns to IPC-610, Bottom Termination Component (BTC) solder joint inspection criteria.SYMM\nLAND PATTERN EXAMPLE\nSCALE:30XSYMM\n1\n346\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDERMASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n(1.48)4X (0.5)6X (0.67)\n6X (0.3)\n(R0.05) TYPSOT - 0.6 mm max height DRL0006A\nPLASTIC SMALL OUTLINE\n4223266/C   12/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:30XSYMMSYMM\n1\n346\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\nwww.ti.comPACKAGE OUTLINE\nC 0.5 MAX\n0.19\n0.15\n1\nTYP0.5 TYP\n6X 0.250.210.5\nTYPB EA\nD\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.\n3. NanoFree\nTM package configuration.NanoFree Is a trademark of Texas Instruments.BALL A1\nCORNER\nSEATING PLANE\nBALL TYP 0.05 C\nB\nA\n1 2\n0.015 C A BSYMM\nSYMM CSCALE  9.000\nD: Max = \nE: Max = 1.418 mm, Min = \n0.918 mm, Min = 1.358 mm\n0.858 mm\nwww.ti.comEXAMPLE BOARD LAYOUT\n6X ( ) 0.225(0.5) TYP\n(0.5) TYP\n( )\nMETAL0.225 0.05 MAX\nSOLDER MASK\nOPENINGMETAL\nUNDERMASK\n(\n)\nSOLDER MASKOPENING0.2250.05 MIN\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued) 4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.    For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017). SYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:40X1 2\nA\nB\nC\nNON-SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(0.5)\nTYP(0.5) TYP\n6X ( 0.25)(R ) TYP 0.05\nMETAL\nTYP\n4219524/A   06/2014DSBGA - 0.5 mm max height YZP0006\nDIE SIZE BALL GRID ARRAY\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.SYMMSYMM\nSOLDER PASTE EXAMPLE\nBASED ON 0.1 mm THICK STENCIL\nSCALE:40X1 2\nA\nB\nC\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: SN74AVC1T45DRLR

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VCCA (A-port supply voltage): 1.2V to 3.6V
  - VCCB (B-port supply voltage): 1.2V to 3.6V

- **Current Ratings:**
  - Output drive current: ±12 mA at 3.3V
  - Continuous output current: -50 mA to +50 mA

- **Power Consumption:**
  - Typical total static power consumption: < 1 µA (varies with VCC levels)

- **Operating Temperature Range:**
  - -40°C to 85°C

- **Package Type:**
  - SOT-5X3 (DRL), SC70 (DCK), SOT-23 (DBV)

- **Special Features:**
  - Fully configurable dual-rail design allows for voltage translation between 1.2V and 3.6V.
  - VCC isolation feature prevents backflow current when either VCC is at GND.
  - Supports partial-power-down mode operation with Ioff circuitry.
  - High-speed data rates up to 500 Mbps for 1.8V to 3.3V translation.

- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E.

#### Description:
The **SN74AVC1T45** is a single-bit, dual-supply, non-inverting bus transceiver designed for voltage level translation. It features two configurable power-supply rails (VCCA and VCCB), allowing each port to operate over a wide voltage range. The device is optimized for asynchronous communication between two data buses, enabling bidirectional data transmission based on the direction control (DIR) input.

#### Typical Applications:
- **Level Translation:** The SN74AVC1T45 is commonly used in applications requiring logic level shifting between devices operating at different voltage levels, such as interfacing 1.2V logic with 3.3V logic.
- **Data Communication:** It is suitable for high-speed data communication applications, including personal electronics, industrial systems, and telecom devices.
- **Power Management:** The device can be utilized in power management systems where voltage compatibility is crucial for device interconnectivity.

This component is ideal for designers looking to implement flexible and efficient voltage translation in their electronic systems, ensuring compatibility across various voltage levels while maintaining high data rates.