ARM GAS  /tmp/cctY2p6K.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB137:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "stm32l4xx_hal_cortex.h"
  22:Core/Src/main.c **** #include "stm32l4xx_hal_gpio.h"
  23:Core/Src/main.c **** #include "stm32l4xx_hal_tim.h"
  24:Core/Src/main.c **** #include "stm32l4xx_it.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/cctY2p6K.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PD */
  38:Core/Src/main.c **** /* USER CODE END PD */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  47:Core/Src/main.c **** UART_HandleTypeDef huart2;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE BEGIN PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** int time_cnt = -1;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE END PV */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/main.c **** void SystemClock_Config(void);
  57:Core/Src/main.c **** static void MX_GPIO_Init(void);
  58:Core/Src/main.c **** static void MX_TIM2_Init(void);
  59:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  60:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  65:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim2) {
  68:Core/Src/main.c ****   if (htim2->Instance == TIM2) {
  69:Core/Src/main.c ****     time_cnt++;
  70:Core/Src/main.c ****     if (time_cnt == 32)
  71:Core/Src/main.c ****       time_cnt = -1;
  72:Core/Src/main.c ****   }
  73:Core/Src/main.c **** }
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END 0 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /**
  78:Core/Src/main.c ****   * @brief  The application entry point.
  79:Core/Src/main.c ****   * @retval int
  80:Core/Src/main.c ****   */
  81:Core/Src/main.c **** int main(void)
  82:Core/Src/main.c **** {
  83:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE END 1 */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  88:Core/Src/main.c **** 
ARM GAS  /tmp/cctY2p6K.s 			page 3


  89:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  90:Core/Src/main.c ****   HAL_Init();
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END Init */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Configure the system clock */
  97:Core/Src/main.c ****   SystemClock_Config();
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* USER CODE END SysInit */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* Initialize all configured peripherals */
 104:Core/Src/main.c ****   MX_GPIO_Init();
 105:Core/Src/main.c ****   MX_TIM2_Init();
 106:Core/Src/main.c ****   MX_USART2_UART_Init();
 107:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim2);
 110:Core/Src/main.c ****   HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 111:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(TIM2_IRQn);
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE END 2 */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Infinite loop */
 116:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 117:Core/Src/main.c ****   while (1)
 118:Core/Src/main.c ****   {
 119:Core/Src/main.c ****     /* USER CODE END WHILE */
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****     if ((time_cnt%2 == 0) && (time_cnt < 16))
 124:Core/Src/main.c ****       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****     if ((time_cnt%4 == 0) && (time_cnt >= 16))
 127:Core/Src/main.c ****       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 128:Core/Src/main.c ****   }
 129:Core/Src/main.c ****   /* USER CODE END 3 */
 130:Core/Src/main.c **** }
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** /**
 133:Core/Src/main.c ****   * @brief System Clock Configuration
 134:Core/Src/main.c ****   * @retval None
 135:Core/Src/main.c ****   */
 136:Core/Src/main.c **** void SystemClock_Config(void)
 137:Core/Src/main.c **** {
 138:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 139:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 144:Core/Src/main.c ****   {
 145:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/cctY2p6K.s 			page 4


 146:Core/Src/main.c ****   }
 147:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 148:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 149:Core/Src/main.c ****   */
 150:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 152:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 160:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 161:Core/Src/main.c ****   {
 162:Core/Src/main.c ****     Error_Handler();
 163:Core/Src/main.c ****   }
 164:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 167:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 168:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 171:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 174:Core/Src/main.c ****   {
 175:Core/Src/main.c ****     Error_Handler();
 176:Core/Src/main.c ****   }
 177:Core/Src/main.c **** }
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** /**
 180:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 181:Core/Src/main.c ****   * @param None
 182:Core/Src/main.c ****   * @retval None
 183:Core/Src/main.c ****   */
 184:Core/Src/main.c **** static void MX_TIM2_Init(void)
 185:Core/Src/main.c **** {
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 188:Core/Src/main.c **** 
 189:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 192:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 197:Core/Src/main.c ****   htim2.Instance = TIM2;
 198:Core/Src/main.c ****   htim2.Init.Prescaler = 39999;
 199:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 200:Core/Src/main.c ****   htim2.Init.Period = 999;
 201:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 202:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /tmp/cctY2p6K.s 			page 5


 203:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 204:Core/Src/main.c ****   {
 205:Core/Src/main.c ****     Error_Handler();
 206:Core/Src/main.c ****   }
 207:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 208:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 209:Core/Src/main.c ****   {
 210:Core/Src/main.c ****     Error_Handler();
 211:Core/Src/main.c ****   }
 212:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 213:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 214:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 215:Core/Src/main.c ****   {
 216:Core/Src/main.c ****     Error_Handler();
 217:Core/Src/main.c ****   }
 218:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c **** }
 223:Core/Src/main.c **** 
 224:Core/Src/main.c **** /**
 225:Core/Src/main.c ****   * @brief USART2 Initialization Function
 226:Core/Src/main.c ****   * @param None
 227:Core/Src/main.c ****   * @retval None
 228:Core/Src/main.c ****   */
 229:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 230:Core/Src/main.c **** {
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 239:Core/Src/main.c ****   huart2.Instance = USART2;
 240:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 241:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 242:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 243:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 244:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 245:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 246:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 247:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 248:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 249:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 250:Core/Src/main.c ****   {
 251:Core/Src/main.c ****     Error_Handler();
 252:Core/Src/main.c ****   }
 253:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** }
 258:Core/Src/main.c **** 
 259:Core/Src/main.c **** /**
ARM GAS  /tmp/cctY2p6K.s 			page 6


 260:Core/Src/main.c ****   * @brief GPIO Initialization Function
 261:Core/Src/main.c ****   * @param None
 262:Core/Src/main.c ****   * @retval None
 263:Core/Src/main.c ****   */
 264:Core/Src/main.c **** static void MX_GPIO_Init(void)
 265:Core/Src/main.c **** {
  28              		.loc 1 265 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 8AB0     		sub	sp, sp, #40
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 266:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 266 3 view .LVU1
  41              		.loc 1 266 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0594     		str	r4, [sp, #20]
  44 0008 0694     		str	r4, [sp, #24]
  45 000a 0794     		str	r4, [sp, #28]
  46 000c 0894     		str	r4, [sp, #32]
  47 000e 0994     		str	r4, [sp, #36]
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 269:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 269 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 269 3 view .LVU4
  51              		.loc 1 269 3 view .LVU5
  52 0010 214B     		ldr	r3, .L3
  53 0012 DA6C     		ldr	r2, [r3, #76]
  54 0014 42F00402 		orr	r2, r2, #4
  55 0018 DA64     		str	r2, [r3, #76]
  56              		.loc 1 269 3 view .LVU6
  57 001a DA6C     		ldr	r2, [r3, #76]
  58 001c 02F00402 		and	r2, r2, #4
  59 0020 0192     		str	r2, [sp, #4]
  60              		.loc 1 269 3 view .LVU7
  61 0022 019A     		ldr	r2, [sp, #4]
  62              	.LBE4:
  63              		.loc 1 269 3 view .LVU8
 270:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  64              		.loc 1 270 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 270 3 view .LVU10
  67              		.loc 1 270 3 view .LVU11
  68 0024 DA6C     		ldr	r2, [r3, #76]
  69 0026 42F08002 		orr	r2, r2, #128
  70 002a DA64     		str	r2, [r3, #76]
  71              		.loc 1 270 3 view .LVU12
  72 002c DA6C     		ldr	r2, [r3, #76]
  73 002e 02F08002 		and	r2, r2, #128
ARM GAS  /tmp/cctY2p6K.s 			page 7


  74 0032 0292     		str	r2, [sp, #8]
  75              		.loc 1 270 3 view .LVU13
  76 0034 029A     		ldr	r2, [sp, #8]
  77              	.LBE5:
  78              		.loc 1 270 3 view .LVU14
 271:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  79              		.loc 1 271 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 271 3 view .LVU16
  82              		.loc 1 271 3 view .LVU17
  83 0036 DA6C     		ldr	r2, [r3, #76]
  84 0038 42F00102 		orr	r2, r2, #1
  85 003c DA64     		str	r2, [r3, #76]
  86              		.loc 1 271 3 view .LVU18
  87 003e DA6C     		ldr	r2, [r3, #76]
  88 0040 02F00102 		and	r2, r2, #1
  89 0044 0392     		str	r2, [sp, #12]
  90              		.loc 1 271 3 view .LVU19
  91 0046 039A     		ldr	r2, [sp, #12]
  92              	.LBE6:
  93              		.loc 1 271 3 view .LVU20
 272:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  94              		.loc 1 272 3 view .LVU21
  95              	.LBB7:
  96              		.loc 1 272 3 view .LVU22
  97              		.loc 1 272 3 view .LVU23
  98 0048 DA6C     		ldr	r2, [r3, #76]
  99 004a 42F00202 		orr	r2, r2, #2
 100 004e DA64     		str	r2, [r3, #76]
 101              		.loc 1 272 3 view .LVU24
 102 0050 DB6C     		ldr	r3, [r3, #76]
 103 0052 03F00203 		and	r3, r3, #2
 104 0056 0493     		str	r3, [sp, #16]
 105              		.loc 1 272 3 view .LVU25
 106 0058 049B     		ldr	r3, [sp, #16]
 107              	.LBE7:
 108              		.loc 1 272 3 view .LVU26
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 275:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 109              		.loc 1 275 3 view .LVU27
 110 005a 2246     		mov	r2, r4
 111 005c 2021     		movs	r1, #32
 112 005e 4FF09040 		mov	r0, #1207959552
 113 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 114              	.LVL0:
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 278:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 115              		.loc 1 278 3 view .LVU28
 116              		.loc 1 278 23 is_stmt 0 view .LVU29
 117 0066 4FF40053 		mov	r3, #8192
 118 006a 0593     		str	r3, [sp, #20]
 279:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 119              		.loc 1 279 3 is_stmt 1 view .LVU30
 120              		.loc 1 279 24 is_stmt 0 view .LVU31
 121 006c 4FF40413 		mov	r3, #2162688
ARM GAS  /tmp/cctY2p6K.s 			page 8


 122 0070 0693     		str	r3, [sp, #24]
 280:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 123              		.loc 1 280 3 is_stmt 1 view .LVU32
 124              		.loc 1 280 24 is_stmt 0 view .LVU33
 125 0072 0794     		str	r4, [sp, #28]
 281:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 126              		.loc 1 281 3 is_stmt 1 view .LVU34
 127 0074 05A9     		add	r1, sp, #20
 128 0076 0948     		ldr	r0, .L3+4
 129 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 130              	.LVL1:
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 284:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 131              		.loc 1 284 3 view .LVU35
 132              		.loc 1 284 23 is_stmt 0 view .LVU36
 133 007c 2023     		movs	r3, #32
 134 007e 0593     		str	r3, [sp, #20]
 285:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 135              		.loc 1 285 3 is_stmt 1 view .LVU37
 136              		.loc 1 285 24 is_stmt 0 view .LVU38
 137 0080 0123     		movs	r3, #1
 138 0082 0693     		str	r3, [sp, #24]
 286:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 139              		.loc 1 286 3 is_stmt 1 view .LVU39
 140              		.loc 1 286 24 is_stmt 0 view .LVU40
 141 0084 0794     		str	r4, [sp, #28]
 287:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 142              		.loc 1 287 3 is_stmt 1 view .LVU41
 143              		.loc 1 287 25 is_stmt 0 view .LVU42
 144 0086 0894     		str	r4, [sp, #32]
 288:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 145              		.loc 1 288 3 is_stmt 1 view .LVU43
 146 0088 05A9     		add	r1, sp, #20
 147 008a 4FF09040 		mov	r0, #1207959552
 148 008e FFF7FEFF 		bl	HAL_GPIO_Init
 149              	.LVL2:
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** }
 150              		.loc 1 290 1 is_stmt 0 view .LVU44
 151 0092 0AB0     		add	sp, sp, #40
 152              	.LCFI2:
 153              		.cfi_def_cfa_offset 8
 154              		@ sp needed
 155 0094 10BD     		pop	{r4, pc}
 156              	.L4:
 157 0096 00BF     		.align	2
 158              	.L3:
 159 0098 00100240 		.word	1073876992
 160 009c 00080048 		.word	1207961600
 161              		.cfi_endproc
 162              	.LFE137:
 164              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 165              		.align	1
 166              		.global	HAL_TIM_PeriodElapsedCallback
 167              		.syntax unified
 168              		.thumb
ARM GAS  /tmp/cctY2p6K.s 			page 9


 169              		.thumb_func
 170              		.fpu fpv4-sp-d16
 172              	HAL_TIM_PeriodElapsedCallback:
 173              	.LVL3:
 174              	.LFB132:
  67:Core/Src/main.c ****   if (htim2->Instance == TIM2) {
 175              		.loc 1 67 62 is_stmt 1 view -0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              		@ link register save eliminated.
  68:Core/Src/main.c ****     time_cnt++;
 180              		.loc 1 68 3 view .LVU46
  68:Core/Src/main.c ****     time_cnt++;
 181              		.loc 1 68 12 is_stmt 0 view .LVU47
 182 0000 0368     		ldr	r3, [r0]
  68:Core/Src/main.c ****     time_cnt++;
 183              		.loc 1 68 6 view .LVU48
 184 0002 B3F1804F 		cmp	r3, #1073741824
 185 0006 00D0     		beq	.L7
 186              	.L5:
  73:Core/Src/main.c **** 
 187              		.loc 1 73 1 view .LVU49
 188 0008 7047     		bx	lr
 189              	.L7:
  69:Core/Src/main.c ****     if (time_cnt == 32)
 190              		.loc 1 69 5 is_stmt 1 view .LVU50
  69:Core/Src/main.c ****     if (time_cnt == 32)
 191              		.loc 1 69 13 is_stmt 0 view .LVU51
 192 000a 054A     		ldr	r2, .L8
 193 000c 1368     		ldr	r3, [r2]
 194 000e 0133     		adds	r3, r3, #1
 195 0010 1360     		str	r3, [r2]
  70:Core/Src/main.c ****       time_cnt = -1;
 196              		.loc 1 70 5 is_stmt 1 view .LVU52
  70:Core/Src/main.c ****       time_cnt = -1;
 197              		.loc 1 70 8 is_stmt 0 view .LVU53
 198 0012 202B     		cmp	r3, #32
 199 0014 F8D1     		bne	.L5
  71:Core/Src/main.c ****   }
 200              		.loc 1 71 7 is_stmt 1 view .LVU54
  71:Core/Src/main.c ****   }
 201              		.loc 1 71 16 is_stmt 0 view .LVU55
 202 0016 1346     		mov	r3, r2
 203 0018 4FF0FF32 		mov	r2, #-1
 204 001c 1A60     		str	r2, [r3]
  73:Core/Src/main.c **** 
 205              		.loc 1 73 1 view .LVU56
 206 001e F3E7     		b	.L5
 207              	.L9:
 208              		.align	2
 209              	.L8:
 210 0020 00000000 		.word	.LANCHOR0
 211              		.cfi_endproc
 212              	.LFE132:
 214              		.section	.text.Error_Handler,"ax",%progbits
 215              		.align	1
ARM GAS  /tmp/cctY2p6K.s 			page 10


 216              		.global	Error_Handler
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 220              		.fpu fpv4-sp-d16
 222              	Error_Handler:
 223              	.LFB138:
 291:Core/Src/main.c **** 
 292:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 293:Core/Src/main.c **** 
 294:Core/Src/main.c **** /* USER CODE END 4 */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c **** /**
 297:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 298:Core/Src/main.c ****   * @retval None
 299:Core/Src/main.c ****   */
 300:Core/Src/main.c **** void Error_Handler(void)
 301:Core/Src/main.c **** {
 224              		.loc 1 301 1 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ Volatile: function does not return.
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		@ link register save eliminated.
 302:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 303:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 304:Core/Src/main.c ****   __disable_irq();
 230              		.loc 1 304 3 view .LVU58
 231              	.LBB8:
 232              	.LBI8:
 233              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  /tmp/cctY2p6K.s 			page 11


  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/cctY2p6K.s 			page 12


  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
ARM GAS  /tmp/cctY2p6K.s 			page 13


 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cctY2p6K.s 			page 14


 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 234              		.loc 2 207 27 view .LVU59
 235              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 236              		.loc 2 209 3 view .LVU60
 237              		.syntax unified
 238              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 239 0000 72B6     		cpsid i
 240              	@ 0 "" 2
 241              		.thumb
 242              		.syntax unified
 243              	.L11:
 244              	.LBE9:
 245              	.LBE8:
 305:Core/Src/main.c ****   while (1)
 246              		.loc 1 305 3 discriminator 1 view .LVU61
 306:Core/Src/main.c ****   {
 307:Core/Src/main.c ****   }
 247              		.loc 1 307 3 discriminator 1 view .LVU62
 305:Core/Src/main.c ****   while (1)
 248              		.loc 1 305 9 discriminator 1 view .LVU63
 249 0002 FEE7     		b	.L11
 250              		.cfi_endproc
 251              	.LFE138:
 253              		.section	.text.MX_TIM2_Init,"ax",%progbits
 254              		.align	1
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 258              		.fpu fpv4-sp-d16
 260              	MX_TIM2_Init:
 261              	.LFB135:
 185:Core/Src/main.c **** 
 262              		.loc 1 185 1 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 32
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266 0000 00B5     		push	{lr}
 267              	.LCFI3:
 268              		.cfi_def_cfa_offset 4
 269              		.cfi_offset 14, -4
 270 0002 89B0     		sub	sp, sp, #36
 271              	.LCFI4:
 272              		.cfi_def_cfa_offset 40
 191:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 273              		.loc 1 191 3 view .LVU65
 191:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  /tmp/cctY2p6K.s 			page 15


 274              		.loc 1 191 26 is_stmt 0 view .LVU66
 275 0004 0023     		movs	r3, #0
 276 0006 0493     		str	r3, [sp, #16]
 277 0008 0593     		str	r3, [sp, #20]
 278 000a 0693     		str	r3, [sp, #24]
 279 000c 0793     		str	r3, [sp, #28]
 192:Core/Src/main.c **** 
 280              		.loc 1 192 3 is_stmt 1 view .LVU67
 192:Core/Src/main.c **** 
 281              		.loc 1 192 27 is_stmt 0 view .LVU68
 282 000e 0193     		str	r3, [sp, #4]
 283 0010 0293     		str	r3, [sp, #8]
 284 0012 0393     		str	r3, [sp, #12]
 197:Core/Src/main.c ****   htim2.Init.Prescaler = 39999;
 285              		.loc 1 197 3 is_stmt 1 view .LVU69
 197:Core/Src/main.c ****   htim2.Init.Prescaler = 39999;
 286              		.loc 1 197 18 is_stmt 0 view .LVU70
 287 0014 1448     		ldr	r0, .L20
 288 0016 4FF08042 		mov	r2, #1073741824
 289 001a 0260     		str	r2, [r0]
 198:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 290              		.loc 1 198 3 is_stmt 1 view .LVU71
 198:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 291              		.loc 1 198 24 is_stmt 0 view .LVU72
 292 001c 49F63F42 		movw	r2, #39999
 293 0020 4260     		str	r2, [r0, #4]
 199:Core/Src/main.c ****   htim2.Init.Period = 999;
 294              		.loc 1 199 3 is_stmt 1 view .LVU73
 199:Core/Src/main.c ****   htim2.Init.Period = 999;
 295              		.loc 1 199 26 is_stmt 0 view .LVU74
 296 0022 8360     		str	r3, [r0, #8]
 200:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 297              		.loc 1 200 3 is_stmt 1 view .LVU75
 200:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 298              		.loc 1 200 21 is_stmt 0 view .LVU76
 299 0024 40F2E732 		movw	r2, #999
 300 0028 C260     		str	r2, [r0, #12]
 201:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 301              		.loc 1 201 3 is_stmt 1 view .LVU77
 201:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 302              		.loc 1 201 28 is_stmt 0 view .LVU78
 303 002a 0361     		str	r3, [r0, #16]
 202:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 304              		.loc 1 202 3 is_stmt 1 view .LVU79
 202:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 305              		.loc 1 202 32 is_stmt 0 view .LVU80
 306 002c 8361     		str	r3, [r0, #24]
 203:Core/Src/main.c ****   {
 307              		.loc 1 203 3 is_stmt 1 view .LVU81
 203:Core/Src/main.c ****   {
 308              		.loc 1 203 7 is_stmt 0 view .LVU82
 309 002e FFF7FEFF 		bl	HAL_TIM_Base_Init
 310              	.LVL4:
 203:Core/Src/main.c ****   {
 311              		.loc 1 203 6 view .LVU83
 312 0032 90B9     		cbnz	r0, .L17
 207:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
ARM GAS  /tmp/cctY2p6K.s 			page 16


 313              		.loc 1 207 3 is_stmt 1 view .LVU84
 207:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 314              		.loc 1 207 34 is_stmt 0 view .LVU85
 315 0034 4FF48053 		mov	r3, #4096
 316 0038 0493     		str	r3, [sp, #16]
 208:Core/Src/main.c ****   {
 317              		.loc 1 208 3 is_stmt 1 view .LVU86
 208:Core/Src/main.c ****   {
 318              		.loc 1 208 7 is_stmt 0 view .LVU87
 319 003a 04A9     		add	r1, sp, #16
 320 003c 0A48     		ldr	r0, .L20
 321 003e FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 322              	.LVL5:
 208:Core/Src/main.c ****   {
 323              		.loc 1 208 6 view .LVU88
 324 0042 60B9     		cbnz	r0, .L18
 212:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 325              		.loc 1 212 3 is_stmt 1 view .LVU89
 212:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 326              		.loc 1 212 37 is_stmt 0 view .LVU90
 327 0044 0023     		movs	r3, #0
 328 0046 0193     		str	r3, [sp, #4]
 213:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 329              		.loc 1 213 3 is_stmt 1 view .LVU91
 213:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 330              		.loc 1 213 33 is_stmt 0 view .LVU92
 331 0048 0393     		str	r3, [sp, #12]
 214:Core/Src/main.c ****   {
 332              		.loc 1 214 3 is_stmt 1 view .LVU93
 214:Core/Src/main.c ****   {
 333              		.loc 1 214 7 is_stmt 0 view .LVU94
 334 004a 01A9     		add	r1, sp, #4
 335 004c 0648     		ldr	r0, .L20
 336 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 337              	.LVL6:
 214:Core/Src/main.c ****   {
 338              		.loc 1 214 6 view .LVU95
 339 0052 30B9     		cbnz	r0, .L19
 222:Core/Src/main.c **** 
 340              		.loc 1 222 1 view .LVU96
 341 0054 09B0     		add	sp, sp, #36
 342              	.LCFI5:
 343              		.cfi_remember_state
 344              		.cfi_def_cfa_offset 4
 345              		@ sp needed
 346 0056 5DF804FB 		ldr	pc, [sp], #4
 347              	.L17:
 348              	.LCFI6:
 349              		.cfi_restore_state
 205:Core/Src/main.c ****   }
 350              		.loc 1 205 5 is_stmt 1 view .LVU97
 351 005a FFF7FEFF 		bl	Error_Handler
 352              	.LVL7:
 353              	.L18:
 210:Core/Src/main.c ****   }
 354              		.loc 1 210 5 view .LVU98
 355 005e FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/cctY2p6K.s 			page 17


 356              	.LVL8:
 357              	.L19:
 216:Core/Src/main.c ****   }
 358              		.loc 1 216 5 view .LVU99
 359 0062 FFF7FEFF 		bl	Error_Handler
 360              	.LVL9:
 361              	.L21:
 362 0066 00BF     		.align	2
 363              	.L20:
 364 0068 00000000 		.word	.LANCHOR1
 365              		.cfi_endproc
 366              	.LFE135:
 368              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 369              		.align	1
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 373              		.fpu fpv4-sp-d16
 375              	MX_USART2_UART_Init:
 376              	.LFB136:
 230:Core/Src/main.c **** 
 377              		.loc 1 230 1 view -0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 0
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381 0000 08B5     		push	{r3, lr}
 382              	.LCFI7:
 383              		.cfi_def_cfa_offset 8
 384              		.cfi_offset 3, -8
 385              		.cfi_offset 14, -4
 239:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 386              		.loc 1 239 3 view .LVU101
 239:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 387              		.loc 1 239 19 is_stmt 0 view .LVU102
 388 0002 0B48     		ldr	r0, .L26
 389 0004 0B4B     		ldr	r3, .L26+4
 390 0006 0360     		str	r3, [r0]
 240:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 391              		.loc 1 240 3 is_stmt 1 view .LVU103
 240:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 392              		.loc 1 240 24 is_stmt 0 view .LVU104
 393 0008 4FF4E133 		mov	r3, #115200
 394 000c 4360     		str	r3, [r0, #4]
 241:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 395              		.loc 1 241 3 is_stmt 1 view .LVU105
 241:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 396              		.loc 1 241 26 is_stmt 0 view .LVU106
 397 000e 0023     		movs	r3, #0
 398 0010 8360     		str	r3, [r0, #8]
 242:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 399              		.loc 1 242 3 is_stmt 1 view .LVU107
 242:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 400              		.loc 1 242 24 is_stmt 0 view .LVU108
 401 0012 C360     		str	r3, [r0, #12]
 243:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 402              		.loc 1 243 3 is_stmt 1 view .LVU109
 243:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
ARM GAS  /tmp/cctY2p6K.s 			page 18


 403              		.loc 1 243 22 is_stmt 0 view .LVU110
 404 0014 0361     		str	r3, [r0, #16]
 244:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 405              		.loc 1 244 3 is_stmt 1 view .LVU111
 244:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 406              		.loc 1 244 20 is_stmt 0 view .LVU112
 407 0016 0C22     		movs	r2, #12
 408 0018 4261     		str	r2, [r0, #20]
 245:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 409              		.loc 1 245 3 is_stmt 1 view .LVU113
 245:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 410              		.loc 1 245 25 is_stmt 0 view .LVU114
 411 001a 8361     		str	r3, [r0, #24]
 246:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 412              		.loc 1 246 3 is_stmt 1 view .LVU115
 246:Core/Src/main.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 413              		.loc 1 246 28 is_stmt 0 view .LVU116
 414 001c C361     		str	r3, [r0, #28]
 247:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 415              		.loc 1 247 3 is_stmt 1 view .LVU117
 247:Core/Src/main.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 416              		.loc 1 247 30 is_stmt 0 view .LVU118
 417 001e 0362     		str	r3, [r0, #32]
 248:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 418              		.loc 1 248 3 is_stmt 1 view .LVU119
 248:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 419              		.loc 1 248 38 is_stmt 0 view .LVU120
 420 0020 4362     		str	r3, [r0, #36]
 249:Core/Src/main.c ****   {
 421              		.loc 1 249 3 is_stmt 1 view .LVU121
 249:Core/Src/main.c ****   {
 422              		.loc 1 249 7 is_stmt 0 view .LVU122
 423 0022 FFF7FEFF 		bl	HAL_UART_Init
 424              	.LVL10:
 249:Core/Src/main.c ****   {
 425              		.loc 1 249 6 view .LVU123
 426 0026 00B9     		cbnz	r0, .L25
 257:Core/Src/main.c **** 
 427              		.loc 1 257 1 view .LVU124
 428 0028 08BD     		pop	{r3, pc}
 429              	.L25:
 251:Core/Src/main.c ****   }
 430              		.loc 1 251 5 is_stmt 1 view .LVU125
 431 002a FFF7FEFF 		bl	Error_Handler
 432              	.LVL11:
 433              	.L27:
 434 002e 00BF     		.align	2
 435              	.L26:
 436 0030 00000000 		.word	.LANCHOR2
 437 0034 00440040 		.word	1073759232
 438              		.cfi_endproc
 439              	.LFE136:
 441              		.section	.text.SystemClock_Config,"ax",%progbits
 442              		.align	1
 443              		.global	SystemClock_Config
 444              		.syntax unified
 445              		.thumb
ARM GAS  /tmp/cctY2p6K.s 			page 19


 446              		.thumb_func
 447              		.fpu fpv4-sp-d16
 449              	SystemClock_Config:
 450              	.LFB134:
 137:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 451              		.loc 1 137 1 view -0
 452              		.cfi_startproc
 453              		@ args = 0, pretend = 0, frame = 88
 454              		@ frame_needed = 0, uses_anonymous_args = 0
 455 0000 00B5     		push	{lr}
 456              	.LCFI8:
 457              		.cfi_def_cfa_offset 4
 458              		.cfi_offset 14, -4
 459 0002 97B0     		sub	sp, sp, #92
 460              	.LCFI9:
 461              		.cfi_def_cfa_offset 96
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 462              		.loc 1 138 3 view .LVU127
 138:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 463              		.loc 1 138 22 is_stmt 0 view .LVU128
 464 0004 4422     		movs	r2, #68
 465 0006 0021     		movs	r1, #0
 466 0008 05A8     		add	r0, sp, #20
 467 000a FFF7FEFF 		bl	memset
 468              	.LVL12:
 139:Core/Src/main.c **** 
 469              		.loc 1 139 3 is_stmt 1 view .LVU129
 139:Core/Src/main.c **** 
 470              		.loc 1 139 22 is_stmt 0 view .LVU130
 471 000e 0023     		movs	r3, #0
 472 0010 0093     		str	r3, [sp]
 473 0012 0193     		str	r3, [sp, #4]
 474 0014 0293     		str	r3, [sp, #8]
 475 0016 0393     		str	r3, [sp, #12]
 476 0018 0493     		str	r3, [sp, #16]
 143:Core/Src/main.c ****   {
 477              		.loc 1 143 3 is_stmt 1 view .LVU131
 143:Core/Src/main.c ****   {
 478              		.loc 1 143 7 is_stmt 0 view .LVU132
 479 001a 4FF40070 		mov	r0, #512
 480 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 481              	.LVL13:
 143:Core/Src/main.c ****   {
 482              		.loc 1 143 6 view .LVU133
 483 0022 20BB     		cbnz	r0, .L33
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 484              		.loc 1 150 3 is_stmt 1 view .LVU134
 150:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 485              		.loc 1 150 36 is_stmt 0 view .LVU135
 486 0024 0223     		movs	r3, #2
 487 0026 0593     		str	r3, [sp, #20]
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 488              		.loc 1 151 3 is_stmt 1 view .LVU136
 151:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 489              		.loc 1 151 30 is_stmt 0 view .LVU137
 490 0028 4FF48072 		mov	r2, #256
 491 002c 0892     		str	r2, [sp, #32]
ARM GAS  /tmp/cctY2p6K.s 			page 20


 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 492              		.loc 1 152 3 is_stmt 1 view .LVU138
 152:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 493              		.loc 1 152 41 is_stmt 0 view .LVU139
 494 002e 1022     		movs	r2, #16
 495 0030 0992     		str	r2, [sp, #36]
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 496              		.loc 1 153 3 is_stmt 1 view .LVU140
 153:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 497              		.loc 1 153 34 is_stmt 0 view .LVU141
 498 0032 0F93     		str	r3, [sp, #60]
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 499              		.loc 1 154 3 is_stmt 1 view .LVU142
 154:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 500              		.loc 1 154 35 is_stmt 0 view .LVU143
 501 0034 1093     		str	r3, [sp, #64]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 502              		.loc 1 155 3 is_stmt 1 view .LVU144
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 10;
 503              		.loc 1 155 30 is_stmt 0 view .LVU145
 504 0036 0122     		movs	r2, #1
 505 0038 1192     		str	r2, [sp, #68]
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 506              		.loc 1 156 3 is_stmt 1 view .LVU146
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 507              		.loc 1 156 30 is_stmt 0 view .LVU147
 508 003a 0A22     		movs	r2, #10
 509 003c 1292     		str	r2, [sp, #72]
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 510              		.loc 1 157 3 is_stmt 1 view .LVU148
 157:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 511              		.loc 1 157 30 is_stmt 0 view .LVU149
 512 003e 0722     		movs	r2, #7
 513 0040 1392     		str	r2, [sp, #76]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 514              		.loc 1 158 3 is_stmt 1 view .LVU150
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 515              		.loc 1 158 30 is_stmt 0 view .LVU151
 516 0042 1493     		str	r3, [sp, #80]
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 517              		.loc 1 159 3 is_stmt 1 view .LVU152
 159:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 518              		.loc 1 159 30 is_stmt 0 view .LVU153
 519 0044 1593     		str	r3, [sp, #84]
 160:Core/Src/main.c ****   {
 520              		.loc 1 160 3 is_stmt 1 view .LVU154
 160:Core/Src/main.c ****   {
 521              		.loc 1 160 7 is_stmt 0 view .LVU155
 522 0046 05A8     		add	r0, sp, #20
 523 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
 524              	.LVL14:
 160:Core/Src/main.c ****   {
 525              		.loc 1 160 6 view .LVU156
 526 004c 88B9     		cbnz	r0, .L34
 166:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 527              		.loc 1 166 3 is_stmt 1 view .LVU157
 166:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  /tmp/cctY2p6K.s 			page 21


 528              		.loc 1 166 31 is_stmt 0 view .LVU158
 529 004e 0F23     		movs	r3, #15
 530 0050 0093     		str	r3, [sp]
 168:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 531              		.loc 1 168 3 is_stmt 1 view .LVU159
 168:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 532              		.loc 1 168 34 is_stmt 0 view .LVU160
 533 0052 0323     		movs	r3, #3
 534 0054 0193     		str	r3, [sp, #4]
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 535              		.loc 1 169 3 is_stmt 1 view .LVU161
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 536              		.loc 1 169 35 is_stmt 0 view .LVU162
 537 0056 0023     		movs	r3, #0
 538 0058 0293     		str	r3, [sp, #8]
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 539              		.loc 1 170 3 is_stmt 1 view .LVU163
 170:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 540              		.loc 1 170 36 is_stmt 0 view .LVU164
 541 005a 0393     		str	r3, [sp, #12]
 171:Core/Src/main.c **** 
 542              		.loc 1 171 3 is_stmt 1 view .LVU165
 171:Core/Src/main.c **** 
 543              		.loc 1 171 36 is_stmt 0 view .LVU166
 544 005c 0493     		str	r3, [sp, #16]
 173:Core/Src/main.c ****   {
 545              		.loc 1 173 3 is_stmt 1 view .LVU167
 173:Core/Src/main.c ****   {
 546              		.loc 1 173 7 is_stmt 0 view .LVU168
 547 005e 0421     		movs	r1, #4
 548 0060 6846     		mov	r0, sp
 549 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 550              	.LVL15:
 173:Core/Src/main.c ****   {
 551              		.loc 1 173 6 view .LVU169
 552 0066 30B9     		cbnz	r0, .L35
 177:Core/Src/main.c **** 
 553              		.loc 1 177 1 view .LVU170
 554 0068 17B0     		add	sp, sp, #92
 555              	.LCFI10:
 556              		.cfi_remember_state
 557              		.cfi_def_cfa_offset 4
 558              		@ sp needed
 559 006a 5DF804FB 		ldr	pc, [sp], #4
 560              	.L33:
 561              	.LCFI11:
 562              		.cfi_restore_state
 145:Core/Src/main.c ****   }
 563              		.loc 1 145 5 is_stmt 1 view .LVU171
 564 006e FFF7FEFF 		bl	Error_Handler
 565              	.LVL16:
 566              	.L34:
 162:Core/Src/main.c ****   }
 567              		.loc 1 162 5 view .LVU172
 568 0072 FFF7FEFF 		bl	Error_Handler
 569              	.LVL17:
 570              	.L35:
ARM GAS  /tmp/cctY2p6K.s 			page 22


 175:Core/Src/main.c ****   }
 571              		.loc 1 175 5 view .LVU173
 572 0076 FFF7FEFF 		bl	Error_Handler
 573              	.LVL18:
 574              		.cfi_endproc
 575              	.LFE134:
 577              		.section	.text.main,"ax",%progbits
 578              		.align	1
 579              		.global	main
 580              		.syntax unified
 581              		.thumb
 582              		.thumb_func
 583              		.fpu fpv4-sp-d16
 585              	main:
 586              	.LFB133:
  82:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 587              		.loc 1 82 1 view -0
 588              		.cfi_startproc
 589              		@ Volatile: function does not return.
 590              		@ args = 0, pretend = 0, frame = 0
 591              		@ frame_needed = 0, uses_anonymous_args = 0
 592 0000 08B5     		push	{r3, lr}
 593              	.LCFI12:
 594              		.cfi_def_cfa_offset 8
 595              		.cfi_offset 3, -8
 596              		.cfi_offset 14, -4
  90:Core/Src/main.c **** 
 597              		.loc 1 90 3 view .LVU175
 598 0002 FFF7FEFF 		bl	HAL_Init
 599              	.LVL19:
  97:Core/Src/main.c **** 
 600              		.loc 1 97 3 view .LVU176
 601 0006 FFF7FEFF 		bl	SystemClock_Config
 602              	.LVL20:
 104:Core/Src/main.c ****   MX_TIM2_Init();
 603              		.loc 1 104 3 view .LVU177
 604 000a FFF7FEFF 		bl	MX_GPIO_Init
 605              	.LVL21:
 105:Core/Src/main.c ****   MX_USART2_UART_Init();
 606              		.loc 1 105 3 view .LVU178
 607 000e FFF7FEFF 		bl	MX_TIM2_Init
 608              	.LVL22:
 106:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 609              		.loc 1 106 3 view .LVU179
 610 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 611              	.LVL23:
 109:Core/Src/main.c ****   HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 612              		.loc 1 109 3 view .LVU180
 613 0016 1348     		ldr	r0, .L42
 614 0018 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 615              	.LVL24:
 110:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(TIM2_IRQn);
 616              		.loc 1 110 3 view .LVU181
 617 001c 0022     		movs	r2, #0
 618 001e 1146     		mov	r1, r2
 619 0020 1C20     		movs	r0, #28
 620 0022 FFF7FEFF 		bl	HAL_NVIC_SetPriority
ARM GAS  /tmp/cctY2p6K.s 			page 23


 621              	.LVL25:
 111:Core/Src/main.c **** 
 622              		.loc 1 111 3 view .LVU182
 623 0026 1C20     		movs	r0, #28
 624 0028 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 625              	.LVL26:
 626 002c 06E0     		b	.L37
 627              	.L38:
 126:Core/Src/main.c ****       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 628              		.loc 1 126 5 view .LVU183
 126:Core/Src/main.c ****       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 629              		.loc 1 126 21 is_stmt 0 view .LVU184
 630 002e 0E4B     		ldr	r3, .L42+4
 631 0030 1B68     		ldr	r3, [r3]
 126:Core/Src/main.c ****       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 632              		.loc 1 126 8 view .LVU185
 633 0032 13F0030F 		tst	r3, #3
 634 0036 01D1     		bne	.L37
 126:Core/Src/main.c ****       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 635              		.loc 1 126 27 discriminator 1 view .LVU186
 636 0038 0F2B     		cmp	r3, #15
 637 003a 0CDC     		bgt	.L41
 638              	.L37:
 117:Core/Src/main.c ****   {
 639              		.loc 1 117 3 is_stmt 1 view .LVU187
 123:Core/Src/main.c ****       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 640              		.loc 1 123 5 view .LVU188
 123:Core/Src/main.c ****       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 641              		.loc 1 123 21 is_stmt 0 view .LVU189
 642 003c 0A4B     		ldr	r3, .L42+4
 643 003e 1B68     		ldr	r3, [r3]
 123:Core/Src/main.c ****       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 644              		.loc 1 123 8 view .LVU190
 645 0040 13F0010F 		tst	r3, #1
 646 0044 F3D1     		bne	.L38
 123:Core/Src/main.c ****       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 647              		.loc 1 123 27 discriminator 1 view .LVU191
 648 0046 0F2B     		cmp	r3, #15
 649 0048 F1DC     		bgt	.L38
 124:Core/Src/main.c **** 
 650              		.loc 1 124 7 is_stmt 1 view .LVU192
 651 004a 2021     		movs	r1, #32
 652 004c 4FF09040 		mov	r0, #1207959552
 653 0050 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 654              	.LVL27:
 655 0054 EBE7     		b	.L38
 656              	.L41:
 127:Core/Src/main.c ****   }
 657              		.loc 1 127 7 view .LVU193
 658 0056 2021     		movs	r1, #32
 659 0058 4FF09040 		mov	r0, #1207959552
 660 005c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 661              	.LVL28:
 662 0060 ECE7     		b	.L37
 663              	.L43:
 664 0062 00BF     		.align	2
 665              	.L42:
ARM GAS  /tmp/cctY2p6K.s 			page 24


 666 0064 00000000 		.word	.LANCHOR1
 667 0068 00000000 		.word	.LANCHOR0
 668              		.cfi_endproc
 669              	.LFE133:
 671              		.global	time_cnt
 672              		.global	huart2
 673              		.global	htim2
 674              		.section	.bss.htim2,"aw",%nobits
 675              		.align	2
 676              		.set	.LANCHOR1,. + 0
 679              	htim2:
 680 0000 00000000 		.space	76
 680      00000000 
 680      00000000 
 680      00000000 
 680      00000000 
 681              		.section	.bss.huart2,"aw",%nobits
 682              		.align	2
 683              		.set	.LANCHOR2,. + 0
 686              	huart2:
 687 0000 00000000 		.space	132
 687      00000000 
 687      00000000 
 687      00000000 
 687      00000000 
 688              		.section	.data.time_cnt,"aw"
 689              		.align	2
 690              		.set	.LANCHOR0,. + 0
 693              	time_cnt:
 694 0000 FFFFFFFF 		.word	-1
 695              		.text
 696              	.Letext0:
 697              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 698              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 699              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 700              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 701              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 702              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 703              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 704              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 705              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 706              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 707              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 708              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 709              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 710              		.file 16 "<built-in>"
ARM GAS  /tmp/cctY2p6K.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cctY2p6K.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cctY2p6K.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cctY2p6K.s:159    .text.MX_GPIO_Init:0000000000000098 $d
     /tmp/cctY2p6K.s:165    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cctY2p6K.s:172    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cctY2p6K.s:210    .text.HAL_TIM_PeriodElapsedCallback:0000000000000020 $d
     /tmp/cctY2p6K.s:215    .text.Error_Handler:0000000000000000 $t
     /tmp/cctY2p6K.s:222    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cctY2p6K.s:254    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/cctY2p6K.s:260    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/cctY2p6K.s:364    .text.MX_TIM2_Init:0000000000000068 $d
     /tmp/cctY2p6K.s:369    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/cctY2p6K.s:375    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/cctY2p6K.s:436    .text.MX_USART2_UART_Init:0000000000000030 $d
     /tmp/cctY2p6K.s:442    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cctY2p6K.s:449    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cctY2p6K.s:578    .text.main:0000000000000000 $t
     /tmp/cctY2p6K.s:585    .text.main:0000000000000000 main
     /tmp/cctY2p6K.s:666    .text.main:0000000000000064 $d
     /tmp/cctY2p6K.s:693    .data.time_cnt:0000000000000000 time_cnt
     /tmp/cctY2p6K.s:686    .bss.huart2:0000000000000000 huart2
     /tmp/cctY2p6K.s:679    .bss.htim2:0000000000000000 htim2
     /tmp/cctY2p6K.s:675    .bss.htim2:0000000000000000 $d
     /tmp/cctY2p6K.s:682    .bss.huart2:0000000000000000 $d
     /tmp/cctY2p6K.s:689    .data.time_cnt:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_Base_Start_IT
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_TogglePin
