
---------- Begin Simulation Statistics ----------
final_tick                                   94316000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 423472                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692504                       # Number of bytes of host memory used
host_op_rate                                   426219                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.24                       # Real time elapsed on the host
host_tick_rate                              399169873                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      100000                       # Number of instructions simulated
sim_ops                                        100700                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000094                       # Number of seconds simulated
sim_ticks                                    94316000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.479884                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    1779                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 2759                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               361                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              2467                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              61                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               60                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3074                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     152                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           36                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      100000                       # Number of instructions committed
system.cpu.committedOps                        100700                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.886320                       # CPI: cycles per instruction
system.cpu.discardedOps                          1124                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              60918                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             27879                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             8530                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           82384                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.530133                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           188632                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   65089     64.64%     64.64% # Class of committed instruction
system.cpu.op_class_0::IntMult                      7      0.01%     64.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                  27200     27.01%     91.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  8404      8.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   100700                       # Class of committed instruction
system.cpu.tickCycles                          106248                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           752                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           68                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          825                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                368                       # Transaction distribution
system.membus.trans_dist::ReadExReq               384                       # Transaction distribution
system.membus.trans_dist::ReadExResp              384                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           368                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        48128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   48128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               752                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     752    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 752                       # Request fanout histogram
system.membus.respLayer1.occupancy            3985250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              942500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            8                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           41                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              384                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             384                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           318                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           69                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          677                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        29504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  52480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              771                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020752                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.142646                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    755     97.92%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     16      2.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                771                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             461500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            680498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            477000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::total                       17                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   8                       # number of overall hits
system.l2.overall_hits::.cpu.data                   9                       # number of overall hits
system.l2.overall_hits::total                      17                       # number of overall hits
system.l2.demand_misses::.cpu.inst                310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                444                       # number of demand (read+write) misses
system.l2.demand_misses::total                    754                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               310                       # number of overall misses
system.l2.overall_misses::.cpu.data               444                       # number of overall misses
system.l2.overall_misses::total                   754                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     35457500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         59032000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23574500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     35457500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        59032000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              318                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              453                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  771                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             318                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             453                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 771                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974843                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.980132                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.977951                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974843                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.980132                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.977951                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76046.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79859.234234                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78291.777188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76046.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79859.234234                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78291.777188                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               752                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              752                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20474500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     30902000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     51376500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20474500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     30902000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     51376500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.975717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975357                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.975717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975357                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66046.774194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69914.027149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68319.813830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66046.774194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69914.027149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68319.813830                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            8                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                8                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            8                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             384                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 384                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     30742000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      30742000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80057.291667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80057.291667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          384                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            384                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     26902000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26902000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70057.291667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70057.291667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23574500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23574500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          318                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            318                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974843                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974843                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76046.774194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76046.774194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20474500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20474500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66046.774194                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66046.774194                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      4715500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      4715500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            69                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.869565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.869565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78591.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78591.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4000000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4000000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.840580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.840580                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68965.517241                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68965.517241                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   468.882526                       # Cycle average of tags in use
system.l2.tags.total_refs                         821                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       752                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.091755                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       258.525436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       210.357089                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.006420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.014309                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          702                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.022949                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      7336                       # Number of tag accesses
system.l2.tags.data_accesses                     7336                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          19840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          28288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              48128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        19840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19840                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 752                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         210356673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         299927902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             510284575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    210356673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        210356673                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        210356673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        299927902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            510284575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000569500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1523                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         752                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6388000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                20488000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8494.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27244.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      620                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   752                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    368.246154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   237.639420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.875844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           30     23.08%     23.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           31     23.85%     46.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     20.00%     66.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      6.92%     73.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      2.31%     76.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      3.85%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      3.08%     83.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      3.08%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18     13.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          130                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  48128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   48128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       510.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    510.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      94168500                       # Total gap between requests
system.mem_ctrls.avgGap                     125224.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        19840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 210356673.310997068882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 299927901.946647465229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          310                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      7789000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12699000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25125.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28730.77                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               385560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2449020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         41485740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          1282080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           53179215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        563.840865                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      2922500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     88273500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               556920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               292215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2920260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         42130410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           739200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           54014685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.699065                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1513500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     89682500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        94316000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        10440                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            10440                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        10440                       # number of overall hits
system.cpu.icache.overall_hits::total           10440                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          318                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            318                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          318                       # number of overall misses
system.cpu.icache.overall_misses::total           318                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24458500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24458500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24458500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24458500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10758                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10758                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10758                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10758                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.029559                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.029559                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.029559                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.029559                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76913.522013                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76913.522013                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76913.522013                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76913.522013                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           41                       # number of writebacks
system.cpu.icache.writebacks::total                41                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          318                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          318                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          318                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24140500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24140500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.029559                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029559                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.029559                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.029559                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75913.522013                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75913.522013                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75913.522013                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75913.522013                       # average overall mshr miss latency
system.cpu.icache.replacements                     41                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        10440                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           10440                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          318                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           318                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24458500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24458500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10758                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.029559                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.029559                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76913.522013                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76913.522013                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24140500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24140500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.029559                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029559                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75913.522013                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75913.522013                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           232.760561                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               10758                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               318                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             33.830189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   232.760561                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.454610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.454610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             21834                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            21834                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        33796                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            33796                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        33809                       # number of overall hits
system.cpu.dcache.overall_hits::total           33809                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          494                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            494                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          502                       # number of overall misses
system.cpu.dcache.overall_misses::total           502                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40070000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40070000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40070000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        34290                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        34290                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        34311                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        34311                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014407                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014407                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014631                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014631                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81113.360324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81113.360324                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79820.717131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79820.717131                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.dcache.writebacks::total                 8                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           48                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           48                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     35682500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     35682500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     36100500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     36100500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013007                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013007                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013144                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013144                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80005.605381                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80005.605381                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80045.454545                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80045.454545                       # average overall mshr miss latency
system.cpu.dcache.replacements                     13                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        25838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           25838                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           69                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            69                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5009000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5009000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        25907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        25907                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002663                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72594.202899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72594.202899                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4363500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4363500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002393                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70379.032258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70379.032258                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     35061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     35061000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         8383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8383                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.050698                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.050698                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82496.470588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82496.470588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           41                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          384                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31319000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31319000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.045807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045807                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81559.895833                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81559.895833                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            13                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           21                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.380952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.380952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       418000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       418000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.238095                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.238095                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        83600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        83600                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            7                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       145000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       145000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       143000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       143000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            9                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            9                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           213.627075                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               34278                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               453                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.668874                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   213.627075                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.208620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.208620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          390                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.429688                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             69111                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            69111                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     94316000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
