<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#timing report" style=" font-size: 14px;">Timing Report</a></li>
<li><a href="#performance" style=" font-size: 14px;">Performance Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
<li><a href="#summary" style=" font-size: 16px;">Summary</a></li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\gowin\Ministar_test\Ministar_test\src\fifo_sc_top\temp\FIFO_SC\fifo_sc_define.v<br>
F:\gowin\Ministar_test\Ministar_test\src\fifo_sc_top\temp\FIFO_SC\fifo_sc_parameter.v<br>
C:\Gowin\Gowin_V1.9.6Beta\IDE\ipcore\FIFO_SC\data\edc_sc.v<br>
C:\Gowin\Gowin_V1.9.6Beta\IDE\ipcore\FIFO_SC\data\fifo_sc.v<br>
C:\Gowin\Gowin_V1.9.6Beta\IDE\ipcore\FIFO_SC\data\fifo_sc_top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.6Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun 27 16:54:34 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>fifo_sc_top</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/OPORT Usage:</b></td>
<td>22</td>
</tr>
<tr>
<td class="label"><b>I/OBUF Usage:</b></td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label"><b>REG Usage:</b></td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>LUT Usage:</b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>14</td>
</tr>
<tr>
<td class="label"><b>ALU Usage:</b></td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>22</td>
</tr>
<tr>
<td class="label"><b>BSRAM Usage:</b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
Target Device: GW1NSR-4C-QFN48P
<table class="summary_table">
<tr>
<td class="label">CFU Logics</td>
<td>38(16 LUTs, 22 ALUs) / 4608</td>
<td>1%</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>24 / 3612</td>
<td>1%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>1 / 10</td>
<td>10%</td>
</tr>
<tr>
<td class="label">DSP Macros</td>
<td>0 / (4*2)</td>
<td>0%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock</th>
<th>Type</th>
<th>Frequency</th>
<th>Period</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>100.0 MHz</td>
<td>10.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>Clk_ibuf/I </td>
</tr>
</table><br/>
<h2><a name="timing report">Timing Report:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Top View:</td>
<td>fifo_sc_top</td>
</tr>
<tr>
<td class="label">Requested Frequency:</td>
<td>100.0 MHz</td>
</tr>
<tr>
<td class="label">Paths Requested:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Constraint File(ignored):</td>
<td></td>
</tr>
</table>
<b>All time values displayed in nanoseconds(ns).</b><br/><br/>
<h2><a name="performance">Performance Summary:</a></h2>
Worst Slack in Design:&nbsp2.540<br/>
<table class="summary_table">
<tr>
<th>Start Clock</th>
<th>Slack</th>
<th>Requested Frequency</th>
<th>Estimated Frequency</th>
<th>Requested Period</th>
<th>Estimated Period</th>
<th>Clock Type</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>2.540</td>
<td>100.0 MHz</td>
<td>134.1 MHz</td>
<td>10.000</td>
<td>7.460</td>
<td>Base</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<b>Path information for path number&nbsp</b>1&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(critical):</td>
<td>2.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>7.960</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>Clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>Clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.728</td>
<td>0.728</td>
<td>-</td>
</tr>
<tr>
<td>Clk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.269</td>
<td>-</td>
<td>26</td>
</tr>
<tr>
<td>\fifo_sc_inst/Full_s0 </td>
<td>DFFC</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.997</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/Full_s0 </td>
<td>DFFC</td>
<td>Q</td>
<td>Out</td>
<td>0.340</td>
<td>1.336</td>
<td>-</td>
</tr>
<tr>
<td>Full</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/n7_s1 </td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>1.692</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/n7_s1 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.765</td>
<td>2.457</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_n7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_0_s </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.812</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_0_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.774</td>
<td>3.587</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_0_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_1_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.587</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_1_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.629</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_1_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_2_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.629</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_2_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.671</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_2_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_3_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.671</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_3_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.713</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_3_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_4_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.713</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_4_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.756</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_4_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_5_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.756</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_5_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.798</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_5_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_6_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.798</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_6_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.840</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_6_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_7_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.840</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_7_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.882</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_7_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_8_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.882</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_8_s </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.417</td>
<td>4.299</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next[8]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/wfull_val_s4 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>4.655</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wfull_val_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.814</td>
<td>5.469</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wfull_val</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wfull_val_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>5.825</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wfull_val_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.814</td>
<td>6.640</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wfull_val_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wfull_val_s0 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.995</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wfull_val_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.609</td>
<td>7.604</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wfull_val_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/Full_s0 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>7.960</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>7.960<br/>
<b>Logic Delay: </b>5.557(69.8%)<br/>
<b>Route Delay: </b>2.403(30.2%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>2&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>2.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>7.910</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>Clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>Clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.728</td>
<td>0.728</td>
<td>-</td>
</tr>
<tr>
<td>Clk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.269</td>
<td>-</td>
<td>26</td>
</tr>
<tr>
<td>\fifo_sc_inst/Empty_s0 </td>
<td>DFFP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.997</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/Empty_s0 </td>
<td>DFFP</td>
<td>Q</td>
<td>Out</td>
<td>0.340</td>
<td>1.336</td>
<td>-</td>
</tr>
<tr>
<td>Empty</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/n11_s0 </td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>1.692</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/n11_s0 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.765</td>
<td>2.457</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_n11</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_0_s </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.812</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_0_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.774</td>
<td>3.587</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_0_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_1_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.587</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_1_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.629</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_1_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_2_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.629</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_2_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.671</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_2_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_3_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.671</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_3_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.713</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_3_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_4_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.713</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_4_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.756</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_4_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_5_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.756</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_5_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.798</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_5_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_6_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.798</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_6_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.840</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_6_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_7_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.840</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_7_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.882</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_7_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_8_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.882</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_8_s </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.417</td>
<td>4.299</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next[8]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\fifo_sc_inst/rempty_val_s4 </td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>4.655</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rempty_val_s4 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.765</td>
<td>5.420</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rempty_val</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rempty_val_s1 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>5.776</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rempty_val_s1 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.814</td>
<td>6.590</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rempty_val_4</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rempty_val_s0 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>6.946</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rempty_val_s0 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.609</td>
<td>7.555</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rempty_val_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/Empty_s0 </td>
<td>DFFP</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>7.910</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>7.910<br/>
<b>Logic Delay: </b>5.507(69.6%)<br/>
<b>Route Delay: </b>2.403(30.4%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>3&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>4.740</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>fifo_sc_inst/wbin_10_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>Clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>Clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.728</td>
<td>0.728</td>
<td>-</td>
</tr>
<tr>
<td>Clk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.269</td>
<td>-</td>
<td>26</td>
</tr>
<tr>
<td>\fifo_sc_inst/Full_s0 </td>
<td>DFFC</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.997</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/Full_s0 </td>
<td>DFFC</td>
<td>Q</td>
<td>Out</td>
<td>0.340</td>
<td>1.336</td>
<td>-</td>
</tr>
<tr>
<td>Full</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/n7_s1 </td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>1.692</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/n7_s1 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.765</td>
<td>2.457</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_n7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_0_s </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.812</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_0_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.774</td>
<td>3.587</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_0_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_1_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.587</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_1_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.629</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_1_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_2_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.629</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_2_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.671</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_2_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_3_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.671</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_3_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.713</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_3_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_4_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.713</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_4_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.756</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_4_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_5_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.756</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_5_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.798</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_5_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_6_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.798</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_6_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.840</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_6_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_7_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.840</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_7_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.882</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_7_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_8_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.882</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_8_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.924</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_8_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_9_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.924</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_9_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.967</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_9_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_10_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.967</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_10_s </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.417</td>
<td>4.384</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next[10]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_10_s0 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>4.740</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>4.740<br/>
<b>Logic Delay: </b>3.404(71.8%)<br/>
<b>Route Delay: </b>1.336(28.2%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>4&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>5.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>4.740</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>fifo_sc_inst/rbin_10_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>Clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>Clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.728</td>
<td>0.728</td>
<td>-</td>
</tr>
<tr>
<td>Clk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.269</td>
<td>-</td>
<td>26</td>
</tr>
<tr>
<td>\fifo_sc_inst/Empty_s0 </td>
<td>DFFP</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.997</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/Empty_s0 </td>
<td>DFFP</td>
<td>Q</td>
<td>Out</td>
<td>0.340</td>
<td>1.336</td>
<td>-</td>
</tr>
<tr>
<td>Empty</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/n11_s0 </td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>1.692</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/n11_s0 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.765</td>
<td>2.457</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_n11</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_0_s </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.812</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_0_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.774</td>
<td>3.587</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_0_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_1_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.587</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_1_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.629</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_1_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_2_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.629</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_2_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.671</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_2_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_3_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.671</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_3_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.713</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_3_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_4_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.713</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_4_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.756</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_4_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_5_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.756</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_5_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.798</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_5_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_6_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.798</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_6_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.840</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_6_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_7_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.840</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_7_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.882</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_7_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_8_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.882</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_8_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.924</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_8_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_9_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.924</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_9_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.967</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next_9_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_10_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.967</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_next_10_s </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.417</td>
<td>4.384</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_rbin_next[10]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\fifo_sc_inst/rbin_10_s0 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>4.740</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>4.740<br/>
<b>Logic Delay: </b>3.404(71.8%)<br/>
<b>Route Delay: </b>1.336(28.2%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>5&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>4.697</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>fifo_sc_inst/wbin_9_s0</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>Clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>Clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.728</td>
<td>0.728</td>
<td>-</td>
</tr>
<tr>
<td>Clk_d</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.269</td>
<td>-</td>
<td>26</td>
</tr>
<tr>
<td>\fifo_sc_inst/Full_s0 </td>
<td>DFFC</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>0.997</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/Full_s0 </td>
<td>DFFC</td>
<td>Q</td>
<td>Out</td>
<td>0.340</td>
<td>1.336</td>
<td>-</td>
</tr>
<tr>
<td>Full</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/n7_s1 </td>
<td>LUT2</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>1.692</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/n7_s1 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>0.765</td>
<td>2.457</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_n7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_0_s </td>
<td>ALU</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.812</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_0_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.774</td>
<td>3.587</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_0_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_1_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.587</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_1_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.629</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_1_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_2_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.629</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_2_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.671</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_2_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_3_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.671</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_3_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.713</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_3_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_4_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.713</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_4_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.756</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_4_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_5_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.756</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_5_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.798</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_5_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_6_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.798</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_6_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.840</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_6_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_7_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.840</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_7_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.882</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_7_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_8_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.882</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_8_s </td>
<td>ALU</td>
<td>COUT</td>
<td>Out</td>
<td>0.042</td>
<td>3.924</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next_8_0_COUT</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_9_s </td>
<td>ALU</td>
<td>CIN</td>
<td>In</td>
<td>-</td>
<td>3.924</td>
<td>-</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_next_9_s </td>
<td>ALU</td>
<td>SUM</td>
<td>Out</td>
<td>0.417</td>
<td>4.342</td>
<td>-</td>
</tr>
<tr>
<td>fifo_sc_inst_wbin_next[9]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.356</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\fifo_sc_inst/wbin_9_s0 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>4.697</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>4.697<br/>
<b>Logic Delay: </b>3.361(71.6%)<br/>
<b>Route Delay: </b>1.336(28.4%)<br/>
<br/><br/>
<h1><a name="summary">Summary</a></h1>
<table class="summary_table">
<tr>
<td class="label"><b>Total Warnings:</b></td> 
<td>3</td>
</tr>
<tr>
<td class="label"><b>Total Informations:</b></td> 
<td>35</td>
</tr>
</table><br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:2s realtime, 0h:0m:2s cputime
<br/>
Memory peak: 37.8MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
