A Twin Memristor Synapse for Spike Timing Dependent Learning in Neuromorphic Systems.	Md Musabbir Adnan,Sagarvarma Sayyaparaju,Garrett S. Rose,Catherine D. Schuman,Bon Woong Ku,Sung Kyu Lim	10.1109/SOCC.2018.8618553
A One-to-Many Traffic Aware Wireless Network-in-Package for Multi-Chip Computing Platforms.	M. Meraj Ahmed,Amlan Ganguly,Sajeed Mohaamd Shahriat,Hardeep Pruswani,Naseef Mansoor	10.1109/SOCC.2018.8618579
Memory Access Driven Memory Layout and Block Replacement Techniques for Compressed Deep Neural Networks.	Byungmin Ahn,Taewhan Kim	10.1109/SOCC.2018.8618552
A Methodology for Low-Power Approximate Embedded SRAM Within Multimedia Applications.	Samira Ataei,James E. Stine	10.1109/SOCC.2018.8618492
Data Readout Triggering for Phase 2 of the Belle II Particle Detector Experiment Based on Neural Networks.	Steffen Baehr,Fabian Kempf,Jürgen Becker 0001	10.1109/SOCC.2018.8618563
An Ultra-Low-Voltage Sub-Threshold Pseudo-Differential CMOS Schmitt Trigger.	Yasin Bastan,Ali Nejati,Sara Radfar,Parviz Amiri,Mehdi Nasrollahpour,Sotoudeh Hamedi-Hagh	10.1109/SOCC.2018.8618561
Hardware Acceleration of HDR-Image Tone Mapping on an FPGA-CPU Platform Through High-Level Synthesis.	Mattia Cacciotti,Vincent Camus,Jeremy Schlachter,Alessandro Pezzotta,Christian C. Enz	10.1109/SOCC.2018.8618490
0.4V Reconfigurable Near-Threshold TCAM in 28nm High-k Metal-Gate CMOS Process.	Yun-Sheng Chan,Po-Tsang Huang,Shang-Lin Wu,Sheng-Chi Lung,Wei-Chang Wang,Wei Hwang,Ching-Te Chuang	10.1109/SOCC.2018.8618562
Universal CMOS Diamond-Graph Circuit for Embedded Computing.	Shun-Wen Cheng,Chun-Pin Lin,Chi-Shi Chen,Wei-Chang Tsai	10.1109/SOCC.2018.8618549
A Quantitative Approach to SoC Functional Safety Analysis.	Shivakumar Chonnad,Radu Iacob,Vladimir Litovtchenko	10.1109/SOCC.2018.8618540
Near-Threshold CORDIC Design with Dynamic Circuitry for Long-Standby IoT Applications.	Pei-Yuan Chou,Ya-Bei Fang,Bo-Hao Chen,Chien-Tung Liu,Tay-Jyi Lin,Jinn-Shyan Wang	10.1109/SOCC.2018.8618488
An ASIC Design of Multi-Electrode Digital Basket Catheter Systems with Reconfigurable Compressed Sampling.	Haoming Chu,Yuxiang Huan,Dongxuan Bao,Bengt Källbäck,Yajie Qin,Zhuo Zou,Lirong Zheng 0001	10.1109/SOCC.2018.8618535
A 32kHz Crystal Oscillator Leveraging Voltage Scaling in an Ultra-Low Power 40NA Real-Time Clock.	Mathieu Coustans,François Krummenacher,Maher Kayal,Lucas Rossi,Mario Dellea,Yves Godat,Yves Sierro,Silvio DallaPiazza	10.1109/SOCC.2018.8618534
A 64 dB Dynamic Range Programmable Gain Amplifier for Dual Band WLAN 802.11abg IF Receiver in 0.18 μm CMOS Technology.	Siamak Delshadpour	10.1109/SOCC.2018.8618572
An FSK Transceiver for USB Power Delivery in 0.14-μm CMOS Technology.	Siamak Delshadpour,Ahmad Yazdi,Michael Geng,Xu Zhang,Abhijeet Kulkarni,Ken Jaramillo	10.1109/SOCC.2018.8618514
Low Power 20.625 Gbps Type-C USB3.2/DPl.4/ Thunderbolt3 Combo Linear Redriver in 0.25 μm BiCMOS Technology.	Siamak Delshadpour,Ahmad Yazdi,Soon-Gil Jung,Xu Zhang,Michael Geng,Leo Liu,Ranjeet Kumar Gupta	10.1109/SOCC.2018.8618489
Cloud Motion Vector Estimation Using Scalable Wireless Sensor Networks.	Michael Adelbert Gacusan,V. Muthukumar	10.1109/SOCC.2018.8618507
Policy-Based Security Modelling and Enforcement Approach for Emerging Embedded Architectures.	Matthew Hagan,Fahad Siddiqui 0001,Sakir Sezer	10.1109/SOCC.2018.8618544
A Content - Adapted FPGA Memory Architecture with Pattern Recognition Capability and Interval Compressing Technique.	Tanja Harbaum,Matthias Norbert Balzer,Marc Weber,Jürgen Becker 0001	10.1109/SOCC.2018.8618493
0.5V 1OMS/S 9-Bits Asynchronous SAR ADC for BLE Receivers in L80NM CMOS Technology.	Hugo Daniel Hernández,Lucas C. Severo,Wilhelmus A. M. Van Noije	10.1109/SOCC.2018.8618510
Holistic Energy Management with μProcessor Co-Optimization in Fully Integrated Battery-Less IoTs.	Josiah D. Hester,Tianyu Jia,Jie Gu 0001	10.1109/SOCC.2018.8618523
Performance Modeling of VIA-Switch FPGA for Device-Circuit-Architecture Co-Optimization.	Tatsuhiro Higuchi,Tohru Ishihara,Hidetoshi Onodera	10.1109/SOCC.2018.8618503
MPT: Multiple Parallel Tempering for High-Throughput MCMC Samplers.	Morteza Hosseini,Rashidul Islam,Lahir Marni,Tinoosh Mohsenin	10.1109/SOCC.2018.8618504
An Output-Capacitorless Adaptively Biased Low-Dropout Regulator with Maximum 132-MHz UGF and Without Minimum Loading Requirement.	Siji Huang,Yicheng Li,Bing Mo,Jianping Guo,Dihu Chen	10.1109/SOCC.2018.8618520
10T Differential-Signal SRAM Design in a L4-NM FinFET Technology for High-Speed Application.	Motoi Ichihashi,Youngtag Woo,Muhammed Ahosan Ul Karim,Vivek Joshi,David Burnett	10.1109/SOCC.2018.8618548
Building an Acceleration Overlay for Novice Students.	Shrikant S. Jadhav,Noah LaMoyne,Alan Chen 0003,Clay Gloster,Dylan Yang,Sunmin Yun,Youngsoo Kim	10.1109/SOCC.2018.8618511
Towards Designing Optimized Low Power Reversible Demultiplexer for Emerging Nanocircuits.	Lafifa Jamal,Md. Riaz Uddin	10.1109/SOCC.2018.8618517
A Learning-Guided Hierarchical Approach for Biomedical Image Segmentation.	Huaipan Jiang,Anup Sarma,Jihyun Ryoo,Jagadish B. Kotra,Meena Arunachalam,Chita R. Das,Mahmut T. Kandemir	10.1109/SOCC.2018.8618537
A Discontinuous Charging Technique with Programmable Duty-Cycle for Switched-Capacitor Based Energy Harvesting Circuits in IoT Applications.	Sanad Kawar,Shoba Krishnan,Khaldoon Abugharbieh	10.1109/SOCC.2018.8618566
Flexible Self-Healing Router for Reliable and High-Performance Network-an-Chips Architecture.	Kasem Khalil,Omar Eldash,Ashok Kumar 0001,Magdy A. Bayoumi	10.1109/SOCC.2018.8618525
Reducing Memory Interference Latency of Safety-Critical Applications via Memory Request Throttling and Linux Cgroup.	Jungho Kim,Philkyue Shin,Soonhyun Noh,Daesik Ham,Seongsoo Hong	10.1109/SOCC.2018.8618555
A New Circuit Topology for High-Performance Pulsed Time-of- Flight Laser Radar Receivers.	Kaiyou Li,Haoxin Zheng,Bing Mo,Jianping Guo,Dihu Chen	10.1109/SOCC.2018.8618497
A Low-Area, Low-Power, and Low-Leakage Error-Detecting Latch for Timing-Error Resilient System Designs.	Chien-Tung Liu,Zhe-Wei Chang,Shih-Nung Wei,Jinn-Shyan Wang,Tay-Jyi Lin	10.1109/SOCC.2018.8618543
A Scalable High-Precision and High-Throughput Architecture for Emulation of Quantum Algorithms.	Naveed Mahmud,Esam El-Araby	10.1109/SOCC.2018.8618545
A 81nW Error Amplifier Design for Ultra Low Leakage Retention Mode Operation of 4Mb SRAM Array in 40nm LSTP Technology.	Ankush Mamgain,Anuj Grover	10.1109/SOCC.2018.8618569
An Automated Fault Injection Platform for Fault Tolerant FFT Implemented in SRAM-Based FPGA.	Chuang-An Mao,Yu Xie,Yizhuang Xie,He Chen,Hao Shi	10.1109/SOCC.2018.8618524
PCNNA: A Photonic Convolutional Neural Network Accelerator.	Armin Mehrabian,Yousra Al-Kabani,Volker J. Sorger,Tarek A. El-Ghazawi	10.1109/SOCC.2018.8618542
Integrated Surround &amp; CMS Automotive SoC.	Mihir Mody,Kedar Chitnis,Piyali Goswami,Brijesh Jadav,Shiju Sivasankaran,Gregory Shurtz,Rajat Sagar,Abhinay Armstrong,Shashank Dabral,Prasad Jondhale,Yashwant Dutt,Jason Jones	10.1109/SOCC.2018.8618518
Broadcast- and Power-Aware Wireless NoC for Barrier Synchronization in Parallel Computing.	Hemanta Kumar Mondal,Rodrigo Cadore Cataldo,César Augusto Missio Marcon,Kevin J. M. Martin,Sujay Deb,Jean-Philippe Diguet	10.1109/SOCC.2018.8618541
Design and Analysis of 66GHz Voltage Controlled Oscillators for FMCW Radar Applications with Phase Noise Impact Consideration.	Mehdi Nasrollahpour,Amir Mahdavi,Sotoudeh Hamedi-Hagh	10.1109/SOCC.2018.8618533
PAT-Noxim: A Precise Power &amp; Thermal Cycle-Accurate NoC Simulator.	Amin Norollah,Danesh Derafshi,Hakem Beitollahi,Ahmad Patooghy	10.1109/SOCC.2018.8618491
A High-Performance VLSI Architecture of the Present Cipher and its Implementations for SoCs.	Jai Gopal Pandey,Tarun Goel,Mausam Nayak,Chhavi Mitharwal,Abhijit Karmakar,Raj Singh	10.1109/SOCC.2018.8618487
Designing Algorithm for the High Speed TIQ ADC, with Improved Accuracy.	Jun Hyuk Park,Soobum Kwon,Kyusun Choi	10.1109/SOCC.2018.8618498
Taxonomy of Spatial Parallelism on FPGAs for Massively Parallel Applications.	Arnab A. Purkayastha,Suhas Ashok Shiddhibhavi,Hamed Tabkhi	10.1109/SOCC.2018.8618501
Reconfigurable Clock Generator with Wide Frequency Range and Single-Cycle Phase and Frequency Switching.	Keyvan Ramezanpour,Paul Ampadu	10.1109/SOCC.2018.8618532
Power- Thermal Aware Balanced Task-Resource Co-Allocation in Heterogeneous Many CPU-GPU Cores NoC in Dark Silicon Era.	Md Farhadur Reza,Dan Zhao 0001,Magdy A. Bayoumi	10.1109/SOCC.2018.8618557
Co-Optimizing CPUs and Accelerators in Constrained Systems.	Alec Roelke,Mircea R. Stan	10.1109/SOCC.2018.8618516
Optimized Counter-Based Multi-Ported Memory Architectures for Next-Generation FPGAs.	S. Navid Shahrouzi,Darshika G. Perera	10.1109/SOCC.2018.8618500
Compact Modeling and Design of Magneto-Electric Transistor Devices and Circuits.	N. Sharma,C. Binek,Andrew Marshall,J. P. Bird,Peter A. Dowben,D. Nikonov	10.1109/SOCC.2018.8618494
Pro-Active Policing and Policy Enforcement Architecture for Securing MPSoCs.	Fahad Siddiqui 0001,Matthew Hagan,Sakir Sezer	10.1109/SOCC.2018.8618531
A Practical Sense Amplifier Design for Memristive Crossbar Circuits (PUF).	Mesbah Uddin,Garrett S. Rose	10.1109/SOCC.2018.8618502
An Entropy Analysis Based Intrusion Detection System for Controller Area Network in Vehicles.	Qian Wang 0022,Zhaojun Lu,Gang Qu 0001	10.1109/SOCC.2018.8618564
A Low-Power Arithmetic Element for Multi-Base Logarithmic Computation on Deep Neural Networks.	Jiawei Xu 0002,Yuxiang Huan,Li-Rong Zheng 0001,Zhuo Zou	10.1109/SOCC.2018.8618560
A Multi-Objective Architecture Optimization Method for Application-Specific Noc Design.	Changqing Xu,Yi Liu 0060,Yintang Yang	10.1109/SOCC.2018.8618530
Energy-Efficient SRAM Design with Data-Aware Dual-Modes L0T Storage Cell for CNN Processors.	Han Xu 0006,Fei Qiao,Zhe Chen,Qi Wei 0001,Xinjun Liu,Huazhong Yang	10.1109/SOCC.2018.8618508
Centralized Priority Management Allocation for Network-on-Chip Router.	Pengzhan Yan,Ramalingam Sridhar	10.1109/SOCC.2018.8618484
Leakage Power Analysis (LPA) Attack in Breakdown Mode and Countermeasure.	Weize Yu,Yiming Wen	10.1109/SOCC.2018.8618551
On a New Hardware Trojan Attack on Power Budgeting of Many Core Systems.	Yiming Zhao,Xiaohang Wang 0001,Yingtao Jiang,Mei Yang,Amit Kumar Singh 0002,Terrence S. T. Mak	10.1109/SOCC.2018.8618565
Noise Aware Power Adaptive Partitioned Deep Networks for Mobile Visual Assist Platforms.	Peter A. Zientara,Jack Sampson,Vijaykrishnan Narayanan	10.1109/SOCC.2018.8618580
31st IEEE International System-on-Chip Conference, SOCC 2018, Arlington, VA, USA, September 4-7, 2018		
