(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param43 = (-((|(((8'hab) ? (8'ha5) : (8'hae)) * ((8'ha8) && (8'ha3)))) ? (|{((8'hbd) << (8'ha7)), (&(7'h42))}) : ((~|(~^(8'hb3))) + {((8'ha3) >> (8'hba)), ((8'hb5) ? (8'haa) : (8'hb1))}))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h1f5):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire4;
  input wire signed [(3'h4):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(4'hd):(1'h0)] wire1;
  input wire [(5'h15):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire9;
  wire [(4'hf):(1'h0)] wire8;
  wire signed [(4'ha):(1'h0)] wire7;
  wire signed [(4'ha):(1'h0)] wire6;
  wire signed [(5'h14):(1'h0)] wire5;
  reg signed [(5'h10):(1'h0)] reg42 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg40 = (1'h0);
  reg [(4'hb):(1'h0)] reg39 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg38 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg37 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg36 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg34 = (1'h0);
  reg [(3'h7):(1'h0)] reg32 = (1'h0);
  reg [(4'ha):(1'h0)] reg30 = (1'h0);
  reg [(5'h15):(1'h0)] reg29 = (1'h0);
  reg [(4'h9):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg27 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg25 = (1'h0);
  reg [(2'h3):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg19 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg15 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg14 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg13 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg12 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg11 = (1'h0);
  reg [(5'h10):(1'h0)] reg41 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg33 = (1'h0);
  reg [(3'h5):(1'h0)] reg31 = (1'h0);
  reg [(4'h9):(1'h0)] forvar26 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg24 = (1'h0);
  reg [(3'h5):(1'h0)] forvar22 = (1'h0);
  reg [(2'h2):(1'h0)] forvar12 = (1'h0);
  reg signed [(4'h9):(1'h0)] forvar21 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg20 = (1'h0);
  reg [(5'h11):(1'h0)] reg16 = (1'h0);
  reg [(3'h5):(1'h0)] reg10 = (1'h0);
  assign y = {wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg42,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg32,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg25,
                 reg23,
                 reg21,
                 reg22,
                 reg19,
                 reg18,
                 reg17,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg41,
                 reg33,
                 reg31,
                 forvar26,
                 reg24,
                 forvar22,
                 forvar12,
                 forvar21,
                 reg20,
                 reg16,
                 reg10,
                 (1'h0)};
  assign wire5 = (wire2[(4'hb):(1'h1)] || wire2);
  assign wire6 = (~(~|{($unsigned(wire3) >>> $signed((8'hb1)))}));
  assign wire7 = (((^{"mnE2EZ4kYfUYW"}) ^ wire4) << $signed({wire2[(4'h9):(3'h7)],
                     $signed(wire4)}));
  assign wire8 = wire2;
  assign wire9 = wire1;
  always
    @(posedge clk) begin
      if ($signed("hUw2tkaKkm"))
        begin
          reg10 = (~"9ndOc9Jhuo26Z");
          reg11 <= "vWR7eLZQLYIF6rGn";
          if ((&wire7))
            begin
              reg12 <= wire6;
              reg13 <= $unsigned("OId");
              reg14 <= (8'haf);
              reg15 <= {(8'haa), (~$signed((~"OWrm9")))};
            end
          else
            begin
              reg12 <= "m";
            end
          if ((8'hb2))
            begin
              reg16 = wire0[(5'h13):(5'h10)];
              reg17 <= {(8'hbe),
                  (&($signed(reg12[(4'hd):(1'h0)]) ?
                      ((^wire0) <= (|wire2)) : "NMJg9oQXbwL7QFsEgp"))};
              reg18 <= (wire7 <= $unsigned((reg10[(1'h1):(1'h0)] ?
                  (reg17 ?
                      $unsigned(wire1) : $unsigned(wire3)) : wire3[(2'h2):(2'h2)])));
              reg19 <= (&(~^$signed((|$unsigned(wire3)))));
            end
          else
            begin
              reg17 <= "";
              reg18 <= "aQhz";
              reg19 <= wire8[(1'h1):(1'h1)];
              reg20 = reg14;
            end
          for (forvar21 = (1'h0); (forvar21 < (1'h1)); forvar21 = (forvar21 + (1'h1)))
            begin
              reg22 <= (~^wire6);
            end
        end
      else
        begin
          reg11 <= {"lUV4UHeOn4K"};
          for (forvar12 = (1'h0); (forvar12 < (3'h4)); forvar12 = (forvar12 + (1'h1)))
            begin
              reg16 = (&$unsigned($signed(reg11[(2'h3):(1'h0)])));
              reg17 <= $unsigned((($signed({forvar21,
                      wire6}) >= (-$signed(reg16))) ?
                  (reg16 ^ (reg16 == $unsigned((8'h9c)))) : ($signed("JN9we1QsO4rG") ?
                      $signed(reg19[(4'he):(4'hc)]) : forvar12[(1'h1):(1'h1)])));
              reg18 <= ("mw" ?
                  (((&wire1[(4'ha):(2'h3)]) || reg18) ?
                      "" : (8'ha0)) : ({({(8'hb0)} ? {reg14} : {reg15, reg16}),
                          $signed("mGTzEfciyv2KAmdx")} ?
                      $unsigned((!(8'hb4))) : ((wire3[(3'h4):(2'h3)] ?
                          (^reg19) : (wire1 ?
                              (8'h9f) : wire9)) == ($unsigned(reg12) & (forvar21 >= (8'hb4))))));
              reg19 <= "IabbsAGwhpdpcgisY7eD";
            end
          reg21 <= wire2[(3'h4):(1'h0)];
          for (forvar22 = (1'h0); (forvar22 < (2'h2)); forvar22 = (forvar22 + (1'h1)))
            begin
              reg23 <= $signed({"GBMQ7s6XECXd30vc", reg13});
              reg24 = (wire6 ?
                  (reg22 ?
                      ({$signed(wire4)} ?
                          "GhklSNlRW3zbuGdXOu9Z" : ($signed(reg13) ?
                              "Yk1Lem8dqu8y4EfPgLz" : (reg17 ?
                                  wire0 : wire1))) : (!reg17)) : {forvar21[(4'h8):(3'h5)],
                      $signed(reg18[(2'h2):(2'h2)])});
              reg25 <= (7'h42);
            end
        end
      for (forvar26 = (1'h0); (forvar26 < (2'h2)); forvar26 = (forvar26 + (1'h1)))
        begin
          reg27 <= "XUSpCWs";
          if (("b5ns" ?
              reg18 : {reg21[(3'h7):(2'h3)],
                  $unsigned(((^~wire7) & $unsigned(reg11)))}))
            begin
              reg28 <= ((^$signed({$signed(wire4),
                  reg11})) || ($signed((~^(reg13 ?
                  reg16 : wire7))) || ({(~&forvar21)} ?
                  $unsigned("6eAwRDDcad") : (-{wire9}))));
              reg29 <= reg23[(2'h3):(2'h2)];
              reg30 <= (-$unsigned(reg22));
            end
          else
            begin
              reg31 = $unsigned(wire2[(3'h7):(1'h0)]);
              reg32 <= wire6[(4'h8):(3'h6)];
              reg33 = (+reg10[(2'h3):(2'h3)]);
            end
          if (reg11)
            begin
              reg34 <= reg20;
              reg35 <= $signed("K6QX1YEL");
              reg36 <= ((((reg19[(4'hc):(3'h7)] | (~&reg12)) ~^ reg29) ?
                  ("e0FqBM09kBIsIx7xkiN" ?
                      $unsigned({reg17}) : ($unsigned(reg21) ?
                          $signed(reg33) : ((7'h40) ?
                              reg14 : reg12))) : reg30) <= reg24);
              reg37 <= (+reg34);
            end
          else
            begin
              reg34 <= $signed((($signed(reg35) & {"OVgyF6iU8ucSb5FON"}) && $signed(reg15[(4'hc):(1'h1)])));
            end
          if (wire0)
            begin
              reg38 <= ($signed((~{reg19[(4'he):(4'ha)]})) <<< (({(^~reg28)} <= $unsigned((8'hb5))) ?
                  "bRo" : (^~$signed((-wire3)))));
              reg39 <= reg21[(4'ha):(3'h4)];
              reg40 <= $unsigned($unsigned(wire3[(3'h4):(3'h4)]));
              reg41 = reg24[(1'h0):(1'h0)];
            end
          else
            begin
              reg38 <= "wFrtzRpRfsOays63wxg1";
              reg41 = reg19;
              reg42 <= reg37;
            end
        end
    end
endmodule